// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/25/2022 00:26:51"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	p1andsysrun,
	p1,
	clock,
	reset,
	exec,
	p2,
	p3,
	p3to4,
	p4,
	p5,
	externalInput,
	p2andsysrun,
	p3anssysrun,
	p4andsysrun,
	p5andsysrun,
	regWrite_,
	AR_,
	BR_,
	DR_,
	DRSrc_,
	external_output,
	inA_,
	inB_,
	instruction_,
	MDR_,
	pc_,
	writeData_,
	writeRegister_);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	p1andsysrun;
output 	p1;
input 	clock;
input 	reset;
input 	exec;
output 	p2;
output 	p3;
output 	p3to4;
output 	p4;
output 	p5;
input 	[15:0] externalInput;
output 	p2andsysrun;
output 	p3anssysrun;
output 	p4andsysrun;
output 	p5andsysrun;
output 	regWrite_;
output 	[15:0] AR_;
output 	[15:0] BR_;
output 	[15:0] DR_;
output 	[15:0] DRSrc_;
output 	[15:0] external_output;
output 	[15:0] inA_;
output 	[15:0] inB_;
output 	[15:0] instruction_;
output 	[15:0] MDR_;
output 	[15:0] pc_;
output 	[15:0] writeData_;
output 	[2:0] writeRegister_;

// Design Ports Information
// p1andsysrun	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p1	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p2	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3to4	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p2andsysrun	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3anssysrun	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4andsysrun	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5andsysrun	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite_	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[15]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[13]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[10]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[9]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[8]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[7]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[2]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[14]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[13]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[12]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[11]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[9]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[7]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[1]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BR_[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[13]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[12]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[11]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[10]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[7]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[5]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[15]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[14]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[11]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[10]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[8]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRSrc_[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[15]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[11]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[10]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[8]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// external_output[0]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[13]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[12]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[11]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[9]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[7]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[5]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[3]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inA_[0]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[15]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[13]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[12]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[11]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[10]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[9]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[8]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inB_[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[15]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[6]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[15]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[14]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[12]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[11]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[10]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[9]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[2]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[14]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[12]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[8]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[6]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[5]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[15]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[14]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[12]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[11]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[10]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[9]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[6]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData_[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister_[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister_[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister_[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[15]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[14]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[13]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[11]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[10]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// externalInput[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \inst10|p4_slave~q ;
wire \inst10|p5_master~0_combout ;
wire \inst10|p2_master~0_combout ;
wire \inst10|p5_master~q ;
wire \inst10|p5_slave~q ;
wire \inst10|p1_master~0_combout ;
wire \inst10|p1_master~q ;
wire \inst10|p1_slave~q ;
wire \inst10|p2_master~1_combout ;
wire \inst10|p2_master~q ;
wire \inst10|p2_slave~q ;
wire \inst10|p3_master~0_combout ;
wire \inst10|p3_master~q ;
wire \inst10|p3_slave~q ;
wire \inst10|p4_master~0_combout ;
wire \inst10|p4_master~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst11|Equal6~1_combout ;
wire \inst11|ALUOp[0]~3_combout ;
wire \externalInput[15]~input_o ;
wire \MDR|q~0_combout ;
wire \MDR|q[1]~1_combout ;
wire \inst11|regWrite~1_combout ;
wire \inst11|ALUOp[1]~4_combout ;
wire \multiplexer_DRSrc|out[13]~10_combout ;
wire \multiplexer_DRSrc|out[13]~102_combout ;
wire \multiplexer_DRSrc|out[13]~11_combout ;
wire \inst18|pc_post[0]~1 ;
wire \inst18|pc_post[1]~2_combout ;
wire \multiplexer_ALUSrcAR|out[8]~7_combout ;
wire \externalInput[8]~input_o ;
wire \MDR|q~8_combout ;
wire \multiplexer_memToReg|out[8]~7_combout ;
wire \PC|q~8_combout ;
wire \PC|q[4]~1_combout ;
wire \inst18|pc_post[1]~3 ;
wire \inst18|pc_post[2]~5 ;
wire \inst18|pc_post[3]~6_combout ;
wire \multiplexer_addressSrc|out[3]~3_combout ;
wire \multiplexer_ALUSrcAR|out[4]~11_combout ;
wire \externalInput[5]~input_o ;
wire \MDR|q~11_combout ;
wire \inst13|r~18_combout ;
wire \multiplexer_addressSrc|out[6]~6_combout ;
wire \multiplexer_addressSrc|out[8]~8_combout ;
wire \multiplexer_DRSrc|out[14]~18_combout ;
wire \externalInput[14]~input_o ;
wire \MDR|q~2_combout ;
wire \inst13|r~9_combout ;
wire \multiplexer_regDst|out[2]~0_combout ;
wire \inst11|regWrite~0_combout ;
wire \inst11|regWrite~2_combout ;
wire \inst13|Decoder0~5_combout ;
wire \inst13|r[0][12]~7_combout ;
wire \inst13|r[0][14]~q ;
wire \inst13|r[1][13]~6_combout ;
wire \inst13|r[1][14]~q ;
wire \inst13|Mux1~2_combout ;
wire \inst13|r[2][3]~5_combout ;
wire \inst13|r[2][14]~q ;
wire \inst13|r[3][14]~feeder_combout ;
wire \inst13|r[3][3]~8_combout ;
wire \inst13|r[3][14]~q ;
wire \inst13|Mux1~3_combout ;
wire \inst13|r[4][14]~q ;
wire \inst13|Decoder0~4_combout ;
wire \inst13|r[6][3]~2_combout ;
wire \inst13|r[6][14]~q ;
wire \inst13|Mux1~0_combout ;
wire \inst13|r[5][14]~q ;
wire \inst13|r[7][4]~4_combout ;
wire \inst13|r[7][14]~q ;
wire \inst13|Mux1~1_combout ;
wire \inst13|Mux1~4_combout ;
wire \inst14~combout ;
wire \multiplexer_ALUSrcAR|out[14]~1_combout ;
wire \inst13|r[7][13]~q ;
wire \inst13|r[5][13]~q ;
wire \inst13|r[4][13]~q ;
wire \inst13|Mux2~0_combout ;
wire \inst13|Mux2~1_combout ;
wire \inst13|r[3][13]~q ;
wire \inst13|r[2][13]~q ;
wire \inst13|r[1][13]~q ;
wire \inst13|r[0][13]~q ;
wire \inst13|Mux2~2_combout ;
wire \inst13|Mux2~3_combout ;
wire \inst13|Mux2~4_combout ;
wire \multiplexer_ALUSrcAR|out[13]~2_combout ;
wire \externalInput[9]~input_o ;
wire \MDR|q~7_combout ;
wire \inst13|r~14_combout ;
wire \inst13|r[0][9]~q ;
wire \inst13|r[2][9]~q ;
wire \inst13|Mux22~2_combout ;
wire \inst13|r[1][9]~q ;
wire \inst13|r[3][9]~q ;
wire \inst13|Mux22~3_combout ;
wire \inst13|r[6][9]~q ;
wire \inst13|r[7][9]~q ;
wire \inst13|r[5][9]~q ;
wire \inst13|r[4][9]~q ;
wire \inst13|Mux22~0_combout ;
wire \inst13|Mux22~1_combout ;
wire \inst13|Mux22~4_combout ;
wire \multiplexer_memToReg|out[9]~6_combout ;
wire \PC|q~7_combout ;
wire \inst18|pc_post[8]~17 ;
wire \inst18|pc_post[9]~18_combout ;
wire \multiplexer_ALUSrcBR|out[9]~6_combout ;
wire \externalInput[10]~input_o ;
wire \MDR|q~6_combout ;
wire \inst13|r[3][6]~q ;
wire \inst13|r[2][6]~q ;
wire \inst13|r[0][6]~q ;
wire \inst13|Mux25~2_combout ;
wire \inst13|r[1][6]~q ;
wire \inst13|Mux25~3_combout ;
wire \inst13|r[6][6]~q ;
wire \inst13|r[5][6]~q ;
wire \inst13|r[4][6]~q ;
wire \inst13|Mux25~0_combout ;
wire \inst13|Mux25~1_combout ;
wire \inst13|Mux25~4_combout ;
wire \multiplexer_ALUSrcBR|out[6]~9_combout ;
wire \inst13|r[2][5]~q ;
wire \inst13|r[0][5]~q ;
wire \inst13|Mux26~2_combout ;
wire \inst13|r[3][5]~q ;
wire \inst13|r[1][5]~q ;
wire \inst13|Mux26~3_combout ;
wire \inst13|r[5][5]~q ;
wire \inst13|Mux26~0_combout ;
wire \inst13|r[7][5]~q ;
wire \inst13|r[6][5]~q ;
wire \inst13|Mux26~1_combout ;
wire \inst13|Mux26~4_combout ;
wire \multiplexer_ALUSrcBR|out[5]~10_combout ;
wire \inst21|ShiftLeft0~36_combout ;
wire \externalInput[3]~input_o ;
wire \MDR|q~13_combout ;
wire \inst13|r~20_combout ;
wire \inst13|r[6][3]~q ;
wire \inst13|r[7][3]~q ;
wire \inst13|r[5][3]~q ;
wire \inst13|r[4][3]~q ;
wire \inst13|Mux28~0_combout ;
wire \inst13|Mux28~1_combout ;
wire \inst13|r[3][3]~q ;
wire \inst13|r[1][3]~q ;
wire \inst13|r[2][3]~q ;
wire \inst13|r[0][3]~q ;
wire \inst13|Mux28~2_combout ;
wire \inst13|Mux28~3_combout ;
wire \inst13|Mux28~4_combout ;
wire \multiplexer_ALUSrcBR|out[3]~12_combout ;
wire \inst21|ShiftLeft0~37_combout ;
wire \inst21|ShiftLeft1~28_combout ;
wire \inst21|Equal4~0_combout ;
wire \externalInput[7]~input_o ;
wire \MDR|q~9_combout ;
wire \inst13|r~16_combout ;
wire \inst13|r[0][7]~q ;
wire \inst13|r[2][7]~q ;
wire \inst13|Mux24~2_combout ;
wire \inst13|r[3][7]~q ;
wire \inst13|r[1][7]~q ;
wire \inst13|Mux24~3_combout ;
wire \inst13|r[6][7]~q ;
wire \inst13|r[5][7]~q ;
wire \inst13|r[4][7]~q ;
wire \inst13|Mux24~0_combout ;
wire \inst13|r[7][7]~q ;
wire \inst13|Mux24~1_combout ;
wire \inst13|Mux24~4_combout ;
wire \multiplexer_ALUSrcBR|out[7]~8_combout ;
wire \inst21|ShiftLeft0~31_combout ;
wire \inst18|pc_post[9]~19 ;
wire \inst18|pc_post[10]~20_combout ;
wire \inst13|r~13_combout ;
wire \inst13|r[4][10]~q ;
wire \inst13|r[5][10]~q ;
wire \inst13|Mux21~0_combout ;
wire \inst13|r[6][10]~q ;
wire \inst13|r[7][10]~q ;
wire \inst13|Mux21~1_combout ;
wire \inst13|r[0][10]~q ;
wire \inst13|r[2][10]~q ;
wire \inst13|Mux21~2_combout ;
wire \inst13|r[3][10]~feeder_combout ;
wire \inst13|r[3][10]~q ;
wire \inst13|r[1][10]~q ;
wire \inst13|Mux21~3_combout ;
wire \inst13|Mux21~4_combout ;
wire \multiplexer_ALUSrcBR|out[10]~5_combout ;
wire \inst21|ShiftLeft0~30_combout ;
wire \inst21|ShiftLeft0~32_combout ;
wire \inst21|ShiftLeft1~47_combout ;
wire \externalInput[2]~input_o ;
wire \MDR|q~14_combout ;
wire \inst13|r~21_combout ;
wire \inst13|r[5][2]~q ;
wire \inst13|r[4][2]~q ;
wire \inst13|Mux29~0_combout ;
wire \inst13|r[6][2]~q ;
wire \inst13|r[7][2]~q ;
wire \inst13|Mux29~1_combout ;
wire \inst13|r[0][2]~q ;
wire \inst13|r[2][2]~q ;
wire \inst13|Mux29~2_combout ;
wire \inst13|r[3][2]~q ;
wire \inst13|r[1][2]~q ;
wire \inst13|Mux29~3_combout ;
wire \inst13|Mux29~4_combout ;
wire \inst18|pc_post[2]~4_combout ;
wire \multiplexer_ALUSrcBR|out[2]~13_combout ;
wire \inst13|r[3][0]~q ;
wire \inst13|r[2][0]~q ;
wire \inst13|r[0][0]~q ;
wire \inst13|Mux31~2_combout ;
wire \inst13|r[1][0]~q ;
wire \inst13|Mux31~3_combout ;
wire \inst13|r[6][0]~q ;
wire \inst13|r[5][0]~q ;
wire \inst13|r[4][0]~q ;
wire \inst13|Mux31~0_combout ;
wire \inst13|Mux31~1_combout ;
wire \inst13|Mux31~4_combout ;
wire \inst18|pc_post[0]~0_combout ;
wire \multiplexer_ALUSrcBR|out[0]~15_combout ;
wire \inst21|ShiftLeft1~26_combout ;
wire \inst21|ShiftLeft1~27_combout ;
wire \inst21|ShiftLeft1~66_combout ;
wire \inst21|Mux0~7_combout ;
wire \inst13|r[7][12]~q ;
wire \inst13|r[5][12]~q ;
wire \inst13|r[4][12]~q ;
wire \inst13|r[6][12]~q ;
wire \inst13|Mux3~0_combout ;
wire \inst13|Mux3~1_combout ;
wire \inst13|r[0][12]~q ;
wire \inst13|r[1][12]~q ;
wire \inst13|Mux3~2_combout ;
wire \inst13|r[2][12]~q ;
wire \inst13|Mux3~3_combout ;
wire \inst13|Mux3~4_combout ;
wire \multiplexer_ALUSrcAR|out[12]~3_combout ;
wire \multiplexer_ALUSrcAR|out[11]~4_combout ;
wire \externalInput[11]~input_o ;
wire \MDR|q~5_combout ;
wire \multiplexer_DRSrc|out[13]~101_combout ;
wire \inst19|OUT~6_combout ;
wire \inst13|Mux5~0_combout ;
wire \inst13|Mux5~1_combout ;
wire \inst13|Mux5~2_combout ;
wire \inst13|Mux5~3_combout ;
wire \inst13|Mux5~4_combout ;
wire \multiplexer_ALUSrcAR|out[10]~5_combout ;
wire \inst13|Mux6~0_combout ;
wire \inst13|Mux6~1_combout ;
wire \inst13|Mux6~2_combout ;
wire \inst13|Mux6~3_combout ;
wire \inst13|Mux6~4_combout ;
wire \multiplexer_ALUSrcAR|out[9]~6_combout ;
wire \inst13|Mux8~0_combout ;
wire \inst13|Mux8~1_combout ;
wire \inst13|Mux8~2_combout ;
wire \inst13|Mux8~3_combout ;
wire \inst13|Mux8~4_combout ;
wire \multiplexer_ALUSrcAR|out[7]~8_combout ;
wire \multiplexer_ALUSrcAR|out[6]~9_combout ;
wire \multiplexer_ALUSrcAR|out[3]~12_combout ;
wire \multiplexer_ALUSrcAR|out[1]~14_combout ;
wire \multiplexer_ALUSrcAR|out[0]~15_combout ;
wire \inst19|Add1~1 ;
wire \inst19|Add1~3 ;
wire \inst19|Add1~5 ;
wire \inst19|Add1~7 ;
wire \inst19|Add1~9 ;
wire \inst19|Add1~11 ;
wire \inst19|Add1~13 ;
wire \inst19|Add1~15 ;
wire \inst19|Add1~17 ;
wire \inst19|Add1~19 ;
wire \inst19|Add1~21 ;
wire \inst19|Add1~22_combout ;
wire \inst19|Add0~1_cout ;
wire \inst19|Add0~3 ;
wire \inst19|Add0~5 ;
wire \inst19|Add0~7 ;
wire \inst19|Add0~9 ;
wire \inst19|Add0~11 ;
wire \inst19|Add0~13 ;
wire \inst19|Add0~15 ;
wire \inst19|Add0~17 ;
wire \inst19|Add0~19 ;
wire \inst19|Add0~21 ;
wire \inst19|Add0~22_combout ;
wire \inst19|Add0~20_combout ;
wire \inst19|Add0~18_combout ;
wire \inst19|Add0~16_combout ;
wire \inst19|Add0~14_combout ;
wire \inst19|Add0~12_combout ;
wire \inst19|Add0~10_combout ;
wire \inst19|Add0~8_combout ;
wire \inst19|Add0~6_combout ;
wire \inst19|Add0~4_combout ;
wire \inst19|Add2~1 ;
wire \inst19|Add2~3 ;
wire \inst19|Add2~5 ;
wire \inst19|Add2~7 ;
wire \inst19|Add2~9 ;
wire \inst19|Add2~11 ;
wire \inst19|Add2~13 ;
wire \inst19|Add2~15 ;
wire \inst19|Add2~17 ;
wire \inst19|Add2~19 ;
wire \inst19|Add2~21 ;
wire \inst19|Add2~22_combout ;
wire \inst19|OUT~7_combout ;
wire \multiplexer_DRSrc|out[11]~34_combout ;
wire \multiplexer_DRSrc|out[11]~35_combout ;
wire \multiplexer_DRSrc|out[11]~36_combout ;
wire \inst21|ShiftRight0~47_combout ;
wire \inst21|ShiftRight0~7_combout ;
wire \inst21|ShiftRight0~8_combout ;
wire \inst21|ShiftRight0~9_combout ;
wire \inst21|Mux0~0_combout ;
wire \inst21|Mux0~3_combout ;
wire \inst21|ShiftLeft1~45_combout ;
wire \inst21|Mux0~8_combout ;
wire \inst21|Mux0~1_combout ;
wire \inst21|Mux0~2_combout ;
wire \inst21|ShiftLeft0~28_combout ;
wire \inst21|Mux0~6_combout ;
wire \inst21|ShiftLeft0~46_combout ;
wire \inst21|ShiftLeft0~72_combout ;
wire \inst21|ShiftLeft1~22_combout ;
wire \inst21|ShiftRight1~8_combout ;
wire \inst21|Mux0~5_combout ;
wire \inst21|ShiftLeft1~44_combout ;
wire \inst21|ShiftLeft0~73_combout ;
wire \inst21|ShiftLeft1~46_combout ;
wire \inst21|ShiftLeft1~65_combout ;
wire \multiplexer_DRSrc|out[11]~32_combout ;
wire \inst21|ShiftRight1~13_combout ;
wire \inst21|ShiftRight1~14_combout ;
wire \multiplexer_DRSrc|out[11]~33_combout ;
wire \multiplexer_DRSrc|out[11]~37_combout ;
wire \inst15~combout ;
wire \multiplexer_memToReg|out[11]~4_combout ;
wire \PC|q~5_combout ;
wire \inst18|pc_post[10]~21 ;
wire \inst18|pc_post[11]~22_combout ;
wire \inst13|r~12_combout ;
wire \inst13|r[5][11]~q ;
wire \inst13|r[4][11]~q ;
wire \inst13|Mux20~0_combout ;
wire \inst13|r[6][11]~q ;
wire \inst13|r[7][11]~q ;
wire \inst13|Mux20~1_combout ;
wire \inst13|r[2][11]~q ;
wire \inst13|r[0][11]~q ;
wire \inst13|Mux20~2_combout ;
wire \inst13|r[1][11]~q ;
wire \inst13|r[3][11]~q ;
wire \inst13|Mux20~3_combout ;
wire \inst13|Mux20~4_combout ;
wire \multiplexer_ALUSrcBR|out[11]~4_combout ;
wire \inst19|Add1~23 ;
wire \inst19|Add1~24_combout ;
wire \inst19|OUT~4_combout ;
wire \inst19|Add0~23 ;
wire \inst19|Add0~24_combout ;
wire \inst19|Add2~23 ;
wire \inst19|Add2~24_combout ;
wire \inst19|OUT~5_combout ;
wire \multiplexer_DRSrc|out[12]~26_combout ;
wire \multiplexer_DRSrc|out[12]~27_combout ;
wire \multiplexer_DRSrc|out[14]~16_combout ;
wire \inst21|ShiftLeft0~29_combout ;
wire \inst21|ShiftLeft1~34_combout ;
wire \inst21|ShiftLeft1~35_combout ;
wire \inst21|ShiftLeft1~37_combout ;
wire \inst21|ShiftLeft1~36_combout ;
wire \inst21|ShiftLeft1~38_combout ;
wire \inst21|ShiftLeft1~39_combout ;
wire \inst21|ShiftLeft1~41_combout ;
wire \inst21|ShiftLeft1~40_combout ;
wire \inst21|ShiftLeft1~42_combout ;
wire \inst21|ShiftLeft1~64_combout ;
wire \inst21|ShiftLeft0~43_combout ;
wire \inst21|ShiftLeft1~43_combout ;
wire \inst13|r~0_combout ;
wire \inst13|r[5][15]~q ;
wire \inst13|r[4][15]~q ;
wire \inst13|Mux16~0_combout ;
wire \inst13|r[6][15]~q ;
wire \inst13|r[7][15]~q ;
wire \inst13|Mux16~1_combout ;
wire \inst13|r[3][15]~q ;
wire \inst13|r[2][15]~q ;
wire \inst13|r[0][15]~q ;
wire \inst13|r[1][15]~q ;
wire \inst13|Mux16~2_combout ;
wire \inst13|Mux16~3_combout ;
wire \inst13|Mux16~4_combout ;
wire \inst21|ShiftLeft0~38_combout ;
wire \inst21|ShiftLeft0~44_combout ;
wire \inst21|ShiftLeft0~45_combout ;
wire \inst21|ShiftLeft0~71_combout ;
wire \multiplexer_DRSrc|out[12]~28_combout ;
wire \inst21|ShiftRight1~12_combout ;
wire \multiplexer_DRSrc|out[12]~29_combout ;
wire \multiplexer_DRSrc|out[14]~15_combout ;
wire \multiplexer_DRSrc|out[12]~30_combout ;
wire \multiplexer_DRSrc|out[12]~31_combout ;
wire \externalInput[12]~input_o ;
wire \MDR|q~4_combout ;
wire \inst13|r~11_combout ;
wire \inst13|r[3][12]~q ;
wire \inst13|Mux19~2_combout ;
wire \inst13|Mux19~3_combout ;
wire \inst13|Mux19~0_combout ;
wire \inst13|Mux19~1_combout ;
wire \inst13|Mux19~4_combout ;
wire \multiplexer_memToReg|out[12]~3_combout ;
wire \PC|q~4_combout ;
wire \inst18|pc_post[11]~23 ;
wire \inst18|pc_post[12]~24_combout ;
wire \multiplexer_ALUSrcBR|out[12]~3_combout ;
wire \inst21|Mux0~9_combout ;
wire \inst21|Mux0~10_combout ;
wire \inst21|ShiftRight0~11_combout ;
wire \inst21|ShiftLeft0~47_combout ;
wire \inst21|ShiftRight1~15_combout ;
wire \inst21|ShiftLeft0~48_combout ;
wire \inst21|ShiftLeft0~33_combout ;
wire \inst21|ShiftLeft0~49_combout ;
wire \inst21|ShiftLeft0~39_combout ;
wire \inst21|ShiftLeft0~40_combout ;
wire \inst21|ShiftRight1~10_combout ;
wire \inst21|ShiftLeft0~50_combout ;
wire \inst21|ShiftRight0~10_combout ;
wire \inst21|ShiftRight0~12_combout ;
wire \inst21|ShiftRight0~13_combout ;
wire \multiplexer_DRSrc|out[10]~38_combout ;
wire \multiplexer_DRSrc|out[10]~39_combout ;
wire \inst19|Add1~20_combout ;
wire \inst19|Add2~20_combout ;
wire \inst19|OUT~9_combout ;
wire \multiplexer_DRSrc|out[10]~40_combout ;
wire \inst19|OUT~8_combout ;
wire \multiplexer_DRSrc|out[10]~41_combout ;
wire \multiplexer_DRSrc|out[10]~42_combout ;
wire \multiplexer_DRSrc|out[10]~43_combout ;
wire \multiplexer_memToReg|out[10]~5_combout ;
wire \PC|q~6_combout ;
wire \multiplexer_addressSrc|out[10]~10_combout ;
wire \multiplexer_addressSrc|out[11]~11_combout ;
wire \inst13|Mux0~0_combout ;
wire \inst13|Mux0~1_combout ;
wire \inst13|Mux0~2_combout ;
wire \inst13|Mux0~3_combout ;
wire \inst13|Mux0~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \IR|q~13_combout ;
wire \IR|q[6]~1_combout ;
wire \inst21|Mux0~4_combout ;
wire \inst21|ShiftLeft1~31_combout ;
wire \inst21|ShiftLeft1~30_combout ;
wire \inst21|ShiftLeft0~41_combout ;
wire \inst21|ShiftLeft0~69_combout ;
wire \inst21|ShiftLeft0~42_combout ;
wire \inst21|ShiftLeft0~70_combout ;
wire \inst21|ShiftLeft1~32_combout ;
wire \multiplexer_DRSrc|out[13]~22_combout ;
wire \inst21|ShiftRight0~46_combout ;
wire \inst21|ShiftRight0~6_combout ;
wire \inst21|ShiftRight1~11_combout ;
wire \inst21|ShiftRight1~45_combout ;
wire \multiplexer_DRSrc|out[13]~23_combout ;
wire \inst19|Add1~25 ;
wire \inst19|Add1~26_combout ;
wire \inst19|OUT~2_combout ;
wire \inst19|Add0~25 ;
wire \inst19|Add0~26_combout ;
wire \inst19|Add2~25 ;
wire \inst19|Add2~26_combout ;
wire \inst19|OUT~3_combout ;
wire \multiplexer_DRSrc|out[13]~20_combout ;
wire \multiplexer_DRSrc|out[13]~21_combout ;
wire \multiplexer_DRSrc|out[13]~24_combout ;
wire \multiplexer_DRSrc|out[13]~25_combout ;
wire \externalInput[13]~input_o ;
wire \MDR|q~3_combout ;
wire \inst13|r~10_combout ;
wire \inst13|r[6][13]~q ;
wire \inst13|Mux18~0_combout ;
wire \inst13|Mux18~1_combout ;
wire \inst13|Mux18~2_combout ;
wire \inst13|Mux18~3_combout ;
wire \inst13|Mux18~4_combout ;
wire \multiplexer_memToReg|out[13]~2_combout ;
wire \PC|q~3_combout ;
wire \inst18|pc_post[12]~25 ;
wire \inst18|pc_post[13]~26_combout ;
wire \multiplexer_ALUSrcBR|out[13]~2_combout ;
wire \inst19|Add0~27 ;
wire \inst19|Add0~28_combout ;
wire \inst19|Add2~27 ;
wire \inst19|Add2~28_combout ;
wire \inst19|OUT~1_combout ;
wire \multiplexer_DRSrc|out[14]~12_combout ;
wire \inst19|OUT~0_combout ;
wire \inst19|Add1~27 ;
wire \inst19|Add1~28_combout ;
wire \multiplexer_DRSrc|out[14]~13_combout ;
wire \inst21|ShiftRight0~4_combout ;
wire \inst21|ShiftLeft0~34_combout ;
wire \inst21|ShiftLeft0~35_combout ;
wire \inst21|ShiftLeft1~29_combout ;
wire \inst21|ShiftLeft1~62_combout ;
wire \inst21|ShiftLeft0~68_combout ;
wire \inst21|ShiftLeft1~63_combout ;
wire \multiplexer_DRSrc|out[14]~8_combout ;
wire \inst21|ShiftRight1~44_combout ;
wire \multiplexer_DRSrc|out[14]~9_combout ;
wire \multiplexer_DRSrc|out[14]~17_combout ;
wire \multiplexer_DRSrc|out[14]~19_combout ;
wire \multiplexer_memToReg|out[14]~1_combout ;
wire \PC|q~2_combout ;
wire \inst18|pc_post[13]~27 ;
wire \inst18|pc_post[14]~28_combout ;
wire \inst13|Mux17~0_combout ;
wire \inst13|Mux17~1_combout ;
wire \inst13|Mux17~2_combout ;
wire \inst13|Mux17~3_combout ;
wire \inst13|Mux17~4_combout ;
wire \multiplexer_ALUSrcBR|out[14]~1_combout ;
wire \inst21|ShiftRight0~5_combout ;
wire \inst21|ShiftRight1~17_combout ;
wire \inst21|ShiftRight1~16_combout ;
wire \inst21|ShiftRight1~18_combout ;
wire \inst21|ShiftRight0~14_combout ;
wire \inst21|ShiftRight0~15_combout ;
wire \inst21|ShiftRight0~16_combout ;
wire \inst21|ShiftLeft1~48_combout ;
wire \inst21|ShiftLeft1~49_combout ;
wire \inst21|ShiftLeft1~50_combout ;
wire \inst21|ShiftLeft0~52_combout ;
wire \inst21|ShiftLeft0~53_combout ;
wire \inst21|ShiftLeft0~51_combout ;
wire \inst21|ShiftLeft0~54_combout ;
wire \inst21|ShiftLeft1~51_combout ;
wire \multiplexer_DRSrc|out[9]~44_combout ;
wire \inst21|ShiftRight1~19_combout ;
wire \multiplexer_DRSrc|out[9]~45_combout ;
wire \inst19|Add2~18_combout ;
wire \inst19|OUT~11_combout ;
wire \multiplexer_DRSrc|out[9]~46_combout ;
wire \inst19|OUT~10_combout ;
wire \inst19|Add1~18_combout ;
wire \multiplexer_DRSrc|out[9]~47_combout ;
wire \multiplexer_DRSrc|out[9]~48_combout ;
wire \multiplexer_DRSrc|out[9]~49_combout ;
wire \multiplexer_addressSrc|out[9]~9_combout ;
wire \IR|q~10_combout ;
wire \inst21|ShiftRight0~18_combout ;
wire \inst21|ShiftRight0~19_combout ;
wire \inst21|ShiftRight0~20_combout ;
wire \inst21|ShiftRight0~21_combout ;
wire \inst21|ShiftRight0~22_combout ;
wire \inst21|ShiftRight0~23_combout ;
wire \inst21|ShiftRight1~20_combout ;
wire \inst21|ShiftRight1~24_combout ;
wire \inst21|ShiftLeft1~24_combout ;
wire \inst21|ShiftLeft1~23_combout ;
wire \inst21|ShiftLeft1~25_combout ;
wire \inst21|ShiftLeft0~56_combout ;
wire \inst21|ShiftLeft1~60_combout ;
wire \inst21|ShiftLeft1~54_combout ;
wire \multiplexer_DRSrc|out[7]~56_combout ;
wire \inst21|ShiftRight0~24_combout ;
wire \multiplexer_DRSrc|out[7]~57_combout ;
wire \inst19|OUT~15_combout ;
wire \inst19|Add2~14_combout ;
wire \multiplexer_DRSrc|out[7]~58_combout ;
wire \inst19|Add1~14_combout ;
wire \inst19|OUT~14_combout ;
wire \multiplexer_DRSrc|out[7]~59_combout ;
wire \multiplexer_DRSrc|out[7]~60_combout ;
wire \multiplexer_DRSrc|out[7]~61_combout ;
wire \multiplexer_addressSrc|out[7]~7_combout ;
wire \IR|q~15_combout ;
wire \multiplexer_regDst|out[1]~1_combout ;
wire \inst13|r[4][14]~3_combout ;
wire \inst13|r[4][5]~q ;
wire \inst13|Mux10~0_combout ;
wire \inst13|Mux10~1_combout ;
wire \inst13|Mux10~2_combout ;
wire \inst13|Mux10~3_combout ;
wire \inst13|Mux10~4_combout ;
wire \multiplexer_ALUSrcAR|out[5]~10_combout ;
wire \inst19|OUT~19_combout ;
wire \inst19|Add2~10_combout ;
wire \multiplexer_DRSrc|out[5]~70_combout ;
wire \inst19|Add1~10_combout ;
wire \inst19|OUT~18_combout ;
wire \multiplexer_DRSrc|out[5]~71_combout ;
wire \multiplexer_DRSrc|out[5]~72_combout ;
wire \inst21|ShiftRight1~28_combout ;
wire \inst21|ShiftRight1~27_combout ;
wire \inst21|ShiftRight1~29_combout ;
wire \inst21|ShiftRight0~29_combout ;
wire \inst21|ShiftRight0~30_combout ;
wire \inst21|ShiftRight1~46_combout ;
wire \inst21|ShiftLeft0~75_combout ;
wire \inst21|ShiftLeft1~56_combout ;
wire \multiplexer_DRSrc|out[5]~68_combout ;
wire \multiplexer_DRSrc|out[5]~69_combout ;
wire \multiplexer_DRSrc|out[5]~73_combout ;
wire \multiplexer_addressSrc|out[5]~5_combout ;
wire \IR|q~14_combout ;
wire \externalInput[4]~input_o ;
wire \MDR|q~12_combout ;
wire \inst13|r~19_combout ;
wire \inst13|r[3][4]~q ;
wire \inst13|r[1][4]~q ;
wire \inst13|r[2][4]~q ;
wire \inst13|r[0][4]~q ;
wire \inst13|Mux27~2_combout ;
wire \inst13|Mux27~3_combout ;
wire \inst13|r[6][4]~q ;
wire \inst13|r[7][4]~q ;
wire \inst13|r[5][4]~q ;
wire \inst13|r[4][4]~q ;
wire \inst13|Mux27~0_combout ;
wire \inst13|Mux27~1_combout ;
wire \inst13|Mux27~4_combout ;
wire \multiplexer_ALUSrcBR|out[4]~11_combout ;
wire \inst19|Add1~8_combout ;
wire \inst19|Add2~8_combout ;
wire \inst19|OUT~21_combout ;
wire \multiplexer_DRSrc|out[4]~76_combout ;
wire \inst19|OUT~20_combout ;
wire \multiplexer_DRSrc|out[4]~77_combout ;
wire \multiplexer_DRSrc|out[4]~78_combout ;
wire \inst21|ShiftLeft1~67_combout ;
wire \inst21|ShiftLeft1~57_combout ;
wire \inst21|ShiftRight1~34_combout ;
wire \inst21|Mux0~11_combout ;
wire \inst21|ShiftRight1~33_combout ;
wire \inst21|Mux0~13_combout ;
wire \inst21|Mux0~12_combout ;
wire \inst21|ShiftRight1~30_combout ;
wire \inst21|ShiftRight1~35_combout ;
wire \inst21|ShiftLeft0~60_combout ;
wire \inst21|ShiftLeft0~61_combout ;
wire \inst21|ShiftRight1~31_combout ;
wire \inst21|ShiftRight0~31_combout ;
wire \inst21|ShiftRight1~32_combout ;
wire \inst21|ShiftRight0~32_combout ;
wire \multiplexer_DRSrc|out[4]~74_combout ;
wire \multiplexer_DRSrc|out[4]~75_combout ;
wire \multiplexer_DRSrc|out[4]~79_combout ;
wire \multiplexer_addressSrc|out[4]~4_combout ;
wire \inst13|Mux13~0_combout ;
wire \inst13|Mux13~1_combout ;
wire \inst13|Mux13~2_combout ;
wire \inst13|Mux13~3_combout ;
wire \inst13|Mux13~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \IR|q~12_combout ;
wire \inst21|ShiftLeft1~58_combout ;
wire \inst21|ShiftLeft0~76_combout ;
wire \multiplexer_DRSrc|out[3]~80_combout ;
wire \inst21|ShiftRight0~33_combout ;
wire \inst21|ShiftRight0~34_combout ;
wire \inst21|ShiftRight0~35_combout ;
wire \inst21|ShiftRight0~36_combout ;
wire \inst21|ShiftRight0~38_combout ;
wire \inst21|ShiftRight1~36_combout ;
wire \inst21|ShiftRight0~37_combout ;
wire \multiplexer_DRSrc|out[3]~81_combout ;
wire \inst19|Add2~6_combout ;
wire \inst19|OUT~23_combout ;
wire \multiplexer_DRSrc|out[3]~82_combout ;
wire \inst19|OUT~22_combout ;
wire \inst19|Add1~6_combout ;
wire \multiplexer_DRSrc|out[3]~83_combout ;
wire \multiplexer_DRSrc|out[3]~84_combout ;
wire \multiplexer_DRSrc|out[3]~85_combout ;
wire \multiplexer_memToReg|out[3]~12_combout ;
wire \PC|q~13_combout ;
wire \inst18|pc_post[3]~7 ;
wire \inst18|pc_post[4]~8_combout ;
wire \multiplexer_memToReg|out[4]~11_combout ;
wire \PC|q~12_combout ;
wire \inst18|pc_post[4]~9 ;
wire \inst18|pc_post[5]~10_combout ;
wire \multiplexer_memToReg|out[5]~10_combout ;
wire \PC|q~11_combout ;
wire \inst18|pc_post[5]~11 ;
wire \inst18|pc_post[6]~12_combout ;
wire \externalInput[6]~input_o ;
wire \MDR|q~10_combout ;
wire \multiplexer_memToReg|out[6]~9_combout ;
wire \PC|q~10_combout ;
wire \inst18|pc_post[6]~13 ;
wire \inst18|pc_post[7]~14_combout ;
wire \multiplexer_memToReg|out[7]~8_combout ;
wire \PC|q~9_combout ;
wire \inst18|pc_post[7]~15 ;
wire \inst18|pc_post[8]~16_combout ;
wire \inst13|r[3][8]~q ;
wire \inst13|r[0][8]~q ;
wire \inst13|r[2][8]~q ;
wire \inst13|Mux23~2_combout ;
wire \inst13|r[1][8]~q ;
wire \inst13|Mux23~3_combout ;
wire \inst13|r[5][8]~q ;
wire \inst13|r[4][8]~q ;
wire \inst13|Mux23~0_combout ;
wire \inst13|r[6][8]~q ;
wire \inst13|Mux23~1_combout ;
wire \inst13|Mux23~4_combout ;
wire \multiplexer_ALUSrcBR|out[8]~7_combout ;
wire \inst19|Add2~16_combout ;
wire \inst19|OUT~13_combout ;
wire \multiplexer_DRSrc|out[8]~52_combout ;
wire \inst19|OUT~12_combout ;
wire \inst19|Add1~16_combout ;
wire \multiplexer_DRSrc|out[8]~53_combout ;
wire \multiplexer_DRSrc|out[8]~54_combout ;
wire \inst21|ShiftRight1~21_combout ;
wire \inst21|ShiftRight1~22_combout ;
wire \inst21|ShiftRight1~23_combout ;
wire \inst21|ShiftLeft1~52_combout ;
wire \inst21|ShiftLeft1~53_combout ;
wire \inst21|ShiftRight0~17_combout ;
wire \inst21|ShiftLeft0~74_combout ;
wire \inst21|ShiftLeft0~55_combout ;
wire \multiplexer_DRSrc|out[8]~50_combout ;
wire \multiplexer_DRSrc|out[8]~51_combout ;
wire \multiplexer_DRSrc|out[8]~55_combout ;
wire \inst13|r~15_combout ;
wire \inst13|r[7][8]~q ;
wire \inst13|Mux7~0_combout ;
wire \inst13|Mux7~1_combout ;
wire \inst13|Mux7~2_combout ;
wire \inst13|Mux7~3_combout ;
wire \inst13|Mux7~4_combout ;
wire \IR|q~16_combout ;
wire \multiplexer_regDst|out[0]~2_combout ;
wire \inst13|r[5][2]~1_combout ;
wire \inst13|r[5][1]~q ;
wire \inst13|r[4][1]~q ;
wire \inst13|Mux30~0_combout ;
wire \inst13|r[7][1]~q ;
wire \inst13|r[6][1]~q ;
wire \inst13|Mux30~1_combout ;
wire \inst13|r[0][1]~q ;
wire \inst13|r[2][1]~q ;
wire \inst13|Mux30~2_combout ;
wire \inst13|r[1][1]~q ;
wire \inst13|Mux30~3_combout ;
wire \inst13|Mux30~4_combout ;
wire \multiplexer_ALUSrcBR|out[1]~14_combout ;
wire \inst19|Add0~2_combout ;
wire \inst19|Add2~2_combout ;
wire \inst19|OUT~27_combout ;
wire \multiplexer_DRSrc|out[1]~94_combout ;
wire \inst19|OUT~26_combout ;
wire \inst19|Add1~2_combout ;
wire \multiplexer_DRSrc|out[1]~95_combout ;
wire \multiplexer_DRSrc|out[1]~96_combout ;
wire \inst21|ShiftRight1~47_combout ;
wire \inst21|ShiftRight0~42_combout ;
wire \inst21|ShiftRight0~43_combout ;
wire \inst21|ShiftRight0~44_combout ;
wire \inst21|ShiftRight1~39_combout ;
wire \inst21|ShiftRight0~45_combout ;
wire \inst21|ShiftLeft0~64_combout ;
wire \inst21|ShiftLeft1~69_combout ;
wire \multiplexer_DRSrc|out[1]~92_combout ;
wire \multiplexer_DRSrc|out[1]~93_combout ;
wire \multiplexer_DRSrc|out[1]~97_combout ;
wire \externalInput[1]~input_o ;
wire \MDR|q~15_combout ;
wire \inst13|r~22_combout ;
wire \inst13|r[3][1]~q ;
wire \inst13|Mux14~2_combout ;
wire \inst13|Mux14~3_combout ;
wire \inst13|Mux14~0_combout ;
wire \inst13|Mux14~1_combout ;
wire \inst13|Mux14~4_combout ;
wire \IR|q~11_combout ;
wire \multiplexer_ALUSrcAR|out[2]~13_combout ;
wire \inst19|OUT~24_combout ;
wire \inst19|Add2~4_combout ;
wire \inst19|OUT~25_combout ;
wire \multiplexer_DRSrc|out[2]~88_combout ;
wire \inst19|Add1~4_combout ;
wire \multiplexer_DRSrc|out[2]~89_combout ;
wire \multiplexer_DRSrc|out[2]~90_combout ;
wire \inst21|ShiftRight0~39_combout ;
wire \inst21|Mux0~14_combout ;
wire \inst21|ShiftRight0~40_combout ;
wire \inst21|ShiftRight1~37_combout ;
wire \inst21|ShiftRight1~38_combout ;
wire \inst21|ShiftRight0~41_combout ;
wire \inst21|ShiftLeft0~77_combout ;
wire \inst21|ShiftLeft0~62_combout ;
wire \inst21|ShiftLeft0~63_combout ;
wire \multiplexer_DRSrc|out[2]~86_combout ;
wire \inst21|ShiftLeft1~68_combout ;
wire \multiplexer_DRSrc|out[2]~87_combout ;
wire \multiplexer_DRSrc|out[2]~91_combout ;
wire \multiplexer_memToReg|out[2]~13_combout ;
wire \PC|q~14_combout ;
wire \multiplexer_addressSrc|out[2]~2_combout ;
wire \IR|q~3_combout ;
wire \inst11|ALUOp[2]~2_combout ;
wire \SZCVSrc|out[3]~9_combout ;
wire \multiplexer_ALUSrcAR|out[15]~0_combout ;
wire \inst19|Add1~29 ;
wire \inst19|Add1~30_combout ;
wire \inst19|Mux4~2_combout ;
wire \inst19|Add0~29 ;
wire \inst19|Add0~30_combout ;
wire \inst19|Add2~29 ;
wire \inst19|Add2~30_combout ;
wire \inst19|Mux4~3_combout ;
wire \inst19|Mux4~0_combout ;
wire \inst19|Mux4~1_combout ;
wire \multiplexer_DRSrc|out[15]~4_combout ;
wire \inst21|ShiftRight1~9_combout ;
wire \multiplexer_DRSrc|out[15]~6_combout ;
wire \inst21|ShiftLeft1~61_combout ;
wire \multiplexer_DRSrc|out[15]~5_combout ;
wire \multiplexer_DRSrc|out[15]~7_combout ;
wire \multiplexer_memToReg|out[15]~0_combout ;
wire \PC|q~0_combout ;
wire \inst18|pc_post[14]~29 ;
wire \inst18|pc_post[15]~30_combout ;
wire \multiplexer_ALUSrcBR|out[15]~0_combout ;
wire \SZCVSrc|out~5_combout ;
wire \SZCVSrc|out~4_combout ;
wire \SZCVSrc|out~10_combout ;
wire \SZCVSrc|out~6_combout ;
wire \SZCV_pre|q[0]~feeder_combout ;
wire \inst21|Add1~0_combout ;
wire \inst21|Mux0~15_combout ;
wire \inst21|Mux0~20_combout ;
wire \inst21|Mux0~19_combout ;
wire \inst21|Mux0~21_combout ;
wire \inst21|Mux0~16_combout ;
wire \inst21|Mux0~17_combout ;
wire \inst21|Mux0~18_combout ;
wire \inst21|Mux3~0_combout ;
wire \inst21|Mux2~0_combout ;
wire \inst21|Mux2~1_combout ;
wire \inst21|Mux2~2_combout ;
wire \inst21|Mux2~4_combout ;
wire \inst21|Mux2~3_combout ;
wire \inst21|Mux2~5_combout ;
wire \inst21|Mux3~1_combout ;
wire \inst21|Mux3~2_combout ;
wire \SZCVSrc|out[3]~7_combout ;
wire \inst11|branch~0_combout ;
wire \inst19|Mux1~30_combout ;
wire \inst19|Mux1~32_combout ;
wire \inst19|Mux1~33_combout ;
wire \inst19|Mux1~34_combout ;
wire \inst19|OUT~16_combout ;
wire \inst19|Mux1~31_combout ;
wire \inst19|Add1~12_combout ;
wire \inst19|Mux1~25_combout ;
wire \inst19|Mux1~26_combout ;
wire \inst19|Mux1~27_combout ;
wire \inst19|Mux1~28_combout ;
wire \inst19|Mux1~29_combout ;
wire \inst19|Mux1~35_combout ;
wire \inst19|Add1~0_combout ;
wire \inst19|Add2~12_combout ;
wire \inst19|Mux1~20_combout ;
wire \inst19|Add2~0_combout ;
wire \inst19|Mux1~19_combout ;
wire \inst19|Mux1~21_combout ;
wire \inst19|Mux1~22_combout ;
wire \inst19|Mux1~23_combout ;
wire \inst19|Mux1~24_combout ;
wire \inst19|Mux1~36_combout ;
wire \inst19|OUT~28_combout ;
wire \inst19|Mux1~6_combout ;
wire \inst19|Mux1~2_combout ;
wire \inst19|OUT~17_combout ;
wire \inst19|Mux1~3_combout ;
wire \inst19|Mux1~4_combout ;
wire \inst19|Mux1~5_combout ;
wire \inst19|Mux1~7_combout ;
wire \inst19|Mux1~14_combout ;
wire \inst19|Mux1~13_combout ;
wire \inst19|Mux1~16_combout ;
wire \inst19|Mux1~15_combout ;
wire \inst19|Mux1~17_combout ;
wire \inst19|Mux1~8_combout ;
wire \inst19|Mux1~11_combout ;
wire \inst19|Mux1~10_combout ;
wire \inst19|Mux1~9_combout ;
wire \inst19|Mux1~12_combout ;
wire \inst19|Mux1~18_combout ;
wire \inst19|Mux1~37_combout ;
wire \inst21|Equal2~2_combout ;
wire \inst21|ShiftRight1~40_combout ;
wire \inst21|ShiftRight1~41_combout ;
wire \inst21|ShiftRight1~42_combout ;
wire \inst21|ShiftRight1~43_combout ;
wire \inst21|Equal2~0_combout ;
wire \inst21|ShiftRight0~27_combout ;
wire \inst21|ShiftRight1~25_combout ;
wire \inst21|ShiftRight0~26_combout ;
wire \inst21|ShiftRight1~26_combout ;
wire \inst21|Equal2~1_combout ;
wire \inst21|Equal2~3_combout ;
wire \inst21|Equal2~4_combout ;
wire \inst21|Equal2~5_combout ;
wire \inst21|Equal3~5_combout ;
wire \inst21|Equal3~6_combout ;
wire \inst21|Equal3~4_combout ;
wire \inst21|ShiftRight0~25_combout ;
wire \inst21|ShiftRight0~28_combout ;
wire \inst21|Equal3~10_combout ;
wire \inst21|Equal3~8_combout ;
wire \inst21|Equal3~7_combout ;
wire \inst21|Equal3~9_combout ;
wire \inst21|Equal0~0_combout ;
wire \inst21|Equal1~4_combout ;
wire \inst21|ShiftLeft0~57_combout ;
wire \inst21|ShiftLeft0~58_combout ;
wire \inst21|ShiftLeft0~59_combout ;
wire \inst21|Equal1~1_combout ;
wire \inst21|ShiftLeft1~33_combout ;
wire \inst21|Equal1~2_combout ;
wire \inst21|Equal1~3_combout ;
wire \inst21|ShiftLeft1~59_combout ;
wire \inst21|ShiftLeft0~66_combout ;
wire \inst21|ShiftLeft0~65_combout ;
wire \inst21|ShiftLeft0~67_combout ;
wire \inst21|Equal1~0_combout ;
wire \inst21|Equal1~5_combout ;
wire \inst21|Mux4~0_combout ;
wire \inst21|Equal0~1_combout ;
wire \inst21|Equal0~4_combout ;
wire \inst21|ShiftLeft1~55_combout ;
wire \inst21|Equal0~2_combout ;
wire \inst21|Equal0~3_combout ;
wire \inst21|Equal0~5_combout ;
wire \inst21|Equal0~6_combout ;
wire \inst21|Mux4~1_combout ;
wire \SZCVSrc|out[2]~8_combout ;
wire \inst11|branch~1_combout ;
wire \inst11|branch~2_combout ;
wire \inst11|branch~3_combout ;
wire \multiplexer_memToReg|out[1]~14_combout ;
wire \PC|q~15_combout ;
wire \multiplexer_addressSrc|out[1]~1_combout ;
wire \IR|q~6_combout ;
wire \inst13|Mux4~2_combout ;
wire \inst13|Mux4~3_combout ;
wire \inst13|Mux4~0_combout ;
wire \inst13|Mux4~1_combout ;
wire \inst13|Mux4~4_combout ;
wire \IR|q~5_combout ;
wire \inst13|Mux12~0_combout ;
wire \inst13|Mux12~1_combout ;
wire \inst13|Mux12~2_combout ;
wire \inst13|Mux12~3_combout ;
wire \inst13|Mux12~4_combout ;
wire \IR|q~9_combout ;
wire \inst11|Equal6~0_combout ;
wire \multiplexer_DRSrc|out[13]~14_combout ;
wire \multiplexer_DRSrc|out[6]~64_combout ;
wire \multiplexer_DRSrc|out[6]~65_combout ;
wire \multiplexer_DRSrc|out[6]~66_combout ;
wire \multiplexer_DRSrc|out[6]~62_combout ;
wire \multiplexer_DRSrc|out[6]~63_combout ;
wire \multiplexer_DRSrc|out[6]~67_combout ;
wire \inst13|r~17_combout ;
wire \inst13|r[7][6]~q ;
wire \inst13|Mux9~0_combout ;
wire \inst13|Mux9~1_combout ;
wire \inst13|Mux9~2_combout ;
wire \inst13|Mux9~3_combout ;
wire \inst13|Mux9~4_combout ;
wire \IR|q~4_combout ;
wire \inst11|Equal8~0_combout ;
wire \externalInput[0]~input_o ;
wire \MDR|q~16_combout ;
wire \inst19|Mux19~1_combout ;
wire \inst19|Mux19~0_combout ;
wire \multiplexer_DRSrc|out[0]~98_combout ;
wire \multiplexer_DRSrc|out[0]~99_combout ;
wire \multiplexer_DRSrc|out[0]~100_combout ;
wire \multiplexer_memToReg|out[0]~15_combout ;
wire \PC|q~16_combout ;
wire \multiplexer_addressSrc|out[0]~0_combout ;
wire \IR|q~7_combout ;
wire \inst13|Mux11~2_combout ;
wire \inst13|Mux11~3_combout ;
wire \inst13|Mux11~0_combout ;
wire \inst13|Mux11~1_combout ;
wire \inst13|Mux11~4_combout ;
wire \IR|q~8_combout ;
wire \inst11|memToReg~0_combout ;
wire \inst13|r~23_combout ;
wire \inst13|r[7][0]~q ;
wire \inst13|Mux15~0_combout ;
wire \inst13|Mux15~1_combout ;
wire \inst13|Mux15~2_combout ;
wire \inst13|Mux15~3_combout ;
wire \inst13|Mux15~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \IR|q~2_combout ;
wire \inst4~0_combout ;
wire \IR|q~0_combout ;
wire \inst11|Equal8~1_combout ;
wire \inst11|always0~0_combout ;
wire \inst11|always0~1_combout ;
wire \exec~input_o ;
wire \inst11|exec_pre~2_combout ;
wire \inst11|exec_pre~q ;
wire \inst11|systemRunning~0_combout ;
wire \inst11|Add0~0_combout ;
wire \inst11|counter~19_combout ;
wire \inst11|counter~18_combout ;
wire \inst11|Add0~1 ;
wire \inst11|Add0~2_combout ;
wire \inst11|counter~17_combout ;
wire \inst11|Add0~3 ;
wire \inst11|Add0~4_combout ;
wire \inst11|counter~16_combout ;
wire \inst11|Add0~5 ;
wire \inst11|Add0~6_combout ;
wire \inst11|counter~15_combout ;
wire \inst11|Equal0~3_combout ;
wire \inst11|Add0~7 ;
wire \inst11|Add0~8_combout ;
wire \inst11|counter~6_combout ;
wire \inst11|Add0~9 ;
wire \inst11|Add0~10_combout ;
wire \inst11|counter~5_combout ;
wire \inst11|Add0~11 ;
wire \inst11|Add0~12_combout ;
wire \inst11|counter~4_combout ;
wire \inst11|Add0~13 ;
wire \inst11|Add0~14_combout ;
wire \inst11|counter~3_combout ;
wire \inst11|Add0~15 ;
wire \inst11|Add0~16_combout ;
wire \inst11|counter~7_combout ;
wire \inst11|Add0~17 ;
wire \inst11|Add0~18_combout ;
wire \inst11|counter~8_combout ;
wire \inst11|Add0~19 ;
wire \inst11|Add0~21 ;
wire \inst11|Add0~22_combout ;
wire \inst11|counter~10_combout ;
wire \inst11|Add0~23 ;
wire \inst11|Add0~24_combout ;
wire \inst11|counter~11_combout ;
wire \inst11|Add0~25 ;
wire \inst11|Add0~26_combout ;
wire \inst11|counter~12_combout ;
wire \inst11|Add0~27 ;
wire \inst11|Add0~28_combout ;
wire \inst11|counter~13_combout ;
wire \inst11|Add0~29 ;
wire \inst11|Add0~30_combout ;
wire \inst11|counter~14_combout ;
wire \inst11|Equal0~2_combout ;
wire \inst11|Equal0~0_combout ;
wire \inst11|Equal0~4_combout ;
wire \inst11|always0~2_combout ;
wire \inst11|counter[14]~2_combout ;
wire \inst11|Add0~20_combout ;
wire \inst11|counter~9_combout ;
wire \inst11|Equal0~1_combout ;
wire \inst11|Equal1~0_combout ;
wire \inst11|Equal1~1_combout ;
wire \inst11|systemRunning~1_combout ;
wire \inst11|systemRunning~q ;
wire \inst12~combout ;
wire \inst16~combout ;
wire \inst17~combout ;
wire \externalOutput|q~0_combout ;
wire \externalOutput|q[7]~1_combout ;
wire \externalOutput|q~2_combout ;
wire \externalOutput|q~3_combout ;
wire \externalOutput|q~4_combout ;
wire \externalOutput|q~5_combout ;
wire \externalOutput|q~6_combout ;
wire \externalOutput|q~7_combout ;
wire \externalOutput|q~8_combout ;
wire \externalOutput|q~9_combout ;
wire \externalOutput|q~10_combout ;
wire \externalOutput|q~11_combout ;
wire \externalOutput|q~12_combout ;
wire \externalOutput|q~13_combout ;
wire \externalOutput|q~14_combout ;
wire \externalOutput|q~15_combout ;
wire \externalOutput|q~16_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \IR|q ;
wire [15:0] \PC|q ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \DR|q ;
wire [15:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [15:0] \MDR|q ;
wire [11:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \register_SZCV|q ;
wire [15:0] \inst11|counter ;
wire [15:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \AR|q ;
wire [15:0] \BR|q ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [15:0] \externalOutput|q ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [6:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [15:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \SZCV_pre|q ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;

wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

// Location: LCCOMB_X16_Y30_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N16
cycloneive_io_obuf \p1andsysrun~output (
	.i(!\inst12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p1andsysrun),
	.obar());
// synopsys translate_off
defparam \p1andsysrun~output .bus_hold = "false";
defparam \p1andsysrun~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \p1~output (
	.i(\inst10|p1_slave~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p1),
	.obar());
// synopsys translate_off
defparam \p1~output .bus_hold = "false";
defparam \p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \p2~output (
	.i(\inst10|p2_slave~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p2),
	.obar());
// synopsys translate_off
defparam \p2~output .bus_hold = "false";
defparam \p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \p3~output (
	.i(\inst10|p3_slave~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p3),
	.obar());
// synopsys translate_off
defparam \p3~output .bus_hold = "false";
defparam \p3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \p3to4~output (
	.i(\inst10|p4_master~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p3to4),
	.obar());
// synopsys translate_off
defparam \p3to4~output .bus_hold = "false";
defparam \p3to4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N2
cycloneive_io_obuf \p4~output (
	.i(\inst10|p4_slave~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p4),
	.obar());
// synopsys translate_off
defparam \p4~output .bus_hold = "false";
defparam \p4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N30
cycloneive_io_obuf \p5~output (
	.i(\inst10|p5_slave~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p5),
	.obar());
// synopsys translate_off
defparam \p5~output .bus_hold = "false";
defparam \p5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \p2andsysrun~output (
	.i(\inst14~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p2andsysrun),
	.obar());
// synopsys translate_off
defparam \p2andsysrun~output .bus_hold = "false";
defparam \p2andsysrun~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N23
cycloneive_io_obuf \p3anssysrun~output (
	.i(\inst15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p3anssysrun),
	.obar());
// synopsys translate_off
defparam \p3anssysrun~output .bus_hold = "false";
defparam \p3anssysrun~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \p4andsysrun~output (
	.i(!\inst16~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p4andsysrun),
	.obar());
// synopsys translate_off
defparam \p4andsysrun~output .bus_hold = "false";
defparam \p4andsysrun~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \p5andsysrun~output (
	.i(!\inst17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(p5andsysrun),
	.obar());
// synopsys translate_off
defparam \p5andsysrun~output .bus_hold = "false";
defparam \p5andsysrun~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \regWrite_~output (
	.i(\inst11|regWrite~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWrite_),
	.obar());
// synopsys translate_off
defparam \regWrite_~output .bus_hold = "false";
defparam \regWrite_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \AR_[15]~output (
	.i(\AR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[15]),
	.obar());
// synopsys translate_off
defparam \AR_[15]~output .bus_hold = "false";
defparam \AR_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \AR_[14]~output (
	.i(\AR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[14]),
	.obar());
// synopsys translate_off
defparam \AR_[14]~output .bus_hold = "false";
defparam \AR_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \AR_[13]~output (
	.i(\AR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[13]),
	.obar());
// synopsys translate_off
defparam \AR_[13]~output .bus_hold = "false";
defparam \AR_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \AR_[12]~output (
	.i(\AR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[12]),
	.obar());
// synopsys translate_off
defparam \AR_[12]~output .bus_hold = "false";
defparam \AR_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \AR_[11]~output (
	.i(\AR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[11]),
	.obar());
// synopsys translate_off
defparam \AR_[11]~output .bus_hold = "false";
defparam \AR_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \AR_[10]~output (
	.i(\AR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[10]),
	.obar());
// synopsys translate_off
defparam \AR_[10]~output .bus_hold = "false";
defparam \AR_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \AR_[9]~output (
	.i(\AR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[9]),
	.obar());
// synopsys translate_off
defparam \AR_[9]~output .bus_hold = "false";
defparam \AR_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \AR_[8]~output (
	.i(\AR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[8]),
	.obar());
// synopsys translate_off
defparam \AR_[8]~output .bus_hold = "false";
defparam \AR_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \AR_[7]~output (
	.i(\AR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[7]),
	.obar());
// synopsys translate_off
defparam \AR_[7]~output .bus_hold = "false";
defparam \AR_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \AR_[6]~output (
	.i(\AR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[6]),
	.obar());
// synopsys translate_off
defparam \AR_[6]~output .bus_hold = "false";
defparam \AR_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \AR_[5]~output (
	.i(\AR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[5]),
	.obar());
// synopsys translate_off
defparam \AR_[5]~output .bus_hold = "false";
defparam \AR_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \AR_[4]~output (
	.i(\AR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[4]),
	.obar());
// synopsys translate_off
defparam \AR_[4]~output .bus_hold = "false";
defparam \AR_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \AR_[3]~output (
	.i(\AR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[3]),
	.obar());
// synopsys translate_off
defparam \AR_[3]~output .bus_hold = "false";
defparam \AR_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \AR_[2]~output (
	.i(\AR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[2]),
	.obar());
// synopsys translate_off
defparam \AR_[2]~output .bus_hold = "false";
defparam \AR_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \AR_[1]~output (
	.i(\AR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[1]),
	.obar());
// synopsys translate_off
defparam \AR_[1]~output .bus_hold = "false";
defparam \AR_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \AR_[0]~output (
	.i(\AR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AR_[0]),
	.obar());
// synopsys translate_off
defparam \AR_[0]~output .bus_hold = "false";
defparam \AR_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \BR_[15]~output (
	.i(\BR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[15]),
	.obar());
// synopsys translate_off
defparam \BR_[15]~output .bus_hold = "false";
defparam \BR_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \BR_[14]~output (
	.i(\BR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[14]),
	.obar());
// synopsys translate_off
defparam \BR_[14]~output .bus_hold = "false";
defparam \BR_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \BR_[13]~output (
	.i(\BR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[13]),
	.obar());
// synopsys translate_off
defparam \BR_[13]~output .bus_hold = "false";
defparam \BR_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \BR_[12]~output (
	.i(\BR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[12]),
	.obar());
// synopsys translate_off
defparam \BR_[12]~output .bus_hold = "false";
defparam \BR_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \BR_[11]~output (
	.i(\BR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[11]),
	.obar());
// synopsys translate_off
defparam \BR_[11]~output .bus_hold = "false";
defparam \BR_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N9
cycloneive_io_obuf \BR_[10]~output (
	.i(\BR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[10]),
	.obar());
// synopsys translate_off
defparam \BR_[10]~output .bus_hold = "false";
defparam \BR_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N16
cycloneive_io_obuf \BR_[9]~output (
	.i(\BR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[9]),
	.obar());
// synopsys translate_off
defparam \BR_[9]~output .bus_hold = "false";
defparam \BR_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \BR_[8]~output (
	.i(\BR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[8]),
	.obar());
// synopsys translate_off
defparam \BR_[8]~output .bus_hold = "false";
defparam \BR_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \BR_[7]~output (
	.i(\BR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[7]),
	.obar());
// synopsys translate_off
defparam \BR_[7]~output .bus_hold = "false";
defparam \BR_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \BR_[6]~output (
	.i(\BR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[6]),
	.obar());
// synopsys translate_off
defparam \BR_[6]~output .bus_hold = "false";
defparam \BR_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \BR_[5]~output (
	.i(\BR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[5]),
	.obar());
// synopsys translate_off
defparam \BR_[5]~output .bus_hold = "false";
defparam \BR_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \BR_[4]~output (
	.i(\BR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[4]),
	.obar());
// synopsys translate_off
defparam \BR_[4]~output .bus_hold = "false";
defparam \BR_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N23
cycloneive_io_obuf \BR_[3]~output (
	.i(\BR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[3]),
	.obar());
// synopsys translate_off
defparam \BR_[3]~output .bus_hold = "false";
defparam \BR_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \BR_[2]~output (
	.i(\BR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[2]),
	.obar());
// synopsys translate_off
defparam \BR_[2]~output .bus_hold = "false";
defparam \BR_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \BR_[1]~output (
	.i(\BR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[1]),
	.obar());
// synopsys translate_off
defparam \BR_[1]~output .bus_hold = "false";
defparam \BR_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \BR_[0]~output (
	.i(\BR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BR_[0]),
	.obar());
// synopsys translate_off
defparam \BR_[0]~output .bus_hold = "false";
defparam \BR_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \DR_[15]~output (
	.i(\DR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[15]),
	.obar());
// synopsys translate_off
defparam \DR_[15]~output .bus_hold = "false";
defparam \DR_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \DR_[14]~output (
	.i(\DR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[14]),
	.obar());
// synopsys translate_off
defparam \DR_[14]~output .bus_hold = "false";
defparam \DR_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \DR_[13]~output (
	.i(\DR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[13]),
	.obar());
// synopsys translate_off
defparam \DR_[13]~output .bus_hold = "false";
defparam \DR_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \DR_[12]~output (
	.i(\DR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[12]),
	.obar());
// synopsys translate_off
defparam \DR_[12]~output .bus_hold = "false";
defparam \DR_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \DR_[11]~output (
	.i(\DR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[11]),
	.obar());
// synopsys translate_off
defparam \DR_[11]~output .bus_hold = "false";
defparam \DR_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DR_[10]~output (
	.i(\DR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[10]),
	.obar());
// synopsys translate_off
defparam \DR_[10]~output .bus_hold = "false";
defparam \DR_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \DR_[9]~output (
	.i(\DR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[9]),
	.obar());
// synopsys translate_off
defparam \DR_[9]~output .bus_hold = "false";
defparam \DR_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \DR_[8]~output (
	.i(\DR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[8]),
	.obar());
// synopsys translate_off
defparam \DR_[8]~output .bus_hold = "false";
defparam \DR_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N9
cycloneive_io_obuf \DR_[7]~output (
	.i(\DR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[7]),
	.obar());
// synopsys translate_off
defparam \DR_[7]~output .bus_hold = "false";
defparam \DR_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N23
cycloneive_io_obuf \DR_[6]~output (
	.i(\DR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[6]),
	.obar());
// synopsys translate_off
defparam \DR_[6]~output .bus_hold = "false";
defparam \DR_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \DR_[5]~output (
	.i(\DR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[5]),
	.obar());
// synopsys translate_off
defparam \DR_[5]~output .bus_hold = "false";
defparam \DR_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DR_[4]~output (
	.i(\DR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[4]),
	.obar());
// synopsys translate_off
defparam \DR_[4]~output .bus_hold = "false";
defparam \DR_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \DR_[3]~output (
	.i(\DR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[3]),
	.obar());
// synopsys translate_off
defparam \DR_[3]~output .bus_hold = "false";
defparam \DR_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DR_[2]~output (
	.i(\DR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[2]),
	.obar());
// synopsys translate_off
defparam \DR_[2]~output .bus_hold = "false";
defparam \DR_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \DR_[1]~output (
	.i(\DR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[1]),
	.obar());
// synopsys translate_off
defparam \DR_[1]~output .bus_hold = "false";
defparam \DR_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N23
cycloneive_io_obuf \DR_[0]~output (
	.i(\DR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_[0]),
	.obar());
// synopsys translate_off
defparam \DR_[0]~output .bus_hold = "false";
defparam \DR_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRSrc_[15]~output (
	.i(\multiplexer_DRSrc|out[15]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[15]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[15]~output .bus_hold = "false";
defparam \DRSrc_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \DRSrc_[14]~output (
	.i(\multiplexer_DRSrc|out[14]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[14]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[14]~output .bus_hold = "false";
defparam \DRSrc_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \DRSrc_[13]~output (
	.i(\multiplexer_DRSrc|out[13]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[13]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[13]~output .bus_hold = "false";
defparam \DRSrc_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \DRSrc_[12]~output (
	.i(\multiplexer_DRSrc|out[12]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[12]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[12]~output .bus_hold = "false";
defparam \DRSrc_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \DRSrc_[11]~output (
	.i(\multiplexer_DRSrc|out[11]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[11]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[11]~output .bus_hold = "false";
defparam \DRSrc_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \DRSrc_[10]~output (
	.i(\multiplexer_DRSrc|out[10]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[10]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[10]~output .bus_hold = "false";
defparam \DRSrc_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \DRSrc_[9]~output (
	.i(\multiplexer_DRSrc|out[9]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[9]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[9]~output .bus_hold = "false";
defparam \DRSrc_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
cycloneive_io_obuf \DRSrc_[8]~output (
	.i(\multiplexer_DRSrc|out[8]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[8]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[8]~output .bus_hold = "false";
defparam \DRSrc_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRSrc_[7]~output (
	.i(\multiplexer_DRSrc|out[7]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[7]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[7]~output .bus_hold = "false";
defparam \DRSrc_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \DRSrc_[6]~output (
	.i(\multiplexer_DRSrc|out[6]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[6]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[6]~output .bus_hold = "false";
defparam \DRSrc_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \DRSrc_[5]~output (
	.i(\multiplexer_DRSrc|out[5]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[5]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[5]~output .bus_hold = "false";
defparam \DRSrc_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \DRSrc_[4]~output (
	.i(\multiplexer_DRSrc|out[4]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[4]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[4]~output .bus_hold = "false";
defparam \DRSrc_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \DRSrc_[3]~output (
	.i(\multiplexer_DRSrc|out[3]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[3]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[3]~output .bus_hold = "false";
defparam \DRSrc_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \DRSrc_[2]~output (
	.i(\multiplexer_DRSrc|out[2]~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[2]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[2]~output .bus_hold = "false";
defparam \DRSrc_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRSrc_[1]~output (
	.i(\multiplexer_DRSrc|out[1]~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[1]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[1]~output .bus_hold = "false";
defparam \DRSrc_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \DRSrc_[0]~output (
	.i(\multiplexer_DRSrc|out[0]~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRSrc_[0]),
	.obar());
// synopsys translate_off
defparam \DRSrc_[0]~output .bus_hold = "false";
defparam \DRSrc_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \external_output[15]~output (
	.i(\externalOutput|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[15]),
	.obar());
// synopsys translate_off
defparam \external_output[15]~output .bus_hold = "false";
defparam \external_output[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \external_output[14]~output (
	.i(\externalOutput|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[14]),
	.obar());
// synopsys translate_off
defparam \external_output[14]~output .bus_hold = "false";
defparam \external_output[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \external_output[13]~output (
	.i(\externalOutput|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[13]),
	.obar());
// synopsys translate_off
defparam \external_output[13]~output .bus_hold = "false";
defparam \external_output[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \external_output[12]~output (
	.i(\externalOutput|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[12]),
	.obar());
// synopsys translate_off
defparam \external_output[12]~output .bus_hold = "false";
defparam \external_output[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \external_output[11]~output (
	.i(\externalOutput|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[11]),
	.obar());
// synopsys translate_off
defparam \external_output[11]~output .bus_hold = "false";
defparam \external_output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \external_output[10]~output (
	.i(\externalOutput|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[10]),
	.obar());
// synopsys translate_off
defparam \external_output[10]~output .bus_hold = "false";
defparam \external_output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \external_output[9]~output (
	.i(\externalOutput|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[9]),
	.obar());
// synopsys translate_off
defparam \external_output[9]~output .bus_hold = "false";
defparam \external_output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \external_output[8]~output (
	.i(\externalOutput|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[8]),
	.obar());
// synopsys translate_off
defparam \external_output[8]~output .bus_hold = "false";
defparam \external_output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \external_output[7]~output (
	.i(\externalOutput|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[7]),
	.obar());
// synopsys translate_off
defparam \external_output[7]~output .bus_hold = "false";
defparam \external_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \external_output[6]~output (
	.i(\externalOutput|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[6]),
	.obar());
// synopsys translate_off
defparam \external_output[6]~output .bus_hold = "false";
defparam \external_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \external_output[5]~output (
	.i(\externalOutput|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[5]),
	.obar());
// synopsys translate_off
defparam \external_output[5]~output .bus_hold = "false";
defparam \external_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \external_output[4]~output (
	.i(\externalOutput|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[4]),
	.obar());
// synopsys translate_off
defparam \external_output[4]~output .bus_hold = "false";
defparam \external_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \external_output[3]~output (
	.i(\externalOutput|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[3]),
	.obar());
// synopsys translate_off
defparam \external_output[3]~output .bus_hold = "false";
defparam \external_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \external_output[2]~output (
	.i(\externalOutput|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[2]),
	.obar());
// synopsys translate_off
defparam \external_output[2]~output .bus_hold = "false";
defparam \external_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \external_output[1]~output (
	.i(\externalOutput|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[1]),
	.obar());
// synopsys translate_off
defparam \external_output[1]~output .bus_hold = "false";
defparam \external_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \external_output[0]~output (
	.i(\externalOutput|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(external_output[0]),
	.obar());
// synopsys translate_off
defparam \external_output[0]~output .bus_hold = "false";
defparam \external_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \inA_[15]~output (
	.i(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[15]),
	.obar());
// synopsys translate_off
defparam \inA_[15]~output .bus_hold = "false";
defparam \inA_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \inA_[14]~output (
	.i(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[14]),
	.obar());
// synopsys translate_off
defparam \inA_[14]~output .bus_hold = "false";
defparam \inA_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \inA_[13]~output (
	.i(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[13]),
	.obar());
// synopsys translate_off
defparam \inA_[13]~output .bus_hold = "false";
defparam \inA_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \inA_[12]~output (
	.i(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[12]),
	.obar());
// synopsys translate_off
defparam \inA_[12]~output .bus_hold = "false";
defparam \inA_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \inA_[11]~output (
	.i(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[11]),
	.obar());
// synopsys translate_off
defparam \inA_[11]~output .bus_hold = "false";
defparam \inA_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \inA_[10]~output (
	.i(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[10]),
	.obar());
// synopsys translate_off
defparam \inA_[10]~output .bus_hold = "false";
defparam \inA_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \inA_[9]~output (
	.i(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[9]),
	.obar());
// synopsys translate_off
defparam \inA_[9]~output .bus_hold = "false";
defparam \inA_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \inA_[8]~output (
	.i(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[8]),
	.obar());
// synopsys translate_off
defparam \inA_[8]~output .bus_hold = "false";
defparam \inA_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \inA_[7]~output (
	.i(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[7]),
	.obar());
// synopsys translate_off
defparam \inA_[7]~output .bus_hold = "false";
defparam \inA_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \inA_[6]~output (
	.i(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[6]),
	.obar());
// synopsys translate_off
defparam \inA_[6]~output .bus_hold = "false";
defparam \inA_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \inA_[5]~output (
	.i(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[5]),
	.obar());
// synopsys translate_off
defparam \inA_[5]~output .bus_hold = "false";
defparam \inA_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \inA_[4]~output (
	.i(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[4]),
	.obar());
// synopsys translate_off
defparam \inA_[4]~output .bus_hold = "false";
defparam \inA_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \inA_[3]~output (
	.i(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[3]),
	.obar());
// synopsys translate_off
defparam \inA_[3]~output .bus_hold = "false";
defparam \inA_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \inA_[2]~output (
	.i(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[2]),
	.obar());
// synopsys translate_off
defparam \inA_[2]~output .bus_hold = "false";
defparam \inA_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \inA_[1]~output (
	.i(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[1]),
	.obar());
// synopsys translate_off
defparam \inA_[1]~output .bus_hold = "false";
defparam \inA_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \inA_[0]~output (
	.i(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inA_[0]),
	.obar());
// synopsys translate_off
defparam \inA_[0]~output .bus_hold = "false";
defparam \inA_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \inB_[15]~output (
	.i(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[15]),
	.obar());
// synopsys translate_off
defparam \inB_[15]~output .bus_hold = "false";
defparam \inB_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \inB_[14]~output (
	.i(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[14]),
	.obar());
// synopsys translate_off
defparam \inB_[14]~output .bus_hold = "false";
defparam \inB_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \inB_[13]~output (
	.i(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[13]),
	.obar());
// synopsys translate_off
defparam \inB_[13]~output .bus_hold = "false";
defparam \inB_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \inB_[12]~output (
	.i(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[12]),
	.obar());
// synopsys translate_off
defparam \inB_[12]~output .bus_hold = "false";
defparam \inB_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \inB_[11]~output (
	.i(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[11]),
	.obar());
// synopsys translate_off
defparam \inB_[11]~output .bus_hold = "false";
defparam \inB_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \inB_[10]~output (
	.i(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[10]),
	.obar());
// synopsys translate_off
defparam \inB_[10]~output .bus_hold = "false";
defparam \inB_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \inB_[9]~output (
	.i(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[9]),
	.obar());
// synopsys translate_off
defparam \inB_[9]~output .bus_hold = "false";
defparam \inB_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \inB_[8]~output (
	.i(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[8]),
	.obar());
// synopsys translate_off
defparam \inB_[8]~output .bus_hold = "false";
defparam \inB_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \inB_[7]~output (
	.i(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[7]),
	.obar());
// synopsys translate_off
defparam \inB_[7]~output .bus_hold = "false";
defparam \inB_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \inB_[6]~output (
	.i(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[6]),
	.obar());
// synopsys translate_off
defparam \inB_[6]~output .bus_hold = "false";
defparam \inB_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \inB_[5]~output (
	.i(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[5]),
	.obar());
// synopsys translate_off
defparam \inB_[5]~output .bus_hold = "false";
defparam \inB_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \inB_[4]~output (
	.i(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[4]),
	.obar());
// synopsys translate_off
defparam \inB_[4]~output .bus_hold = "false";
defparam \inB_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \inB_[3]~output (
	.i(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[3]),
	.obar());
// synopsys translate_off
defparam \inB_[3]~output .bus_hold = "false";
defparam \inB_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \inB_[2]~output (
	.i(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[2]),
	.obar());
// synopsys translate_off
defparam \inB_[2]~output .bus_hold = "false";
defparam \inB_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \inB_[1]~output (
	.i(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[1]),
	.obar());
// synopsys translate_off
defparam \inB_[1]~output .bus_hold = "false";
defparam \inB_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \inB_[0]~output (
	.i(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inB_[0]),
	.obar());
// synopsys translate_off
defparam \inB_[0]~output .bus_hold = "false";
defparam \inB_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \instruction_[15]~output (
	.i(\IR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[15]),
	.obar());
// synopsys translate_off
defparam \instruction_[15]~output .bus_hold = "false";
defparam \instruction_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \instruction_[14]~output (
	.i(\IR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[14]),
	.obar());
// synopsys translate_off
defparam \instruction_[14]~output .bus_hold = "false";
defparam \instruction_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \instruction_[13]~output (
	.i(\IR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[13]),
	.obar());
// synopsys translate_off
defparam \instruction_[13]~output .bus_hold = "false";
defparam \instruction_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \instruction_[12]~output (
	.i(\IR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[12]),
	.obar());
// synopsys translate_off
defparam \instruction_[12]~output .bus_hold = "false";
defparam \instruction_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \instruction_[11]~output (
	.i(\IR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[11]),
	.obar());
// synopsys translate_off
defparam \instruction_[11]~output .bus_hold = "false";
defparam \instruction_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \instruction_[10]~output (
	.i(\IR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[10]),
	.obar());
// synopsys translate_off
defparam \instruction_[10]~output .bus_hold = "false";
defparam \instruction_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \instruction_[9]~output (
	.i(\IR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[9]),
	.obar());
// synopsys translate_off
defparam \instruction_[9]~output .bus_hold = "false";
defparam \instruction_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \instruction_[8]~output (
	.i(\IR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[8]),
	.obar());
// synopsys translate_off
defparam \instruction_[8]~output .bus_hold = "false";
defparam \instruction_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \instruction_[7]~output (
	.i(\IR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[7]),
	.obar());
// synopsys translate_off
defparam \instruction_[7]~output .bus_hold = "false";
defparam \instruction_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \instruction_[6]~output (
	.i(\IR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[6]),
	.obar());
// synopsys translate_off
defparam \instruction_[6]~output .bus_hold = "false";
defparam \instruction_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \instruction_[5]~output (
	.i(\IR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[5]),
	.obar());
// synopsys translate_off
defparam \instruction_[5]~output .bus_hold = "false";
defparam \instruction_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \instruction_[4]~output (
	.i(\IR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[4]),
	.obar());
// synopsys translate_off
defparam \instruction_[4]~output .bus_hold = "false";
defparam \instruction_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \instruction_[3]~output (
	.i(\IR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[3]),
	.obar());
// synopsys translate_off
defparam \instruction_[3]~output .bus_hold = "false";
defparam \instruction_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \instruction_[2]~output (
	.i(\IR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[2]),
	.obar());
// synopsys translate_off
defparam \instruction_[2]~output .bus_hold = "false";
defparam \instruction_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \instruction_[1]~output (
	.i(\IR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[1]),
	.obar());
// synopsys translate_off
defparam \instruction_[1]~output .bus_hold = "false";
defparam \instruction_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \instruction_[0]~output (
	.i(\IR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_[0]),
	.obar());
// synopsys translate_off
defparam \instruction_[0]~output .bus_hold = "false";
defparam \instruction_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \MDR_[15]~output (
	.i(\MDR|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[15]),
	.obar());
// synopsys translate_off
defparam \MDR_[15]~output .bus_hold = "false";
defparam \MDR_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \MDR_[14]~output (
	.i(\MDR|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[14]),
	.obar());
// synopsys translate_off
defparam \MDR_[14]~output .bus_hold = "false";
defparam \MDR_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cycloneive_io_obuf \MDR_[13]~output (
	.i(\MDR|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[13]),
	.obar());
// synopsys translate_off
defparam \MDR_[13]~output .bus_hold = "false";
defparam \MDR_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \MDR_[12]~output (
	.i(\MDR|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[12]),
	.obar());
// synopsys translate_off
defparam \MDR_[12]~output .bus_hold = "false";
defparam \MDR_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \MDR_[11]~output (
	.i(\MDR|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[11]),
	.obar());
// synopsys translate_off
defparam \MDR_[11]~output .bus_hold = "false";
defparam \MDR_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \MDR_[10]~output (
	.i(\MDR|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[10]),
	.obar());
// synopsys translate_off
defparam \MDR_[10]~output .bus_hold = "false";
defparam \MDR_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \MDR_[9]~output (
	.i(\MDR|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[9]),
	.obar());
// synopsys translate_off
defparam \MDR_[9]~output .bus_hold = "false";
defparam \MDR_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \MDR_[8]~output (
	.i(\MDR|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[8]),
	.obar());
// synopsys translate_off
defparam \MDR_[8]~output .bus_hold = "false";
defparam \MDR_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \MDR_[7]~output (
	.i(\MDR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[7]),
	.obar());
// synopsys translate_off
defparam \MDR_[7]~output .bus_hold = "false";
defparam \MDR_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \MDR_[6]~output (
	.i(\MDR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[6]),
	.obar());
// synopsys translate_off
defparam \MDR_[6]~output .bus_hold = "false";
defparam \MDR_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \MDR_[5]~output (
	.i(\MDR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[5]),
	.obar());
// synopsys translate_off
defparam \MDR_[5]~output .bus_hold = "false";
defparam \MDR_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \MDR_[4]~output (
	.i(\MDR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[4]),
	.obar());
// synopsys translate_off
defparam \MDR_[4]~output .bus_hold = "false";
defparam \MDR_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \MDR_[3]~output (
	.i(\MDR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[3]),
	.obar());
// synopsys translate_off
defparam \MDR_[3]~output .bus_hold = "false";
defparam \MDR_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \MDR_[2]~output (
	.i(\MDR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[2]),
	.obar());
// synopsys translate_off
defparam \MDR_[2]~output .bus_hold = "false";
defparam \MDR_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \MDR_[1]~output (
	.i(\MDR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[1]),
	.obar());
// synopsys translate_off
defparam \MDR_[1]~output .bus_hold = "false";
defparam \MDR_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \MDR_[0]~output (
	.i(\MDR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MDR_[0]),
	.obar());
// synopsys translate_off
defparam \MDR_[0]~output .bus_hold = "false";
defparam \MDR_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \pc_[15]~output (
	.i(\PC|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[15]),
	.obar());
// synopsys translate_off
defparam \pc_[15]~output .bus_hold = "false";
defparam \pc_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \pc_[14]~output (
	.i(\PC|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[14]),
	.obar());
// synopsys translate_off
defparam \pc_[14]~output .bus_hold = "false";
defparam \pc_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \pc_[13]~output (
	.i(\PC|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[13]),
	.obar());
// synopsys translate_off
defparam \pc_[13]~output .bus_hold = "false";
defparam \pc_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \pc_[12]~output (
	.i(\PC|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[12]),
	.obar());
// synopsys translate_off
defparam \pc_[12]~output .bus_hold = "false";
defparam \pc_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \pc_[11]~output (
	.i(\PC|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[11]),
	.obar());
// synopsys translate_off
defparam \pc_[11]~output .bus_hold = "false";
defparam \pc_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \pc_[10]~output (
	.i(\PC|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[10]),
	.obar());
// synopsys translate_off
defparam \pc_[10]~output .bus_hold = "false";
defparam \pc_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \pc_[9]~output (
	.i(\PC|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[9]),
	.obar());
// synopsys translate_off
defparam \pc_[9]~output .bus_hold = "false";
defparam \pc_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
cycloneive_io_obuf \pc_[8]~output (
	.i(\PC|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[8]),
	.obar());
// synopsys translate_off
defparam \pc_[8]~output .bus_hold = "false";
defparam \pc_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \pc_[7]~output (
	.i(\PC|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[7]),
	.obar());
// synopsys translate_off
defparam \pc_[7]~output .bus_hold = "false";
defparam \pc_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \pc_[6]~output (
	.i(\PC|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[6]),
	.obar());
// synopsys translate_off
defparam \pc_[6]~output .bus_hold = "false";
defparam \pc_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
cycloneive_io_obuf \pc_[5]~output (
	.i(\PC|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[5]),
	.obar());
// synopsys translate_off
defparam \pc_[5]~output .bus_hold = "false";
defparam \pc_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \pc_[4]~output (
	.i(\PC|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[4]),
	.obar());
// synopsys translate_off
defparam \pc_[4]~output .bus_hold = "false";
defparam \pc_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \pc_[3]~output (
	.i(\PC|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[3]),
	.obar());
// synopsys translate_off
defparam \pc_[3]~output .bus_hold = "false";
defparam \pc_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \pc_[2]~output (
	.i(\PC|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[2]),
	.obar());
// synopsys translate_off
defparam \pc_[2]~output .bus_hold = "false";
defparam \pc_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \pc_[1]~output (
	.i(\PC|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[1]),
	.obar());
// synopsys translate_off
defparam \pc_[1]~output .bus_hold = "false";
defparam \pc_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \pc_[0]~output (
	.i(\PC|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_[0]),
	.obar());
// synopsys translate_off
defparam \pc_[0]~output .bus_hold = "false";
defparam \pc_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N9
cycloneive_io_obuf \writeData_[15]~output (
	.i(\multiplexer_memToReg|out[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[15]),
	.obar());
// synopsys translate_off
defparam \writeData_[15]~output .bus_hold = "false";
defparam \writeData_[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \writeData_[14]~output (
	.i(\multiplexer_memToReg|out[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[14]),
	.obar());
// synopsys translate_off
defparam \writeData_[14]~output .bus_hold = "false";
defparam \writeData_[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \writeData_[13]~output (
	.i(\multiplexer_memToReg|out[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[13]),
	.obar());
// synopsys translate_off
defparam \writeData_[13]~output .bus_hold = "false";
defparam \writeData_[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \writeData_[12]~output (
	.i(\multiplexer_memToReg|out[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[12]),
	.obar());
// synopsys translate_off
defparam \writeData_[12]~output .bus_hold = "false";
defparam \writeData_[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
cycloneive_io_obuf \writeData_[11]~output (
	.i(\multiplexer_memToReg|out[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[11]),
	.obar());
// synopsys translate_off
defparam \writeData_[11]~output .bus_hold = "false";
defparam \writeData_[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \writeData_[10]~output (
	.i(\multiplexer_memToReg|out[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[10]),
	.obar());
// synopsys translate_off
defparam \writeData_[10]~output .bus_hold = "false";
defparam \writeData_[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \writeData_[9]~output (
	.i(\multiplexer_memToReg|out[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[9]),
	.obar());
// synopsys translate_off
defparam \writeData_[9]~output .bus_hold = "false";
defparam \writeData_[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \writeData_[8]~output (
	.i(\multiplexer_memToReg|out[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[8]),
	.obar());
// synopsys translate_off
defparam \writeData_[8]~output .bus_hold = "false";
defparam \writeData_[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \writeData_[7]~output (
	.i(\multiplexer_memToReg|out[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[7]),
	.obar());
// synopsys translate_off
defparam \writeData_[7]~output .bus_hold = "false";
defparam \writeData_[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \writeData_[6]~output (
	.i(\multiplexer_memToReg|out[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[6]),
	.obar());
// synopsys translate_off
defparam \writeData_[6]~output .bus_hold = "false";
defparam \writeData_[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \writeData_[5]~output (
	.i(\multiplexer_memToReg|out[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[5]),
	.obar());
// synopsys translate_off
defparam \writeData_[5]~output .bus_hold = "false";
defparam \writeData_[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \writeData_[4]~output (
	.i(\multiplexer_memToReg|out[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[4]),
	.obar());
// synopsys translate_off
defparam \writeData_[4]~output .bus_hold = "false";
defparam \writeData_[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \writeData_[3]~output (
	.i(\multiplexer_memToReg|out[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[3]),
	.obar());
// synopsys translate_off
defparam \writeData_[3]~output .bus_hold = "false";
defparam \writeData_[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
cycloneive_io_obuf \writeData_[2]~output (
	.i(\multiplexer_memToReg|out[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[2]),
	.obar());
// synopsys translate_off
defparam \writeData_[2]~output .bus_hold = "false";
defparam \writeData_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \writeData_[1]~output (
	.i(\multiplexer_memToReg|out[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[1]),
	.obar());
// synopsys translate_off
defparam \writeData_[1]~output .bus_hold = "false";
defparam \writeData_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \writeData_[0]~output (
	.i(\multiplexer_memToReg|out[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData_[0]),
	.obar());
// synopsys translate_off
defparam \writeData_[0]~output .bus_hold = "false";
defparam \writeData_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \writeRegister_[2]~output (
	.i(\multiplexer_regDst|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeRegister_[2]),
	.obar());
// synopsys translate_off
defparam \writeRegister_[2]~output .bus_hold = "false";
defparam \writeRegister_[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N2
cycloneive_io_obuf \writeRegister_[1]~output (
	.i(\multiplexer_regDst|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeRegister_[1]),
	.obar());
// synopsys translate_off
defparam \writeRegister_[1]~output .bus_hold = "false";
defparam \writeRegister_[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \writeRegister_[0]~output (
	.i(\multiplexer_regDst|out[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeRegister_[0]),
	.obar());
// synopsys translate_off
defparam \writeRegister_[0]~output .bus_hold = "false";
defparam \writeRegister_[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \inst10|p4_slave (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|p4_master~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p4_slave~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p4_slave .is_wysiwyg = "true";
defparam \inst10|p4_slave .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneive_lcell_comb \inst10|p5_master~0 (
// Equation(s):
// \inst10|p5_master~0_combout  = (!\reset~input_o  & \inst10|p4_slave~q )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inst10|p4_slave~q ),
	.cin(gnd),
	.combout(\inst10|p5_master~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p5_master~0 .lut_mask = 16'h3300;
defparam \inst10|p5_master~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneive_lcell_comb \inst10|p2_master~0 (
// Equation(s):
// \inst10|p2_master~0_combout  = (\inst11|systemRunning~q ) # (\reset~input_o )

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst10|p2_master~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p2_master~0 .lut_mask = 16'hFFAA;
defparam \inst10|p2_master~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \inst10|p5_master (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst10|p5_master~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|p2_master~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p5_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p5_master .is_wysiwyg = "true";
defparam \inst10|p5_master .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N25
dffeas \inst10|p5_slave (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|p5_master~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p5_slave~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p5_slave .is_wysiwyg = "true";
defparam \inst10|p5_slave .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneive_lcell_comb \inst10|p1_master~0 (
// Equation(s):
// \inst10|p1_master~0_combout  = (\reset~input_o ) # (\inst10|p5_slave~q )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inst10|p5_slave~q ),
	.cin(gnd),
	.combout(\inst10|p1_master~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p1_master~0 .lut_mask = 16'hFFCC;
defparam \inst10|p1_master~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \inst10|p1_master (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst10|p1_master~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|p2_master~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p1_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p1_master .is_wysiwyg = "true";
defparam \inst10|p1_master .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \inst10|p1_slave (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|p1_master~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p1_slave~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p1_slave .is_wysiwyg = "true";
defparam \inst10|p1_slave .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneive_lcell_comb \inst10|p2_master~1 (
// Equation(s):
// \inst10|p2_master~1_combout  = (!\reset~input_o  & \inst10|p1_slave~q )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inst10|p1_slave~q ),
	.cin(gnd),
	.combout(\inst10|p2_master~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p2_master~1 .lut_mask = 16'h3300;
defparam \inst10|p2_master~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N7
dffeas \inst10|p2_master (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst10|p2_master~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|p2_master~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p2_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p2_master .is_wysiwyg = "true";
defparam \inst10|p2_master .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \inst10|p2_slave (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|p2_master~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p2_slave~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p2_slave .is_wysiwyg = "true";
defparam \inst10|p2_slave .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneive_lcell_comb \inst10|p3_master~0 (
// Equation(s):
// \inst10|p3_master~0_combout  = (!\reset~input_o  & \inst10|p2_slave~q )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\inst10|p2_slave~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|p3_master~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p3_master~0 .lut_mask = 16'h3030;
defparam \inst10|p3_master~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \inst10|p3_master (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst10|p3_master~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|p2_master~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p3_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p3_master .is_wysiwyg = "true";
defparam \inst10|p3_master .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \inst10|p3_slave (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|p3_master~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p3_slave~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p3_slave .is_wysiwyg = "true";
defparam \inst10|p3_slave .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cycloneive_lcell_comb \inst10|p4_master~0 (
// Equation(s):
// \inst10|p4_master~0_combout  = (!\reset~input_o  & \inst10|p3_slave~q )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inst10|p3_slave~q ),
	.cin(gnd),
	.combout(\inst10|p4_master~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|p4_master~0 .lut_mask = 16'h3300;
defparam \inst10|p4_master~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \inst10|p4_master (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst10|p4_master~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|p2_master~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|p4_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|p4_master .is_wysiwyg = "true";
defparam \inst10|p4_master .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X17_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF1F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hCCE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N8
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hC840;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEAEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hE000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hC0FF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hB3A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hB3A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 16'h030F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hB3A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08D8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .lut_mask = 16'hFF80;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~14_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 .lut_mask = 16'hFF20;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N21
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hF042;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hBCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y28_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hB8B8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \inst11|Equal6~1 (
// Equation(s):
// \inst11|Equal6~1_combout  = (\IR|q [15] & (\IR|q [14] & \IR|q [7]))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(gnd),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst11|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal6~1 .lut_mask = 16'h8800;
defparam \inst11|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \inst11|ALUOp[0]~3 (
// Equation(s):
// \inst11|ALUOp[0]~3_combout  = ((!\IR|q [14]) # (!\IR|q [4])) # (!\IR|q [15])

	.dataa(\IR|q [15]),
	.datab(\IR|q [4]),
	.datac(gnd),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst11|ALUOp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|ALUOp[0]~3 .lut_mask = 16'h77FF;
defparam \inst11|ALUOp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N15
cycloneive_io_ibuf \externalInput[15]~input (
	.i(externalInput[15]),
	.ibar(gnd),
	.o(\externalInput[15]~input_o ));
// synopsys translate_off
defparam \externalInput[15]~input .bus_hold = "false";
defparam \externalInput[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneive_lcell_comb \MDR|q~0 (
// Equation(s):
// \MDR|q~0_combout  = (\inst11|Equal8~0_combout  & ((\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\IR|q [4] & ((\externalInput[15]~input_o ))))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst11|Equal8~0_combout ),
	.datac(\IR|q [4]),
	.datad(\externalInput[15]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~0 .lut_mask = 16'hAEA2;
defparam \MDR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneive_lcell_comb \MDR|q[1]~1 (
// Equation(s):
// \MDR|q[1]~1_combout  = (\reset~input_o ) # ((\inst11|systemRunning~q  & \inst10|p4_slave~q ))

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(\inst10|p4_slave~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\MDR|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q[1]~1 .lut_mask = 16'hFFA0;
defparam \MDR|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N1
dffeas \MDR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[15] .is_wysiwyg = "true";
defparam \MDR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \inst11|regWrite~1 (
// Equation(s):
// \inst11|regWrite~1_combout  = (!\IR|q [12] & (!\IR|q [13] & (!\IR|q [11] & !\IR|q [14])))

	.dataa(\IR|q [12]),
	.datab(\IR|q [13]),
	.datac(\IR|q [11]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst11|regWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|regWrite~1 .lut_mask = 16'h0001;
defparam \inst11|regWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \inst11|ALUOp[1]~4 (
// Equation(s):
// \inst11|ALUOp[1]~4_combout  = (\IR|q [15] & ((\inst11|regWrite~1_combout ) # ((\IR|q [14] & \IR|q [5]))))

	.dataa(\inst11|regWrite~1_combout ),
	.datab(\IR|q [15]),
	.datac(\IR|q [14]),
	.datad(\IR|q [5]),
	.cin(gnd),
	.combout(\inst11|ALUOp[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|ALUOp[1]~4 .lut_mask = 16'hC888;
defparam \inst11|ALUOp[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~10 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~10_combout  = (\IR|q [5]) # ((!\IR|q [4] & \IR|q [6]))

	.dataa(\IR|q [4]),
	.datab(\IR|q [5]),
	.datac(\IR|q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~10 .lut_mask = 16'hDCDC;
defparam \multiplexer_DRSrc|out[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~102 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~102_combout  = (\IR|q [15] & ((\inst11|regWrite~1_combout ) # ((\multiplexer_DRSrc|out[13]~10_combout  & \IR|q [14]))))

	.dataa(\multiplexer_DRSrc|out[13]~10_combout ),
	.datab(\IR|q [15]),
	.datac(\IR|q [14]),
	.datad(\inst11|regWrite~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~102 .lut_mask = 16'hCC80;
defparam \multiplexer_DRSrc|out[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~11 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~11_combout  = (\inst11|ALUOp[1]~4_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout )) # (!\inst11|ALUOp[2]~2_combout ))) # (!\inst11|ALUOp[1]~4_combout  & (!\inst11|ALUOp[0]~3_combout  & 
// ((!\multiplexer_DRSrc|out[13]~102_combout ) # (!\inst11|ALUOp[2]~2_combout ))))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\inst11|ALUOp[2]~2_combout ),
	.datac(\multiplexer_DRSrc|out[13]~102_combout ),
	.datad(\inst11|ALUOp[0]~3_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~11 .lut_mask = 16'h2A3F;
defparam \multiplexer_DRSrc|out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneive_lcell_comb \inst18|pc_post[0]~0 (
// Equation(s):
// \inst18|pc_post[0]~0_combout  = \PC|q [0] $ (VCC)
// \inst18|pc_post[0]~1  = CARRY(\PC|q [0])

	.dataa(gnd),
	.datab(\PC|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|pc_post[0]~0_combout ),
	.cout(\inst18|pc_post[0]~1 ));
// synopsys translate_off
defparam \inst18|pc_post[0]~0 .lut_mask = 16'h33CC;
defparam \inst18|pc_post[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \inst18|pc_post[1]~2 (
// Equation(s):
// \inst18|pc_post[1]~2_combout  = (\PC|q [1] & (!\inst18|pc_post[0]~1 )) # (!\PC|q [1] & ((\inst18|pc_post[0]~1 ) # (GND)))
// \inst18|pc_post[1]~3  = CARRY((!\inst18|pc_post[0]~1 ) # (!\PC|q [1]))

	.dataa(\PC|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[0]~1 ),
	.combout(\inst18|pc_post[1]~2_combout ),
	.cout(\inst18|pc_post[1]~3 ));
// synopsys translate_off
defparam \inst18|pc_post[1]~2 .lut_mask = 16'h5A5F;
defparam \inst18|pc_post[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[8]~7 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[8]~7_combout  = (\IR|q [14] & ((\IR|q [15] & (\AR|q [8])) # (!\IR|q [15] & ((\IR|q [7]))))) # (!\IR|q [14] & (((\IR|q [7]))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\AR|q [8]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[8]~7 .lut_mask = 16'hF780;
defparam \multiplexer_ALUSrcAR|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \externalInput[8]~input (
	.i(externalInput[8]),
	.ibar(gnd),
	.o(\externalInput[8]~input_o ));
// synopsys translate_off
defparam \externalInput[8]~input .bus_hold = "false";
defparam \externalInput[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \MDR|q~8 (
// Equation(s):
// \MDR|q~8_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [8])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[8]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[8]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~8 .lut_mask = 16'hBA8A;
defparam \MDR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N1
dffeas \MDR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[8] .is_wysiwyg = "true";
defparam \MDR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneive_lcell_comb \multiplexer_memToReg|out[8]~7 (
// Equation(s):
// \multiplexer_memToReg|out[8]~7_combout  = (\inst11|memToReg~0_combout  & (\DR|q [8])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [8])))

	.dataa(\DR|q [8]),
	.datab(\MDR|q [8]),
	.datac(\inst11|memToReg~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[8]~7 .lut_mask = 16'hACAC;
defparam \multiplexer_memToReg|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneive_lcell_comb \PC|q~8 (
// Equation(s):
// \PC|q~8_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[8]~7_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[8]~16_combout ))

	.dataa(\inst18|pc_post[8]~16_combout ),
	.datab(\multiplexer_memToReg|out[8]~7_combout ),
	.datac(gnd),
	.datad(\inst11|branch~3_combout ),
	.cin(gnd),
	.combout(\PC|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~8 .lut_mask = 16'hCCAA;
defparam \PC|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneive_lcell_comb \PC|q[4]~1 (
// Equation(s):
// \PC|q[4]~1_combout  = (\reset~input_o ) # ((\inst11|systemRunning~q  & \inst10|p5_slave~q ))

	.dataa(\inst11|systemRunning~q ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inst10|p5_slave~q ),
	.cin(gnd),
	.combout(\PC|q[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[4]~1 .lut_mask = 16'hEECC;
defparam \PC|q[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N17
dffeas \PC|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[8] .is_wysiwyg = "true";
defparam \PC|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneive_lcell_comb \inst18|pc_post[2]~4 (
// Equation(s):
// \inst18|pc_post[2]~4_combout  = (\PC|q [2] & (\inst18|pc_post[1]~3  $ (GND))) # (!\PC|q [2] & (!\inst18|pc_post[1]~3  & VCC))
// \inst18|pc_post[2]~5  = CARRY((\PC|q [2] & !\inst18|pc_post[1]~3 ))

	.dataa(\PC|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[1]~3 ),
	.combout(\inst18|pc_post[2]~4_combout ),
	.cout(\inst18|pc_post[2]~5 ));
// synopsys translate_off
defparam \inst18|pc_post[2]~4 .lut_mask = 16'hA50A;
defparam \inst18|pc_post[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneive_lcell_comb \inst18|pc_post[3]~6 (
// Equation(s):
// \inst18|pc_post[3]~6_combout  = (\PC|q [3] & (!\inst18|pc_post[2]~5 )) # (!\PC|q [3] & ((\inst18|pc_post[2]~5 ) # (GND)))
// \inst18|pc_post[3]~7  = CARRY((!\inst18|pc_post[2]~5 ) # (!\PC|q [3]))

	.dataa(gnd),
	.datab(\PC|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[2]~5 ),
	.combout(\inst18|pc_post[3]~6_combout ),
	.cout(\inst18|pc_post[3]~7 ));
// synopsys translate_off
defparam \inst18|pc_post[3]~6 .lut_mask = 16'h3C3F;
defparam \inst18|pc_post[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneive_lcell_comb \multiplexer_addressSrc|out[3]~3 (
// Equation(s):
// \multiplexer_addressSrc|out[3]~3_combout  = (\inst10|p4_master~q  & ((\DR|q [3]))) # (!\inst10|p4_master~q  & (\PC|q [3]))

	.dataa(gnd),
	.datab(\inst10|p4_master~q ),
	.datac(\PC|q [3]),
	.datad(\DR|q [3]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[3]~3 .lut_mask = 16'hFC30;
defparam \multiplexer_addressSrc|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[4]~11 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[4]~11_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [4]))) # (!\IR|q [14] & (\IR|q [4])))) # (!\IR|q [15] & (\IR|q [4]))

	.dataa(\IR|q [4]),
	.datab(\AR|q [4]),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[4]~11 .lut_mask = 16'hCAAA;
defparam \multiplexer_ALUSrcAR|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N8
cycloneive_io_ibuf \externalInput[5]~input (
	.i(externalInput[5]),
	.ibar(gnd),
	.o(\externalInput[5]~input_o ));
// synopsys translate_off
defparam \externalInput[5]~input .bus_hold = "false";
defparam \externalInput[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
cycloneive_lcell_comb \MDR|q~11 (
// Equation(s):
// \MDR|q~11_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[5]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\IR|q [4]),
	.datab(\inst11|Equal8~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\externalInput[5]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~11 .lut_mask = 16'hF4B0;
defparam \MDR|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N3
dffeas \MDR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[5] .is_wysiwyg = "true";
defparam \MDR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
cycloneive_lcell_comb \inst13|r~18 (
// Equation(s):
// \inst13|r~18_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [5]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [5]))))

	.dataa(\MDR|q [5]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\reset~input_o ),
	.datad(\DR|q [5]),
	.cin(gnd),
	.combout(\inst13|r~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~18 .lut_mask = 16'h0E02;
defparam \inst13|r~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N24
cycloneive_lcell_comb \multiplexer_addressSrc|out[6]~6 (
// Equation(s):
// \multiplexer_addressSrc|out[6]~6_combout  = (\inst10|p4_master~q  & (\DR|q [6])) # (!\inst10|p4_master~q  & ((\PC|q [6])))

	.dataa(\DR|q [6]),
	.datab(gnd),
	.datac(\inst10|p4_master~q ),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[6]~6 .lut_mask = 16'hAFA0;
defparam \multiplexer_addressSrc|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneive_lcell_comb \multiplexer_addressSrc|out[8]~8 (
// Equation(s):
// \multiplexer_addressSrc|out[8]~8_combout  = (\inst10|p4_master~q  & ((\DR|q [8]))) # (!\inst10|p4_master~q  & (\PC|q [8]))

	.dataa(gnd),
	.datab(\PC|q [8]),
	.datac(\DR|q [8]),
	.datad(\inst10|p4_master~q ),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[8]~8 .lut_mask = 16'hF0CC;
defparam \multiplexer_addressSrc|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~18 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~18_combout  = (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[13]~14_combout  & !\inst11|Equal8~1_combout ))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[13]~14_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~18 .lut_mask = 16'h0404;
defparam \multiplexer_DRSrc|out[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N22
cycloneive_io_ibuf \externalInput[14]~input (
	.i(externalInput[14]),
	.ibar(gnd),
	.o(\externalInput[14]~input_o ));
// synopsys translate_off
defparam \externalInput[14]~input .bus_hold = "false";
defparam \externalInput[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cycloneive_lcell_comb \MDR|q~2 (
// Equation(s):
// \MDR|q~2_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[14]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]))))

	.dataa(\IR|q [4]),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[14]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~2 .lut_mask = 16'hDC8C;
defparam \MDR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N27
dffeas \MDR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[14] .is_wysiwyg = "true";
defparam \MDR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneive_lcell_comb \inst13|r~9 (
// Equation(s):
// \inst13|r~9_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [14])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [14])))))

	.dataa(\inst11|memToReg~0_combout ),
	.datab(\DR|q [14]),
	.datac(\reset~input_o ),
	.datad(\MDR|q [14]),
	.cin(gnd),
	.combout(\inst13|r~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~9 .lut_mask = 16'h0D08;
defparam \inst13|r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \multiplexer_regDst|out[2]~0 (
// Equation(s):
// \multiplexer_regDst|out[2]~0_combout  = (\IR|q [14] & (((\IR|q [10])))) # (!\IR|q [14] & ((\IR|q [15] & ((\IR|q [10]))) # (!\IR|q [15] & (\IR|q [13]))))

	.dataa(\IR|q [13]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[2]~0 .lut_mask = 16'hFE02;
defparam \multiplexer_regDst|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \inst11|regWrite~0 (
// Equation(s):
// \inst11|regWrite~0_combout  = (\IR|q [14] & ((!\IR|q [7]) # (!\IR|q [6])))

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(\IR|q [6]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst11|regWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|regWrite~0 .lut_mask = 16'h0CCC;
defparam \inst11|regWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \inst11|regWrite~2 (
// Equation(s):
// \inst11|regWrite~2_combout  = ((\IR|q [15] & ((\inst11|regWrite~0_combout ) # (\inst11|regWrite~1_combout )))) # (!\inst11|memToReg~0_combout )

	.dataa(\inst11|memToReg~0_combout ),
	.datab(\inst11|regWrite~0_combout ),
	.datac(\inst11|regWrite~1_combout ),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\inst11|regWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|regWrite~2 .lut_mask = 16'hFD55;
defparam \inst11|regWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneive_lcell_comb \inst13|Decoder0~5 (
// Equation(s):
// \inst13|Decoder0~5_combout  = (!\multiplexer_regDst|out[2]~0_combout  & (\inst11|regWrite~2_combout  & (\inst10|p5_slave~q  & \inst11|systemRunning~q )))

	.dataa(\multiplexer_regDst|out[2]~0_combout ),
	.datab(\inst11|regWrite~2_combout ),
	.datac(\inst10|p5_slave~q ),
	.datad(\inst11|systemRunning~q ),
	.cin(gnd),
	.combout(\inst13|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Decoder0~5 .lut_mask = 16'h4000;
defparam \inst13|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneive_lcell_comb \inst13|r[0][12]~7 (
// Equation(s):
// \inst13|r[0][12]~7_combout  = (\reset~input_o ) # ((!\multiplexer_regDst|out[0]~2_combout  & (!\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~5_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst13|r[0][12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[0][12]~7 .lut_mask = 16'hF1F0;
defparam \inst13|r[0][12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N3
dffeas \inst13|r[0][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][14] .is_wysiwyg = "true";
defparam \inst13|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneive_lcell_comb \inst13|r[1][13]~6 (
// Equation(s):
// \inst13|r[1][13]~6_combout  = (\reset~input_o ) # ((\multiplexer_regDst|out[0]~2_combout  & (!\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~5_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst13|r[1][13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[1][13]~6 .lut_mask = 16'hF2F0;
defparam \inst13|r[1][13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N5
dffeas \inst13|r[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][14] .is_wysiwyg = "true";
defparam \inst13|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
cycloneive_lcell_comb \inst13|Mux1~2 (
// Equation(s):
// \inst13|Mux1~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[1][14]~q ))) # (!\IR|q [11] & (\inst13|r[0][14]~q ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][14]~q ),
	.datac(\inst13|r[1][14]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~2 .lut_mask = 16'hFA44;
defparam \inst13|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cycloneive_lcell_comb \inst13|r[2][3]~5 (
// Equation(s):
// \inst13|r[2][3]~5_combout  = (\reset~input_o ) # ((!\multiplexer_regDst|out[0]~2_combout  & (\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~5_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst13|r[2][3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[2][3]~5 .lut_mask = 16'hF4F0;
defparam \inst13|r[2][3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \inst13|r[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][14] .is_wysiwyg = "true";
defparam \inst13|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N16
cycloneive_lcell_comb \inst13|r[3][14]~feeder (
// Equation(s):
// \inst13|r[3][14]~feeder_combout  = \inst13|r~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|r~9_combout ),
	.cin(gnd),
	.combout(\inst13|r[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][14]~feeder .lut_mask = 16'hFF00;
defparam \inst13|r[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cycloneive_lcell_comb \inst13|r[3][3]~8 (
// Equation(s):
// \inst13|r[3][3]~8_combout  = (\reset~input_o ) # ((\multiplexer_regDst|out[0]~2_combout  & (\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~5_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst13|r[3][3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][3]~8 .lut_mask = 16'hF8F0;
defparam \inst13|r[3][3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N17
dffeas \inst13|r[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][14] .is_wysiwyg = "true";
defparam \inst13|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
cycloneive_lcell_comb \inst13|Mux1~3 (
// Equation(s):
// \inst13|Mux1~3_combout  = (\IR|q [12] & ((\inst13|Mux1~2_combout  & ((\inst13|r[3][14]~q ))) # (!\inst13|Mux1~2_combout  & (\inst13|r[2][14]~q )))) # (!\IR|q [12] & (\inst13|Mux1~2_combout ))

	.dataa(\IR|q [12]),
	.datab(\inst13|Mux1~2_combout ),
	.datac(\inst13|r[2][14]~q ),
	.datad(\inst13|r[3][14]~q ),
	.cin(gnd),
	.combout(\inst13|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~3 .lut_mask = 16'hEC64;
defparam \inst13|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N15
dffeas \inst13|r[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][14] .is_wysiwyg = "true";
defparam \inst13|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneive_lcell_comb \inst13|Decoder0~4 (
// Equation(s):
// \inst13|Decoder0~4_combout  = (\inst11|systemRunning~q  & (\inst11|regWrite~2_combout  & (\multiplexer_regDst|out[2]~0_combout  & \inst10|p5_slave~q )))

	.dataa(\inst11|systemRunning~q ),
	.datab(\inst11|regWrite~2_combout ),
	.datac(\multiplexer_regDst|out[2]~0_combout ),
	.datad(\inst10|p5_slave~q ),
	.cin(gnd),
	.combout(\inst13|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Decoder0~4 .lut_mask = 16'h8000;
defparam \inst13|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cycloneive_lcell_comb \inst13|r[6][3]~2 (
// Equation(s):
// \inst13|r[6][3]~2_combout  = (\reset~input_o ) # ((!\multiplexer_regDst|out[0]~2_combout  & (\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~4_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst13|r[6][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[6][3]~2 .lut_mask = 16'hF4F0;
defparam \inst13|r[6][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N13
dffeas \inst13|r[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][14] .is_wysiwyg = "true";
defparam \inst13|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneive_lcell_comb \inst13|Mux1~0 (
// Equation(s):
// \inst13|Mux1~0_combout  = (\IR|q [12] & (((\inst13|r[6][14]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][14]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][14]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][14]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N21
dffeas \inst13|r[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][14] .is_wysiwyg = "true";
defparam \inst13|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cycloneive_lcell_comb \inst13|r[7][4]~4 (
// Equation(s):
// \inst13|r[7][4]~4_combout  = (\reset~input_o ) # ((\multiplexer_regDst|out[0]~2_combout  & (\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~4_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst13|r[7][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[7][4]~4 .lut_mask = 16'hF8F0;
defparam \inst13|r[7][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \inst13|r[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][14] .is_wysiwyg = "true";
defparam \inst13|r[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N20
cycloneive_lcell_comb \inst13|Mux1~1 (
// Equation(s):
// \inst13|Mux1~1_combout  = (\inst13|Mux1~0_combout  & (((\inst13|r[7][14]~q )) # (!\IR|q [11]))) # (!\inst13|Mux1~0_combout  & (\IR|q [11] & (\inst13|r[5][14]~q )))

	.dataa(\inst13|Mux1~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][14]~q ),
	.datad(\inst13|r[7][14]~q ),
	.cin(gnd),
	.combout(\inst13|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneive_lcell_comb \inst13|Mux1~4 (
// Equation(s):
// \inst13|Mux1~4_combout  = (\IR|q [13] & ((\inst13|Mux1~1_combout ))) # (!\IR|q [13] & (\inst13|Mux1~3_combout ))

	.dataa(\IR|q [13]),
	.datab(\inst13|Mux1~3_combout ),
	.datac(gnd),
	.datad(\inst13|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst13|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~4 .lut_mask = 16'hEE44;
defparam \inst13|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneive_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = (\inst10|p2_slave~q  & \inst11|systemRunning~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|p2_slave~q ),
	.datad(\inst11|systemRunning~q ),
	.cin(gnd),
	.combout(\inst14~combout ),
	.cout());
// synopsys translate_off
defparam inst14.lut_mask = 16'hF000;
defparam inst14.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \AR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[14] .is_wysiwyg = "true";
defparam \AR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[14]~1 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[14]~1_combout  = (\IR|q [15] & ((\IR|q [14] & (\AR|q [14])) # (!\IR|q [14] & ((\IR|q [7]))))) # (!\IR|q [15] & (((\IR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\AR|q [14]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[14]~1 .lut_mask = 16'hF780;
defparam \multiplexer_ALUSrcAR|out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N27
dffeas \inst13|r[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][13] .is_wysiwyg = "true";
defparam \inst13|r[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N9
dffeas \inst13|r[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][13] .is_wysiwyg = "true";
defparam \inst13|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \inst13|r[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][13] .is_wysiwyg = "true";
defparam \inst13|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneive_lcell_comb \inst13|Mux2~0 (
// Equation(s):
// \inst13|Mux2~0_combout  = (\IR|q [12] & (((\inst13|r[6][13]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][13]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][13]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][13]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N8
cycloneive_lcell_comb \inst13|Mux2~1 (
// Equation(s):
// \inst13|Mux2~1_combout  = (\IR|q [11] & ((\inst13|Mux2~0_combout  & (\inst13|r[7][13]~q )) # (!\inst13|Mux2~0_combout  & ((\inst13|r[5][13]~q ))))) # (!\IR|q [11] & (((\inst13|Mux2~0_combout ))))

	.dataa(\inst13|r[7][13]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][13]~q ),
	.datad(\inst13|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~1 .lut_mask = 16'hBBC0;
defparam \inst13|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \inst13|r[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][13] .is_wysiwyg = "true";
defparam \inst13|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \inst13|r[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][13] .is_wysiwyg = "true";
defparam \inst13|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N31
dffeas \inst13|r[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][13] .is_wysiwyg = "true";
defparam \inst13|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N19
dffeas \inst13|r[0][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][13] .is_wysiwyg = "true";
defparam \inst13|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneive_lcell_comb \inst13|Mux2~2 (
// Equation(s):
// \inst13|Mux2~2_combout  = (\IR|q [11] & ((\inst13|r[1][13]~q ) # ((\IR|q [12])))) # (!\IR|q [11] & (((!\IR|q [12] & \inst13|r[0][13]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[1][13]~q ),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][13]~q ),
	.cin(gnd),
	.combout(\inst13|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~2 .lut_mask = 16'hADA8;
defparam \inst13|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneive_lcell_comb \inst13|Mux2~3 (
// Equation(s):
// \inst13|Mux2~3_combout  = (\IR|q [12] & ((\inst13|Mux2~2_combout  & (\inst13|r[3][13]~q )) # (!\inst13|Mux2~2_combout  & ((\inst13|r[2][13]~q ))))) # (!\IR|q [12] & (((\inst13|Mux2~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][13]~q ),
	.datac(\inst13|r[2][13]~q ),
	.datad(\inst13|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cycloneive_lcell_comb \inst13|Mux2~4 (
// Equation(s):
// \inst13|Mux2~4_combout  = (\IR|q [13] & (\inst13|Mux2~1_combout )) # (!\IR|q [13] & ((\inst13|Mux2~3_combout )))

	.dataa(\inst13|Mux2~1_combout ),
	.datab(gnd),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~4 .lut_mask = 16'hAFA0;
defparam \inst13|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N27
dffeas \AR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[13] .is_wysiwyg = "true";
defparam \AR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[13]~2 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[13]~2_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [13]))) # (!\IR|q [14] & (\IR|q [7])))) # (!\IR|q [15] & (\IR|q [7]))

	.dataa(\IR|q [15]),
	.datab(\IR|q [7]),
	.datac(\AR|q [13]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[13]~2 .lut_mask = 16'hE4CC;
defparam \multiplexer_ALUSrcAR|out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \externalInput[9]~input (
	.i(externalInput[9]),
	.ibar(gnd),
	.o(\externalInput[9]~input_o ));
// synopsys translate_off
defparam \externalInput[9]~input .bus_hold = "false";
defparam \externalInput[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneive_lcell_comb \MDR|q~7 (
// Equation(s):
// \MDR|q~7_combout  = (\inst11|Equal8~0_combout  & ((\IR|q [4] & ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]))) # (!\IR|q [4] & (\externalInput[9]~input_o )))) # (!\inst11|Equal8~0_combout  & 
// (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]))))

	.dataa(\externalInput[9]~input_o ),
	.datab(\inst11|Equal8~0_combout ),
	.datac(\IR|q [4]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\MDR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~7 .lut_mask = 16'hFB08;
defparam \MDR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N5
dffeas \MDR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[9] .is_wysiwyg = "true";
defparam \MDR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cycloneive_lcell_comb \inst13|r~14 (
// Equation(s):
// \inst13|r~14_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [9]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [9]))))

	.dataa(\inst11|memToReg~0_combout ),
	.datab(\MDR|q [9]),
	.datac(\reset~input_o ),
	.datad(\DR|q [9]),
	.cin(gnd),
	.combout(\inst13|r~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~14 .lut_mask = 16'h0E04;
defparam \inst13|r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \inst13|r[0][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][9] .is_wysiwyg = "true";
defparam \inst13|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \inst13|r[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][9] .is_wysiwyg = "true";
defparam \inst13|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
cycloneive_lcell_comb \inst13|Mux22~2 (
// Equation(s):
// \inst13|Mux22~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][9]~q ))) # (!\IR|q [9] & (\inst13|r[0][9]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][9]~q ),
	.datad(\inst13|r[2][9]~q ),
	.cin(gnd),
	.combout(\inst13|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux22~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \inst13|r[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][9] .is_wysiwyg = "true";
defparam \inst13|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \inst13|r[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][9] .is_wysiwyg = "true";
defparam \inst13|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cycloneive_lcell_comb \inst13|Mux22~3 (
// Equation(s):
// \inst13|Mux22~3_combout  = (\IR|q [8] & ((\inst13|Mux22~2_combout  & ((\inst13|r[3][9]~q ))) # (!\inst13|Mux22~2_combout  & (\inst13|r[1][9]~q )))) # (!\IR|q [8] & (\inst13|Mux22~2_combout ))

	.dataa(\IR|q [8]),
	.datab(\inst13|Mux22~2_combout ),
	.datac(\inst13|r[1][9]~q ),
	.datad(\inst13|r[3][9]~q ),
	.cin(gnd),
	.combout(\inst13|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux22~3 .lut_mask = 16'hEC64;
defparam \inst13|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \inst13|r[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][9] .is_wysiwyg = "true";
defparam \inst13|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \inst13|r[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][9] .is_wysiwyg = "true";
defparam \inst13|r[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \inst13|r[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][9] .is_wysiwyg = "true";
defparam \inst13|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \inst13|r[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][9] .is_wysiwyg = "true";
defparam \inst13|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneive_lcell_comb \inst13|Mux22~0 (
// Equation(s):
// \inst13|Mux22~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][9]~q )) # (!\IR|q [8] & ((\inst13|r[4][9]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][9]~q ),
	.datac(\inst13|r[4][9]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux22~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N18
cycloneive_lcell_comb \inst13|Mux22~1 (
// Equation(s):
// \inst13|Mux22~1_combout  = (\IR|q [9] & ((\inst13|Mux22~0_combout  & ((\inst13|r[7][9]~q ))) # (!\inst13|Mux22~0_combout  & (\inst13|r[6][9]~q )))) # (!\IR|q [9] & (((\inst13|Mux22~0_combout ))))

	.dataa(\inst13|r[6][9]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][9]~q ),
	.datad(\inst13|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux22~1 .lut_mask = 16'hF388;
defparam \inst13|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \inst13|Mux22~4 (
// Equation(s):
// \inst13|Mux22~4_combout  = (\IR|q [10] & ((\inst13|Mux22~1_combout ))) # (!\IR|q [10] & (\inst13|Mux22~3_combout ))

	.dataa(\inst13|Mux22~3_combout ),
	.datab(\inst13|Mux22~1_combout ),
	.datac(gnd),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux22~4 .lut_mask = 16'hCCAA;
defparam \inst13|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N15
dffeas \BR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[9] .is_wysiwyg = "true";
defparam \BR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneive_lcell_comb \multiplexer_memToReg|out[9]~6 (
// Equation(s):
// \multiplexer_memToReg|out[9]~6_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [9]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [9]))

	.dataa(\inst11|memToReg~0_combout ),
	.datab(gnd),
	.datac(\MDR|q [9]),
	.datad(\DR|q [9]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[9]~6 .lut_mask = 16'hFA50;
defparam \multiplexer_memToReg|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \PC|q~7 (
// Equation(s):
// \PC|q~7_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[9]~6_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[9]~18_combout ))

	.dataa(\inst18|pc_post[9]~18_combout ),
	.datab(gnd),
	.datac(\inst11|branch~3_combout ),
	.datad(\multiplexer_memToReg|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PC|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~7 .lut_mask = 16'hFA0A;
defparam \PC|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \PC|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[9] .is_wysiwyg = "true";
defparam \PC|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \inst18|pc_post[8]~16 (
// Equation(s):
// \inst18|pc_post[8]~16_combout  = (\PC|q [8] & (\inst18|pc_post[7]~15  $ (GND))) # (!\PC|q [8] & (!\inst18|pc_post[7]~15  & VCC))
// \inst18|pc_post[8]~17  = CARRY((\PC|q [8] & !\inst18|pc_post[7]~15 ))

	.dataa(\PC|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[7]~15 ),
	.combout(\inst18|pc_post[8]~16_combout ),
	.cout(\inst18|pc_post[8]~17 ));
// synopsys translate_off
defparam \inst18|pc_post[8]~16 .lut_mask = 16'hA50A;
defparam \inst18|pc_post[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneive_lcell_comb \inst18|pc_post[9]~18 (
// Equation(s):
// \inst18|pc_post[9]~18_combout  = (\PC|q [9] & (!\inst18|pc_post[8]~17 )) # (!\PC|q [9] & ((\inst18|pc_post[8]~17 ) # (GND)))
// \inst18|pc_post[9]~19  = CARRY((!\inst18|pc_post[8]~17 ) # (!\PC|q [9]))

	.dataa(\PC|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[8]~17 ),
	.combout(\inst18|pc_post[9]~18_combout ),
	.cout(\inst18|pc_post[9]~19 ));
// synopsys translate_off
defparam \inst18|pc_post[9]~18 .lut_mask = 16'h5A5F;
defparam \inst18|pc_post[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[9]~6 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[9]~6_combout  = (\IR|q [14] & (\BR|q [9])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[9]~18_combout ))) # (!\IR|q [15] & (\BR|q [9]))))

	.dataa(\BR|q [9]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[9]~18_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[9]~6 .lut_mask = 16'hBA8A;
defparam \multiplexer_ALUSrcBR|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \externalInput[10]~input (
	.i(externalInput[10]),
	.ibar(gnd),
	.o(\externalInput[10]~input_o ));
// synopsys translate_off
defparam \externalInput[10]~input .bus_hold = "false";
defparam \externalInput[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \MDR|q~6 (
// Equation(s):
// \MDR|q~6_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [10])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & (\externalInput[10]~input_o )) # (!\inst11|Equal8~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [10])))))

	.dataa(\externalInput[10]~input_o ),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\MDR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~6 .lut_mask = 16'hEF20;
defparam \MDR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \MDR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[10] .is_wysiwyg = "true";
defparam \MDR|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N3
dffeas \inst13|r[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][6] .is_wysiwyg = "true";
defparam \inst13|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N23
dffeas \inst13|r[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][6] .is_wysiwyg = "true";
defparam \inst13|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N3
dffeas \inst13|r[0][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][6] .is_wysiwyg = "true";
defparam \inst13|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cycloneive_lcell_comb \inst13|Mux25~2 (
// Equation(s):
// \inst13|Mux25~2_combout  = (\IR|q [9] & ((\inst13|r[2][6]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][6]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][6]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][6]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux25~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N17
dffeas \inst13|r[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][6] .is_wysiwyg = "true";
defparam \inst13|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cycloneive_lcell_comb \inst13|Mux25~3 (
// Equation(s):
// \inst13|Mux25~3_combout  = (\inst13|Mux25~2_combout  & ((\inst13|r[3][6]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux25~2_combout  & (((\inst13|r[1][6]~q  & \IR|q [8]))))

	.dataa(\inst13|r[3][6]~q ),
	.datab(\inst13|Mux25~2_combout ),
	.datac(\inst13|r[1][6]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux25~3 .lut_mask = 16'hB8CC;
defparam \inst13|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N31
dffeas \inst13|r[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][6] .is_wysiwyg = "true";
defparam \inst13|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \inst13|r[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][6] .is_wysiwyg = "true";
defparam \inst13|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \inst13|r[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][6] .is_wysiwyg = "true";
defparam \inst13|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneive_lcell_comb \inst13|Mux25~0 (
// Equation(s):
// \inst13|Mux25~0_combout  = (\IR|q [8] & ((\inst13|r[5][6]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][6]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][6]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][6]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux25~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneive_lcell_comb \inst13|Mux25~1 (
// Equation(s):
// \inst13|Mux25~1_combout  = (\IR|q [9] & ((\inst13|Mux25~0_combout  & ((\inst13|r[7][6]~q ))) # (!\inst13|Mux25~0_combout  & (\inst13|r[6][6]~q )))) # (!\IR|q [9] & (((\inst13|Mux25~0_combout ))))

	.dataa(\inst13|r[6][6]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][6]~q ),
	.datad(\inst13|Mux25~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux25~1 .lut_mask = 16'hF388;
defparam \inst13|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \inst13|Mux25~4 (
// Equation(s):
// \inst13|Mux25~4_combout  = (\IR|q [10] & ((\inst13|Mux25~1_combout ))) # (!\IR|q [10] & (\inst13|Mux25~3_combout ))

	.dataa(gnd),
	.datab(\inst13|Mux25~3_combout ),
	.datac(\inst13|Mux25~1_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux25~4 .lut_mask = 16'hF0CC;
defparam \inst13|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \BR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[6] .is_wysiwyg = "true";
defparam \BR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[6]~9 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[6]~9_combout  = (\IR|q [14] & (\BR|q [6])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[6]~12_combout ))) # (!\IR|q [15] & (\BR|q [6]))))

	.dataa(\BR|q [6]),
	.datab(\IR|q [14]),
	.datac(\inst18|pc_post[6]~12_combout ),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[6]~9 .lut_mask = 16'hB8AA;
defparam \multiplexer_ALUSrcBR|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \inst13|r[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][5] .is_wysiwyg = "true";
defparam \inst13|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \inst13|r[0][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][5] .is_wysiwyg = "true";
defparam \inst13|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cycloneive_lcell_comb \inst13|Mux26~2 (
// Equation(s):
// \inst13|Mux26~2_combout  = (\IR|q [9] & ((\inst13|r[2][5]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][5]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][5]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][5]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux26~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \inst13|r[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][5] .is_wysiwyg = "true";
defparam \inst13|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N21
dffeas \inst13|r[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][5] .is_wysiwyg = "true";
defparam \inst13|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cycloneive_lcell_comb \inst13|Mux26~3 (
// Equation(s):
// \inst13|Mux26~3_combout  = (\inst13|Mux26~2_combout  & ((\inst13|r[3][5]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux26~2_combout  & (((\inst13|r[1][5]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux26~2_combout ),
	.datab(\inst13|r[3][5]~q ),
	.datac(\inst13|r[1][5]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux26~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N1
dffeas \inst13|r[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][5] .is_wysiwyg = "true";
defparam \inst13|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \inst13|Mux26~0 (
// Equation(s):
// \inst13|Mux26~0_combout  = (\IR|q [8] & ((\inst13|r[5][5]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][5]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][5]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][5]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux26~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N5
dffeas \inst13|r[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][5] .is_wysiwyg = "true";
defparam \inst13|r[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N11
dffeas \inst13|r[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][5] .is_wysiwyg = "true";
defparam \inst13|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneive_lcell_comb \inst13|Mux26~1 (
// Equation(s):
// \inst13|Mux26~1_combout  = (\inst13|Mux26~0_combout  & (((\inst13|r[7][5]~q )) # (!\IR|q [9]))) # (!\inst13|Mux26~0_combout  & (\IR|q [9] & ((\inst13|r[6][5]~q ))))

	.dataa(\inst13|Mux26~0_combout ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][5]~q ),
	.datad(\inst13|r[6][5]~q ),
	.cin(gnd),
	.combout(\inst13|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux26~1 .lut_mask = 16'hE6A2;
defparam \inst13|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N22
cycloneive_lcell_comb \inst13|Mux26~4 (
// Equation(s):
// \inst13|Mux26~4_combout  = (\IR|q [10] & ((\inst13|Mux26~1_combout ))) # (!\IR|q [10] & (\inst13|Mux26~3_combout ))

	.dataa(\inst13|Mux26~3_combout ),
	.datab(\inst13|Mux26~1_combout ),
	.datac(gnd),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux26~4 .lut_mask = 16'hCCAA;
defparam \inst13|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N23
dffeas \BR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[5] .is_wysiwyg = "true";
defparam \BR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[5]~10 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[5]~10_combout  = (\IR|q [14] & (((\BR|q [5])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[5]~10_combout )) # (!\IR|q [15] & ((\BR|q [5])))))

	.dataa(\inst18|pc_post[5]~10_combout ),
	.datab(\IR|q [14]),
	.datac(\BR|q [5]),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[5]~10 .lut_mask = 16'hE2F0;
defparam \multiplexer_ALUSrcBR|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \inst21|ShiftLeft0~36 (
// Equation(s):
// \inst21|ShiftLeft0~36_combout  = (\IR|q [0] & (((\multiplexer_ALUSrcBR|out[5]~10_combout ) # (\IR|q [1])))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[6]~9_combout  & ((!\IR|q [1]))))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~36 .lut_mask = 16'hAAE4;
defparam \inst21|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneive_io_ibuf \externalInput[3]~input (
	.i(externalInput[3]),
	.ibar(gnd),
	.o(\externalInput[3]~input_o ));
// synopsys translate_off
defparam \externalInput[3]~input .bus_hold = "false";
defparam \externalInput[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \MDR|q~13 (
// Equation(s):
// \MDR|q~13_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[3]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[3]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~13 .lut_mask = 16'hBA8A;
defparam \MDR|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \MDR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[3] .is_wysiwyg = "true";
defparam \MDR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneive_lcell_comb \inst13|r~20 (
// Equation(s):
// \inst13|r~20_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [3])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [3])))))

	.dataa(\DR|q [3]),
	.datab(\reset~input_o ),
	.datac(\inst11|memToReg~0_combout ),
	.datad(\MDR|q [3]),
	.cin(gnd),
	.combout(\inst13|r~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~20 .lut_mask = 16'h2320;
defparam \inst13|r~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N3
dffeas \inst13|r[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][3] .is_wysiwyg = "true";
defparam \inst13|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N29
dffeas \inst13|r[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][3] .is_wysiwyg = "true";
defparam \inst13|r[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \inst13|r[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][3] .is_wysiwyg = "true";
defparam \inst13|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \inst13|r[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][3] .is_wysiwyg = "true";
defparam \inst13|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \inst13|Mux28~0 (
// Equation(s):
// \inst13|Mux28~0_combout  = (\IR|q [8] & ((\inst13|r[5][3]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][3]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][3]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][3]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux28~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneive_lcell_comb \inst13|Mux28~1 (
// Equation(s):
// \inst13|Mux28~1_combout  = (\IR|q [9] & ((\inst13|Mux28~0_combout  & ((\inst13|r[7][3]~q ))) # (!\inst13|Mux28~0_combout  & (\inst13|r[6][3]~q )))) # (!\IR|q [9] & (((\inst13|Mux28~0_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[6][3]~q ),
	.datac(\inst13|r[7][3]~q ),
	.datad(\inst13|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux28~1 .lut_mask = 16'hF588;
defparam \inst13|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \inst13|r[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][3] .is_wysiwyg = "true";
defparam \inst13|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N15
dffeas \inst13|r[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][3] .is_wysiwyg = "true";
defparam \inst13|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \inst13|r[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][3] .is_wysiwyg = "true";
defparam \inst13|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \inst13|r[0][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][3] .is_wysiwyg = "true";
defparam \inst13|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneive_lcell_comb \inst13|Mux28~2 (
// Equation(s):
// \inst13|Mux28~2_combout  = (\IR|q [9] & ((\inst13|r[2][3]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][3]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][3]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][3]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux28~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cycloneive_lcell_comb \inst13|Mux28~3 (
// Equation(s):
// \inst13|Mux28~3_combout  = (\IR|q [8] & ((\inst13|Mux28~2_combout  & (\inst13|r[3][3]~q )) # (!\inst13|Mux28~2_combout  & ((\inst13|r[1][3]~q ))))) # (!\IR|q [8] & (((\inst13|Mux28~2_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[3][3]~q ),
	.datac(\inst13|r[1][3]~q ),
	.datad(\inst13|Mux28~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux28~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cycloneive_lcell_comb \inst13|Mux28~4 (
// Equation(s):
// \inst13|Mux28~4_combout  = (\IR|q [10] & (\inst13|Mux28~1_combout )) # (!\IR|q [10] & ((\inst13|Mux28~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux28~1_combout ),
	.datac(\inst13|Mux28~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux28~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N19
dffeas \BR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[3] .is_wysiwyg = "true";
defparam \BR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[3]~12 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[3]~12_combout  = (\IR|q [14] & (\BR|q [3])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[3]~6_combout ))) # (!\IR|q [15] & (\BR|q [3]))))

	.dataa(\BR|q [3]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[3]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[3]~12 .lut_mask = 16'hBA8A;
defparam \multiplexer_ALUSrcBR|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \inst21|ShiftLeft0~37 (
// Equation(s):
// \inst21|ShiftLeft0~37_combout  = (\IR|q [1] & ((\inst21|ShiftLeft0~36_combout  & (\multiplexer_ALUSrcBR|out[3]~12_combout )) # (!\inst21|ShiftLeft0~36_combout  & ((\multiplexer_ALUSrcBR|out[4]~11_combout ))))) # (!\IR|q [1] & 
// (\inst21|ShiftLeft0~36_combout ))

	.dataa(\IR|q [1]),
	.datab(\inst21|ShiftLeft0~36_combout ),
	.datac(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datad(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~37 .lut_mask = 16'hE6C4;
defparam \inst21|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \inst21|ShiftLeft1~28 (
// Equation(s):
// \inst21|ShiftLeft1~28_combout  = (\IR|q [2] & !\IR|q [3])

	.dataa(\IR|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~28 .lut_mask = 16'h00AA;
defparam \inst21|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \inst21|Equal4~0 (
// Equation(s):
// \inst21|Equal4~0_combout  = (!\IR|q [2] & !\IR|q [3])

	.dataa(gnd),
	.datab(\IR|q [2]),
	.datac(\IR|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal4~0 .lut_mask = 16'h0303;
defparam \inst21|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \externalInput[7]~input (
	.i(externalInput[7]),
	.ibar(gnd),
	.o(\externalInput[7]~input_o ));
// synopsys translate_off
defparam \externalInput[7]~input .bus_hold = "false";
defparam \externalInput[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneive_lcell_comb \MDR|q~9 (
// Equation(s):
// \MDR|q~9_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[7]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]))))

	.dataa(\IR|q [4]),
	.datab(\inst11|Equal8~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\externalInput[7]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~9 .lut_mask = 16'hF4B0;
defparam \MDR|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \MDR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[7] .is_wysiwyg = "true";
defparam \MDR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneive_lcell_comb \inst13|r~16 (
// Equation(s):
// \inst13|r~16_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [7])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [7])))))

	.dataa(\DR|q [7]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [7]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst13|r~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~16 .lut_mask = 16'h00B8;
defparam \inst13|r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N3
dffeas \inst13|r[0][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][7] .is_wysiwyg = "true";
defparam \inst13|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \inst13|r[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][7] .is_wysiwyg = "true";
defparam \inst13|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneive_lcell_comb \inst13|Mux24~2 (
// Equation(s):
// \inst13|Mux24~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][7]~q ))) # (!\IR|q [9] & (\inst13|r[0][7]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][7]~q ),
	.datad(\inst13|r[2][7]~q ),
	.cin(gnd),
	.combout(\inst13|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux24~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \inst13|r[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][7] .is_wysiwyg = "true";
defparam \inst13|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N13
dffeas \inst13|r[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][7] .is_wysiwyg = "true";
defparam \inst13|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N12
cycloneive_lcell_comb \inst13|Mux24~3 (
// Equation(s):
// \inst13|Mux24~3_combout  = (\inst13|Mux24~2_combout  & ((\inst13|r[3][7]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux24~2_combout  & (((\inst13|r[1][7]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux24~2_combout ),
	.datab(\inst13|r[3][7]~q ),
	.datac(\inst13|r[1][7]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux24~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N27
dffeas \inst13|r[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][7] .is_wysiwyg = "true";
defparam \inst13|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \inst13|r[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][7] .is_wysiwyg = "true";
defparam \inst13|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \inst13|r[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][7] .is_wysiwyg = "true";
defparam \inst13|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \inst13|Mux24~0 (
// Equation(s):
// \inst13|Mux24~0_combout  = (\IR|q [8] & ((\inst13|r[5][7]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][7]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][7]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][7]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux24~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N13
dffeas \inst13|r[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][7] .is_wysiwyg = "true";
defparam \inst13|r[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneive_lcell_comb \inst13|Mux24~1 (
// Equation(s):
// \inst13|Mux24~1_combout  = (\inst13|Mux24~0_combout  & (((\inst13|r[7][7]~q ) # (!\IR|q [9])))) # (!\inst13|Mux24~0_combout  & (\inst13|r[6][7]~q  & ((\IR|q [9]))))

	.dataa(\inst13|r[6][7]~q ),
	.datab(\inst13|Mux24~0_combout ),
	.datac(\inst13|r[7][7]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux24~1 .lut_mask = 16'hE2CC;
defparam \inst13|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cycloneive_lcell_comb \inst13|Mux24~4 (
// Equation(s):
// \inst13|Mux24~4_combout  = (\IR|q [10] & ((\inst13|Mux24~1_combout ))) # (!\IR|q [10] & (\inst13|Mux24~3_combout ))

	.dataa(\inst13|Mux24~3_combout ),
	.datab(gnd),
	.datac(\inst13|Mux24~1_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux24~4 .lut_mask = 16'hF0AA;
defparam \inst13|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N5
dffeas \BR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[7] .is_wysiwyg = "true";
defparam \BR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[7]~8 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[7]~8_combout  = (\IR|q [15] & ((\IR|q [14] & ((\BR|q [7]))) # (!\IR|q [14] & (\inst18|pc_post[7]~14_combout )))) # (!\IR|q [15] & (((\BR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\inst18|pc_post[7]~14_combout ),
	.datad(\BR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[7]~8 .lut_mask = 16'hFD20;
defparam \multiplexer_ALUSrcBR|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \inst21|ShiftLeft0~31 (
// Equation(s):
// \inst21|ShiftLeft0~31_combout  = (\IR|q [1] & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[7]~8_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[8]~7_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datab(\IR|q [0]),
	.datac(\IR|q [1]),
	.datad(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~31 .lut_mask = 16'hE020;
defparam \inst21|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneive_lcell_comb \inst18|pc_post[10]~20 (
// Equation(s):
// \inst18|pc_post[10]~20_combout  = (\PC|q [10] & (\inst18|pc_post[9]~19  $ (GND))) # (!\PC|q [10] & (!\inst18|pc_post[9]~19  & VCC))
// \inst18|pc_post[10]~21  = CARRY((\PC|q [10] & !\inst18|pc_post[9]~19 ))

	.dataa(gnd),
	.datab(\PC|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[9]~19 ),
	.combout(\inst18|pc_post[10]~20_combout ),
	.cout(\inst18|pc_post[10]~21 ));
// synopsys translate_off
defparam \inst18|pc_post[10]~20 .lut_mask = 16'hC30C;
defparam \inst18|pc_post[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneive_lcell_comb \inst13|r~13 (
// Equation(s):
// \inst13|r~13_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [10]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [10]))))

	.dataa(\reset~input_o ),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [10]),
	.datad(\DR|q [10]),
	.cin(gnd),
	.combout(\inst13|r~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~13 .lut_mask = 16'h5410;
defparam \inst13|r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \inst13|r[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][10] .is_wysiwyg = "true";
defparam \inst13|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N5
dffeas \inst13|r[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][10] .is_wysiwyg = "true";
defparam \inst13|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cycloneive_lcell_comb \inst13|Mux21~0 (
// Equation(s):
// \inst13|Mux21~0_combout  = (\IR|q [9] & (\IR|q [8])) # (!\IR|q [9] & ((\IR|q [8] & ((\inst13|r[5][10]~q ))) # (!\IR|q [8] & (\inst13|r[4][10]~q ))))

	.dataa(\IR|q [9]),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][10]~q ),
	.datad(\inst13|r[5][10]~q ),
	.cin(gnd),
	.combout(\inst13|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux21~0 .lut_mask = 16'hDC98;
defparam \inst13|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \inst13|r[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][10] .is_wysiwyg = "true";
defparam \inst13|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N15
dffeas \inst13|r[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][10] .is_wysiwyg = "true";
defparam \inst13|r[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N14
cycloneive_lcell_comb \inst13|Mux21~1 (
// Equation(s):
// \inst13|Mux21~1_combout  = (\inst13|Mux21~0_combout  & (((\inst13|r[7][10]~q ) # (!\IR|q [9])))) # (!\inst13|Mux21~0_combout  & (\inst13|r[6][10]~q  & ((\IR|q [9]))))

	.dataa(\inst13|Mux21~0_combout ),
	.datab(\inst13|r[6][10]~q ),
	.datac(\inst13|r[7][10]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux21~1 .lut_mask = 16'hE4AA;
defparam \inst13|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \inst13|r[0][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][10] .is_wysiwyg = "true";
defparam \inst13|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \inst13|r[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][10] .is_wysiwyg = "true";
defparam \inst13|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cycloneive_lcell_comb \inst13|Mux21~2 (
// Equation(s):
// \inst13|Mux21~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][10]~q ))) # (!\IR|q [9] & (\inst13|r[0][10]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][10]~q ),
	.datad(\inst13|r[2][10]~q ),
	.cin(gnd),
	.combout(\inst13|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux21~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneive_lcell_comb \inst13|r[3][10]~feeder (
// Equation(s):
// \inst13|r[3][10]~feeder_combout  = \inst13|r~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|r~13_combout ),
	.cin(gnd),
	.combout(\inst13|r[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[3][10]~feeder .lut_mask = 16'hFF00;
defparam \inst13|r[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \inst13|r[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][10] .is_wysiwyg = "true";
defparam \inst13|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N15
dffeas \inst13|r[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][10] .is_wysiwyg = "true";
defparam \inst13|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N14
cycloneive_lcell_comb \inst13|Mux21~3 (
// Equation(s):
// \inst13|Mux21~3_combout  = (\inst13|Mux21~2_combout  & ((\inst13|r[3][10]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux21~2_combout  & (((\inst13|r[1][10]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux21~2_combout ),
	.datab(\inst13|r[3][10]~q ),
	.datac(\inst13|r[1][10]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux21~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N14
cycloneive_lcell_comb \inst13|Mux21~4 (
// Equation(s):
// \inst13|Mux21~4_combout  = (\IR|q [10] & (\inst13|Mux21~1_combout )) # (!\IR|q [10] & ((\inst13|Mux21~3_combout )))

	.dataa(\inst13|Mux21~1_combout ),
	.datab(\inst13|Mux21~3_combout ),
	.datac(\IR|q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux21~4 .lut_mask = 16'hACAC;
defparam \inst13|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N15
dffeas \BR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[10] .is_wysiwyg = "true";
defparam \BR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[10]~5 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[10]~5_combout  = (\IR|q [14] & (((\BR|q [10])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[10]~20_combout )) # (!\IR|q [15] & ((\BR|q [10])))))

	.dataa(\IR|q [14]),
	.datab(\inst18|pc_post[10]~20_combout ),
	.datac(\IR|q [15]),
	.datad(\BR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[10]~5 .lut_mask = 16'hEF40;
defparam \multiplexer_ALUSrcBR|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \inst21|ShiftLeft0~30 (
// Equation(s):
// \inst21|ShiftLeft0~30_combout  = (!\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[9]~6_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[10]~5_combout )))))

	.dataa(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~30 .lut_mask = 16'h0A0C;
defparam \inst21|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \inst21|ShiftLeft0~32 (
// Equation(s):
// \inst21|ShiftLeft0~32_combout  = (\inst21|ShiftLeft0~31_combout ) # (\inst21|ShiftLeft0~30_combout )

	.dataa(\inst21|ShiftLeft0~31_combout ),
	.datab(gnd),
	.datac(\inst21|ShiftLeft0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~32 .lut_mask = 16'hFAFA;
defparam \inst21|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \inst21|ShiftLeft1~47 (
// Equation(s):
// \inst21|ShiftLeft1~47_combout  = (\inst21|ShiftLeft0~37_combout  & (!\inst21|ShiftLeft1~28_combout  & ((!\inst21|ShiftLeft0~32_combout ) # (!\inst21|Equal4~0_combout )))) # (!\inst21|ShiftLeft0~37_combout  & (((!\inst21|ShiftLeft0~32_combout ) # 
// (!\inst21|Equal4~0_combout ))))

	.dataa(\inst21|ShiftLeft0~37_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~47 .lut_mask = 16'h0777;
defparam \inst21|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
cycloneive_io_ibuf \externalInput[2]~input (
	.i(externalInput[2]),
	.ibar(gnd),
	.o(\externalInput[2]~input_o ));
// synopsys translate_off
defparam \externalInput[2]~input .bus_hold = "false";
defparam \externalInput[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \MDR|q~14 (
// Equation(s):
// \MDR|q~14_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[2]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[2]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~14 .lut_mask = 16'hBA8A;
defparam \MDR|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N31
dffeas \MDR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[2] .is_wysiwyg = "true";
defparam \MDR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneive_lcell_comb \inst13|r~21 (
// Equation(s):
// \inst13|r~21_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [2])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [2])))))

	.dataa(\reset~input_o ),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [2]),
	.datad(\MDR|q [2]),
	.cin(gnd),
	.combout(\inst13|r~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~21 .lut_mask = 16'h5140;
defparam \inst13|r~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N23
dffeas \inst13|r[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][2] .is_wysiwyg = "true";
defparam \inst13|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \inst13|r[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][2] .is_wysiwyg = "true";
defparam \inst13|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \inst13|Mux29~0 (
// Equation(s):
// \inst13|Mux29~0_combout  = (\IR|q [8] & ((\inst13|r[5][2]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][2]~q  & !\IR|q [9]))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[5][2]~q ),
	.datac(\inst13|r[4][2]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux29~0 .lut_mask = 16'hAAD8;
defparam \inst13|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N15
dffeas \inst13|r[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][2] .is_wysiwyg = "true";
defparam \inst13|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N25
dffeas \inst13|r[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][2] .is_wysiwyg = "true";
defparam \inst13|r[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneive_lcell_comb \inst13|Mux29~1 (
// Equation(s):
// \inst13|Mux29~1_combout  = (\inst13|Mux29~0_combout  & (((\inst13|r[7][2]~q ) # (!\IR|q [9])))) # (!\inst13|Mux29~0_combout  & (\inst13|r[6][2]~q  & ((\IR|q [9]))))

	.dataa(\inst13|Mux29~0_combout ),
	.datab(\inst13|r[6][2]~q ),
	.datac(\inst13|r[7][2]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux29~1 .lut_mask = 16'hE4AA;
defparam \inst13|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N23
dffeas \inst13|r[0][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][2] .is_wysiwyg = "true";
defparam \inst13|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N29
dffeas \inst13|r[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][2] .is_wysiwyg = "true";
defparam \inst13|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
cycloneive_lcell_comb \inst13|Mux29~2 (
// Equation(s):
// \inst13|Mux29~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][2]~q ))) # (!\IR|q [9] & (\inst13|r[0][2]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][2]~q ),
	.datad(\inst13|r[2][2]~q ),
	.cin(gnd),
	.combout(\inst13|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux29~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \inst13|r[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][2] .is_wysiwyg = "true";
defparam \inst13|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N25
dffeas \inst13|r[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][2] .is_wysiwyg = "true";
defparam \inst13|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cycloneive_lcell_comb \inst13|Mux29~3 (
// Equation(s):
// \inst13|Mux29~3_combout  = (\inst13|Mux29~2_combout  & ((\inst13|r[3][2]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux29~2_combout  & (((\inst13|r[1][2]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux29~2_combout ),
	.datab(\inst13|r[3][2]~q ),
	.datac(\inst13|r[1][2]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux29~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N20
cycloneive_lcell_comb \inst13|Mux29~4 (
// Equation(s):
// \inst13|Mux29~4_combout  = (\IR|q [10] & (\inst13|Mux29~1_combout )) # (!\IR|q [10] & ((\inst13|Mux29~3_combout )))

	.dataa(\inst13|Mux29~1_combout ),
	.datab(\inst13|Mux29~3_combout ),
	.datac(gnd),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux29~4 .lut_mask = 16'hAACC;
defparam \inst13|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N21
dffeas \BR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[2] .is_wysiwyg = "true";
defparam \BR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[2]~13 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[2]~13_combout  = (\IR|q [14] & (\BR|q [2])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[2]~4_combout ))) # (!\IR|q [15] & (\BR|q [2]))))

	.dataa(\BR|q [2]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[2]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[2]~13 .lut_mask = 16'hBA8A;
defparam \multiplexer_ALUSrcBR|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \inst13|r[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][0] .is_wysiwyg = "true";
defparam \inst13|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N11
dffeas \inst13|r[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][0] .is_wysiwyg = "true";
defparam \inst13|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \inst13|r[0][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][0] .is_wysiwyg = "true";
defparam \inst13|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
cycloneive_lcell_comb \inst13|Mux31~2 (
// Equation(s):
// \inst13|Mux31~2_combout  = (\IR|q [9] & ((\inst13|r[2][0]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][0]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][0]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][0]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux31~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N3
dffeas \inst13|r[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][0] .is_wysiwyg = "true";
defparam \inst13|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N2
cycloneive_lcell_comb \inst13|Mux31~3 (
// Equation(s):
// \inst13|Mux31~3_combout  = (\inst13|Mux31~2_combout  & ((\inst13|r[3][0]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux31~2_combout  & (((\inst13|r[1][0]~q  & \IR|q [8]))))

	.dataa(\inst13|r[3][0]~q ),
	.datab(\inst13|Mux31~2_combout ),
	.datac(\inst13|r[1][0]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux31~3 .lut_mask = 16'hB8CC;
defparam \inst13|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N23
dffeas \inst13|r[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][0] .is_wysiwyg = "true";
defparam \inst13|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \inst13|r[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][0] .is_wysiwyg = "true";
defparam \inst13|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \inst13|r[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][0] .is_wysiwyg = "true";
defparam \inst13|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \inst13|Mux31~0 (
// Equation(s):
// \inst13|Mux31~0_combout  = (\IR|q [8] & ((\inst13|r[5][0]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][0]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][0]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][0]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux31~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \inst13|Mux31~1 (
// Equation(s):
// \inst13|Mux31~1_combout  = (\IR|q [9] & ((\inst13|Mux31~0_combout  & ((\inst13|r[7][0]~q ))) # (!\inst13|Mux31~0_combout  & (\inst13|r[6][0]~q )))) # (!\IR|q [9] & (((\inst13|Mux31~0_combout ))))

	.dataa(\inst13|r[6][0]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][0]~q ),
	.datad(\inst13|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux31~1 .lut_mask = 16'hF388;
defparam \inst13|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cycloneive_lcell_comb \inst13|Mux31~4 (
// Equation(s):
// \inst13|Mux31~4_combout  = (\IR|q [10] & ((\inst13|Mux31~1_combout ))) # (!\IR|q [10] & (\inst13|Mux31~3_combout ))

	.dataa(gnd),
	.datab(\inst13|Mux31~3_combout ),
	.datac(\inst13|Mux31~1_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux31~4 .lut_mask = 16'hF0CC;
defparam \inst13|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N9
dffeas \BR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[0] .is_wysiwyg = "true";
defparam \BR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[0]~15 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[0]~15_combout  = (\IR|q [14] & (\BR|q [0])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[0]~0_combout ))) # (!\IR|q [15] & (\BR|q [0]))))

	.dataa(\IR|q [14]),
	.datab(\BR|q [0]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[0]~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[0]~15 .lut_mask = 16'hDC8C;
defparam \multiplexer_ALUSrcBR|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneive_lcell_comb \inst21|ShiftLeft1~26 (
// Equation(s):
// \inst21|ShiftLeft1~26_combout  = (!\IR|q [0] & ((\IR|q [1] & ((\multiplexer_ALUSrcBR|out[0]~15_combout ))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[2]~13_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~26 .lut_mask = 16'h00CA;
defparam \inst21|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \inst21|ShiftLeft1~27 (
// Equation(s):
// \inst21|ShiftLeft1~27_combout  = (\inst21|ShiftLeft1~26_combout ) # ((!\IR|q [1] & (\IR|q [0] & \multiplexer_ALUSrcBR|out[1]~14_combout )))

	.dataa(\IR|q [1]),
	.datab(\IR|q [0]),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(\inst21|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~27 .lut_mask = 16'hFF40;
defparam \inst21|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \inst21|ShiftLeft1~66 (
// Equation(s):
// \inst21|ShiftLeft1~66_combout  = ((\inst21|ShiftLeft1~27_combout  & (!\IR|q [2] & \IR|q [3]))) # (!\inst21|ShiftLeft1~47_combout )

	.dataa(\inst21|ShiftLeft1~47_combout ),
	.datab(\inst21|ShiftLeft1~27_combout ),
	.datac(\IR|q [2]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~66 .lut_mask = 16'h5D55;
defparam \inst21|ShiftLeft1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \inst21|Mux0~7 (
// Equation(s):
// \inst21|Mux0~7_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[15]~0_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[14]~1_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~7 .lut_mask = 16'hAAF0;
defparam \inst21|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N23
dffeas \inst13|r[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][12] .is_wysiwyg = "true";
defparam \inst13|r[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \inst13|r[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][12] .is_wysiwyg = "true";
defparam \inst13|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \inst13|r[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][12] .is_wysiwyg = "true";
defparam \inst13|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \inst13|r[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][12] .is_wysiwyg = "true";
defparam \inst13|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneive_lcell_comb \inst13|Mux3~0 (
// Equation(s):
// \inst13|Mux3~0_combout  = (\IR|q [12] & (((\inst13|r[6][12]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][12]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][12]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][12]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N12
cycloneive_lcell_comb \inst13|Mux3~1 (
// Equation(s):
// \inst13|Mux3~1_combout  = (\IR|q [11] & ((\inst13|Mux3~0_combout  & (\inst13|r[7][12]~q )) # (!\inst13|Mux3~0_combout  & ((\inst13|r[5][12]~q ))))) # (!\IR|q [11] & (((\inst13|Mux3~0_combout ))))

	.dataa(\inst13|r[7][12]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][12]~q ),
	.datad(\inst13|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~1 .lut_mask = 16'hBBC0;
defparam \inst13|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \inst13|r[0][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][12] .is_wysiwyg = "true";
defparam \inst13|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N9
dffeas \inst13|r[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][12] .is_wysiwyg = "true";
defparam \inst13|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneive_lcell_comb \inst13|Mux3~2 (
// Equation(s):
// \inst13|Mux3~2_combout  = (\IR|q [11] & (((\IR|q [12]) # (\inst13|r[1][12]~q )))) # (!\IR|q [11] & (\inst13|r[0][12]~q  & (!\IR|q [12])))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[0][12]~q ),
	.datac(\IR|q [12]),
	.datad(\inst13|r[1][12]~q ),
	.cin(gnd),
	.combout(\inst13|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~2 .lut_mask = 16'hAEA4;
defparam \inst13|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N23
dffeas \inst13|r[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][12] .is_wysiwyg = "true";
defparam \inst13|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneive_lcell_comb \inst13|Mux3~3 (
// Equation(s):
// \inst13|Mux3~3_combout  = (\IR|q [12] & ((\inst13|Mux3~2_combout  & ((\inst13|r[3][12]~q ))) # (!\inst13|Mux3~2_combout  & (\inst13|r[2][12]~q )))) # (!\IR|q [12] & (\inst13|Mux3~2_combout ))

	.dataa(\IR|q [12]),
	.datab(\inst13|Mux3~2_combout ),
	.datac(\inst13|r[2][12]~q ),
	.datad(\inst13|r[3][12]~q ),
	.cin(gnd),
	.combout(\inst13|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~3 .lut_mask = 16'hEC64;
defparam \inst13|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
cycloneive_lcell_comb \inst13|Mux3~4 (
// Equation(s):
// \inst13|Mux3~4_combout  = (\IR|q [13] & (\inst13|Mux3~1_combout )) # (!\IR|q [13] & ((\inst13|Mux3~3_combout )))

	.dataa(\inst13|Mux3~1_combout ),
	.datab(gnd),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux3~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~4 .lut_mask = 16'hAFA0;
defparam \inst13|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N21
dffeas \AR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[12] .is_wysiwyg = "true";
defparam \AR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[12]~3 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[12]~3_combout  = (\IR|q [15] & ((\IR|q [14] & (\AR|q [12])) # (!\IR|q [14] & ((\IR|q [7]))))) # (!\IR|q [15] & (((\IR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\AR|q [12]),
	.datac(\IR|q [14]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[12]~3 .lut_mask = 16'hDF80;
defparam \multiplexer_ALUSrcAR|out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[11]~4 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[11]~4_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [11]))) # (!\IR|q [14] & (\IR|q [7])))) # (!\IR|q [15] & (\IR|q [7]))

	.dataa(\IR|q [15]),
	.datab(\IR|q [7]),
	.datac(\AR|q [11]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[11]~4 .lut_mask = 16'hE4CC;
defparam \multiplexer_ALUSrcAR|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N8
cycloneive_io_ibuf \externalInput[11]~input (
	.i(externalInput[11]),
	.ibar(gnd),
	.o(\externalInput[11]~input_o ));
// synopsys translate_off
defparam \externalInput[11]~input .bus_hold = "false";
defparam \externalInput[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \MDR|q~5 (
// Equation(s):
// \MDR|q~5_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[11]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[11]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~5 .lut_mask = 16'hBA8A;
defparam \MDR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \MDR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[11] .is_wysiwyg = "true";
defparam \MDR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~101 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~101_combout  = (!\inst11|ALUOp[1]~4_combout  & (((!\IR|q [4]) # (!\IR|q [15])) # (!\IR|q [14])))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\IR|q [4]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~101 .lut_mask = 16'h070F;
defparam \multiplexer_DRSrc|out[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \inst19|OUT~6 (
// Equation(s):
// \inst19|OUT~6_combout  = \multiplexer_ALUSrcAR|out[11]~4_combout  $ (\multiplexer_ALUSrcBR|out[11]~4_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~6 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneive_lcell_comb \inst13|Mux5~0 (
// Equation(s):
// \inst13|Mux5~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][10]~q )) # (!\IR|q [12] & ((\inst13|r[4][10]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][10]~q ),
	.datad(\inst13|r[4][10]~q ),
	.cin(gnd),
	.combout(\inst13|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N4
cycloneive_lcell_comb \inst13|Mux5~1 (
// Equation(s):
// \inst13|Mux5~1_combout  = (\inst13|Mux5~0_combout  & ((\inst13|r[7][10]~q ) # ((!\IR|q [11])))) # (!\inst13|Mux5~0_combout  & (((\inst13|r[5][10]~q  & \IR|q [11]))))

	.dataa(\inst13|Mux5~0_combout ),
	.datab(\inst13|r[7][10]~q ),
	.datac(\inst13|r[5][10]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~1 .lut_mask = 16'hD8AA;
defparam \inst13|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
cycloneive_lcell_comb \inst13|Mux5~2 (
// Equation(s):
// \inst13|Mux5~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[1][10]~q ))) # (!\IR|q [11] & (\inst13|r[0][10]~q ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][10]~q ),
	.datac(\inst13|r[1][10]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~2 .lut_mask = 16'hFA44;
defparam \inst13|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
cycloneive_lcell_comb \inst13|Mux5~3 (
// Equation(s):
// \inst13|Mux5~3_combout  = (\IR|q [12] & ((\inst13|Mux5~2_combout  & (\inst13|r[3][10]~q )) # (!\inst13|Mux5~2_combout  & ((\inst13|r[2][10]~q ))))) # (!\IR|q [12] & (((\inst13|Mux5~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][10]~q ),
	.datac(\inst13|r[2][10]~q ),
	.datad(\inst13|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneive_lcell_comb \inst13|Mux5~4 (
// Equation(s):
// \inst13|Mux5~4_combout  = (\IR|q [13] & (\inst13|Mux5~1_combout )) # (!\IR|q [13] & ((\inst13|Mux5~3_combout )))

	.dataa(\inst13|Mux5~1_combout ),
	.datab(gnd),
	.datac(\inst13|Mux5~3_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~4 .lut_mask = 16'hAAF0;
defparam \inst13|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \AR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[10] .is_wysiwyg = "true";
defparam \AR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[10]~5 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[10]~5_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [10]))) # (!\IR|q [14] & (\IR|q [7])))) # (!\IR|q [15] & (\IR|q [7]))

	.dataa(\IR|q [15]),
	.datab(\IR|q [7]),
	.datac(\IR|q [14]),
	.datad(\AR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[10]~5 .lut_mask = 16'hEC4C;
defparam \multiplexer_ALUSrcAR|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N2
cycloneive_lcell_comb \inst13|Mux6~0 (
// Equation(s):
// \inst13|Mux6~0_combout  = (\IR|q [12] & (((\inst13|r[6][9]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][9]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][9]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][9]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N16
cycloneive_lcell_comb \inst13|Mux6~1 (
// Equation(s):
// \inst13|Mux6~1_combout  = (\inst13|Mux6~0_combout  & (((\inst13|r[7][9]~q )) # (!\IR|q [11]))) # (!\inst13|Mux6~0_combout  & (\IR|q [11] & (\inst13|r[5][9]~q )))

	.dataa(\inst13|Mux6~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][9]~q ),
	.datad(\inst13|r[7][9]~q ),
	.cin(gnd),
	.combout(\inst13|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
cycloneive_lcell_comb \inst13|Mux6~2 (
// Equation(s):
// \inst13|Mux6~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[1][9]~q ))) # (!\IR|q [11] & (\inst13|r[0][9]~q ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[0][9]~q ),
	.datac(\inst13|r[1][9]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~2 .lut_mask = 16'hFA44;
defparam \inst13|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
cycloneive_lcell_comb \inst13|Mux6~3 (
// Equation(s):
// \inst13|Mux6~3_combout  = (\IR|q [12] & ((\inst13|Mux6~2_combout  & ((\inst13|r[3][9]~q ))) # (!\inst13|Mux6~2_combout  & (\inst13|r[2][9]~q )))) # (!\IR|q [12] & (\inst13|Mux6~2_combout ))

	.dataa(\IR|q [12]),
	.datab(\inst13|Mux6~2_combout ),
	.datac(\inst13|r[2][9]~q ),
	.datad(\inst13|r[3][9]~q ),
	.cin(gnd),
	.combout(\inst13|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~3 .lut_mask = 16'hEC64;
defparam \inst13|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneive_lcell_comb \inst13|Mux6~4 (
// Equation(s):
// \inst13|Mux6~4_combout  = (\IR|q [13] & (\inst13|Mux6~1_combout )) # (!\IR|q [13] & ((\inst13|Mux6~3_combout )))

	.dataa(\inst13|Mux6~1_combout ),
	.datab(gnd),
	.datac(\inst13|Mux6~3_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~4 .lut_mask = 16'hAAF0;
defparam \inst13|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \AR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[9] .is_wysiwyg = "true";
defparam \AR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[9]~6 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[9]~6_combout  = (\IR|q [15] & ((\IR|q [14] & (\AR|q [9])) # (!\IR|q [14] & ((\IR|q [7]))))) # (!\IR|q [15] & (((\IR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\AR|q [9]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[9]~6 .lut_mask = 16'hF780;
defparam \multiplexer_ALUSrcAR|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneive_lcell_comb \inst13|Mux8~0 (
// Equation(s):
// \inst13|Mux8~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][7]~q )) # (!\IR|q [12] & ((\inst13|r[4][7]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][7]~q ),
	.datad(\inst13|r[4][7]~q ),
	.cin(gnd),
	.combout(\inst13|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux8~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneive_lcell_comb \inst13|Mux8~1 (
// Equation(s):
// \inst13|Mux8~1_combout  = (\inst13|Mux8~0_combout  & (((\inst13|r[7][7]~q )) # (!\IR|q [11]))) # (!\inst13|Mux8~0_combout  & (\IR|q [11] & (\inst13|r[5][7]~q )))

	.dataa(\inst13|Mux8~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][7]~q ),
	.datad(\inst13|r[7][7]~q ),
	.cin(gnd),
	.combout(\inst13|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux8~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneive_lcell_comb \inst13|Mux8~2 (
// Equation(s):
// \inst13|Mux8~2_combout  = (\IR|q [11] & ((\inst13|r[1][7]~q ) # ((\IR|q [12])))) # (!\IR|q [11] & (((!\IR|q [12] & \inst13|r[0][7]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[1][7]~q ),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][7]~q ),
	.cin(gnd),
	.combout(\inst13|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux8~2 .lut_mask = 16'hADA8;
defparam \inst13|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneive_lcell_comb \inst13|Mux8~3 (
// Equation(s):
// \inst13|Mux8~3_combout  = (\IR|q [12] & ((\inst13|Mux8~2_combout  & (\inst13|r[3][7]~q )) # (!\inst13|Mux8~2_combout  & ((\inst13|r[2][7]~q ))))) # (!\IR|q [12] & (((\inst13|Mux8~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][7]~q ),
	.datac(\inst13|r[2][7]~q ),
	.datad(\inst13|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux8~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cycloneive_lcell_comb \inst13|Mux8~4 (
// Equation(s):
// \inst13|Mux8~4_combout  = (\IR|q [13] & (\inst13|Mux8~1_combout )) # (!\IR|q [13] & ((\inst13|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux8~1_combout ),
	.datac(\inst13|Mux8~3_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux8~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \AR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[7] .is_wysiwyg = "true";
defparam \AR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[7]~8 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[7]~8_combout  = (\IR|q [15] & ((\IR|q [14] & (\AR|q [7])) # (!\IR|q [14] & ((\IR|q [7]))))) # (!\IR|q [15] & (((\IR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\AR|q [7]),
	.datac(\IR|q [14]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[7]~8 .lut_mask = 16'hDF80;
defparam \multiplexer_ALUSrcAR|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[6]~9 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[6]~9_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [6]))) # (!\IR|q [14] & (\IR|q [6])))) # (!\IR|q [15] & (((\IR|q [6]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\IR|q [6]),
	.datad(\AR|q [6]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[6]~9 .lut_mask = 16'hF870;
defparam \multiplexer_ALUSrcAR|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[3]~12 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[3]~12_combout  = (\IR|q [14] & ((\IR|q [15] & ((\AR|q [3]))) # (!\IR|q [15] & (\IR|q [3])))) # (!\IR|q [14] & (((\IR|q [3]))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\IR|q [3]),
	.datad(\AR|q [3]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[3]~12 .lut_mask = 16'hF870;
defparam \multiplexer_ALUSrcAR|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[1]~14 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[1]~14_combout  = (\IR|q [15] & ((\IR|q [14] & ((\AR|q [1]))) # (!\IR|q [14] & (\IR|q [1])))) # (!\IR|q [15] & (\IR|q [1]))

	.dataa(\IR|q [1]),
	.datab(\AR|q [1]),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[1]~14 .lut_mask = 16'hCAAA;
defparam \multiplexer_ALUSrcAR|out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[0]~15 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[0]~15_combout  = (\IR|q [14] & ((\IR|q [15] & (\AR|q [0])) # (!\IR|q [15] & ((\IR|q [0]))))) # (!\IR|q [14] & (((\IR|q [0]))))

	.dataa(\AR|q [0]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[0]~15 .lut_mask = 16'hBF80;
defparam \multiplexer_ALUSrcAR|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \inst19|Add1~0 (
// Equation(s):
// \inst19|Add1~0_combout  = (\multiplexer_ALUSrcAR|out[0]~15_combout  & (\multiplexer_ALUSrcBR|out[0]~15_combout  $ (VCC))) # (!\multiplexer_ALUSrcAR|out[0]~15_combout  & (\multiplexer_ALUSrcBR|out[0]~15_combout  & VCC))
// \inst19|Add1~1  = CARRY((\multiplexer_ALUSrcAR|out[0]~15_combout  & \multiplexer_ALUSrcBR|out[0]~15_combout ))

	.dataa(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst19|Add1~0_combout ),
	.cout(\inst19|Add1~1 ));
// synopsys translate_off
defparam \inst19|Add1~0 .lut_mask = 16'h6688;
defparam \inst19|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneive_lcell_comb \inst19|Add1~2 (
// Equation(s):
// \inst19|Add1~2_combout  = (\multiplexer_ALUSrcBR|out[1]~14_combout  & ((\multiplexer_ALUSrcAR|out[1]~14_combout  & (\inst19|Add1~1  & VCC)) # (!\multiplexer_ALUSrcAR|out[1]~14_combout  & (!\inst19|Add1~1 )))) # (!\multiplexer_ALUSrcBR|out[1]~14_combout  & 
// ((\multiplexer_ALUSrcAR|out[1]~14_combout  & (!\inst19|Add1~1 )) # (!\multiplexer_ALUSrcAR|out[1]~14_combout  & ((\inst19|Add1~1 ) # (GND)))))
// \inst19|Add1~3  = CARRY((\multiplexer_ALUSrcBR|out[1]~14_combout  & (!\multiplexer_ALUSrcAR|out[1]~14_combout  & !\inst19|Add1~1 )) # (!\multiplexer_ALUSrcBR|out[1]~14_combout  & ((!\inst19|Add1~1 ) # (!\multiplexer_ALUSrcAR|out[1]~14_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~1 ),
	.combout(\inst19|Add1~2_combout ),
	.cout(\inst19|Add1~3 ));
// synopsys translate_off
defparam \inst19|Add1~2 .lut_mask = 16'h9617;
defparam \inst19|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \inst19|Add1~4 (
// Equation(s):
// \inst19|Add1~4_combout  = ((\multiplexer_ALUSrcBR|out[2]~13_combout  $ (\multiplexer_ALUSrcAR|out[2]~13_combout  $ (!\inst19|Add1~3 )))) # (GND)
// \inst19|Add1~5  = CARRY((\multiplexer_ALUSrcBR|out[2]~13_combout  & ((\multiplexer_ALUSrcAR|out[2]~13_combout ) # (!\inst19|Add1~3 ))) # (!\multiplexer_ALUSrcBR|out[2]~13_combout  & (\multiplexer_ALUSrcAR|out[2]~13_combout  & !\inst19|Add1~3 )))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~3 ),
	.combout(\inst19|Add1~4_combout ),
	.cout(\inst19|Add1~5 ));
// synopsys translate_off
defparam \inst19|Add1~4 .lut_mask = 16'h698E;
defparam \inst19|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneive_lcell_comb \inst19|Add1~6 (
// Equation(s):
// \inst19|Add1~6_combout  = (\multiplexer_ALUSrcBR|out[3]~12_combout  & ((\multiplexer_ALUSrcAR|out[3]~12_combout  & (\inst19|Add1~5  & VCC)) # (!\multiplexer_ALUSrcAR|out[3]~12_combout  & (!\inst19|Add1~5 )))) # (!\multiplexer_ALUSrcBR|out[3]~12_combout  & 
// ((\multiplexer_ALUSrcAR|out[3]~12_combout  & (!\inst19|Add1~5 )) # (!\multiplexer_ALUSrcAR|out[3]~12_combout  & ((\inst19|Add1~5 ) # (GND)))))
// \inst19|Add1~7  = CARRY((\multiplexer_ALUSrcBR|out[3]~12_combout  & (!\multiplexer_ALUSrcAR|out[3]~12_combout  & !\inst19|Add1~5 )) # (!\multiplexer_ALUSrcBR|out[3]~12_combout  & ((!\inst19|Add1~5 ) # (!\multiplexer_ALUSrcAR|out[3]~12_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datab(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~5 ),
	.combout(\inst19|Add1~6_combout ),
	.cout(\inst19|Add1~7 ));
// synopsys translate_off
defparam \inst19|Add1~6 .lut_mask = 16'h9617;
defparam \inst19|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \inst19|Add1~8 (
// Equation(s):
// \inst19|Add1~8_combout  = ((\multiplexer_ALUSrcAR|out[4]~11_combout  $ (\multiplexer_ALUSrcBR|out[4]~11_combout  $ (!\inst19|Add1~7 )))) # (GND)
// \inst19|Add1~9  = CARRY((\multiplexer_ALUSrcAR|out[4]~11_combout  & ((\multiplexer_ALUSrcBR|out[4]~11_combout ) # (!\inst19|Add1~7 ))) # (!\multiplexer_ALUSrcAR|out[4]~11_combout  & (\multiplexer_ALUSrcBR|out[4]~11_combout  & !\inst19|Add1~7 )))

	.dataa(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datab(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~7 ),
	.combout(\inst19|Add1~8_combout ),
	.cout(\inst19|Add1~9 ));
// synopsys translate_off
defparam \inst19|Add1~8 .lut_mask = 16'h698E;
defparam \inst19|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \inst19|Add1~10 (
// Equation(s):
// \inst19|Add1~10_combout  = (\multiplexer_ALUSrcBR|out[5]~10_combout  & ((\multiplexer_ALUSrcAR|out[5]~10_combout  & (\inst19|Add1~9  & VCC)) # (!\multiplexer_ALUSrcAR|out[5]~10_combout  & (!\inst19|Add1~9 )))) # (!\multiplexer_ALUSrcBR|out[5]~10_combout  
// & ((\multiplexer_ALUSrcAR|out[5]~10_combout  & (!\inst19|Add1~9 )) # (!\multiplexer_ALUSrcAR|out[5]~10_combout  & ((\inst19|Add1~9 ) # (GND)))))
// \inst19|Add1~11  = CARRY((\multiplexer_ALUSrcBR|out[5]~10_combout  & (!\multiplexer_ALUSrcAR|out[5]~10_combout  & !\inst19|Add1~9 )) # (!\multiplexer_ALUSrcBR|out[5]~10_combout  & ((!\inst19|Add1~9 ) # (!\multiplexer_ALUSrcAR|out[5]~10_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datab(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~9 ),
	.combout(\inst19|Add1~10_combout ),
	.cout(\inst19|Add1~11 ));
// synopsys translate_off
defparam \inst19|Add1~10 .lut_mask = 16'h9617;
defparam \inst19|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \inst19|Add1~12 (
// Equation(s):
// \inst19|Add1~12_combout  = ((\multiplexer_ALUSrcAR|out[6]~9_combout  $ (\multiplexer_ALUSrcBR|out[6]~9_combout  $ (!\inst19|Add1~11 )))) # (GND)
// \inst19|Add1~13  = CARRY((\multiplexer_ALUSrcAR|out[6]~9_combout  & ((\multiplexer_ALUSrcBR|out[6]~9_combout ) # (!\inst19|Add1~11 ))) # (!\multiplexer_ALUSrcAR|out[6]~9_combout  & (\multiplexer_ALUSrcBR|out[6]~9_combout  & !\inst19|Add1~11 )))

	.dataa(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~11 ),
	.combout(\inst19|Add1~12_combout ),
	.cout(\inst19|Add1~13 ));
// synopsys translate_off
defparam \inst19|Add1~12 .lut_mask = 16'h698E;
defparam \inst19|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \inst19|Add1~14 (
// Equation(s):
// \inst19|Add1~14_combout  = (\multiplexer_ALUSrcAR|out[7]~8_combout  & ((\multiplexer_ALUSrcBR|out[7]~8_combout  & (\inst19|Add1~13  & VCC)) # (!\multiplexer_ALUSrcBR|out[7]~8_combout  & (!\inst19|Add1~13 )))) # (!\multiplexer_ALUSrcAR|out[7]~8_combout  & 
// ((\multiplexer_ALUSrcBR|out[7]~8_combout  & (!\inst19|Add1~13 )) # (!\multiplexer_ALUSrcBR|out[7]~8_combout  & ((\inst19|Add1~13 ) # (GND)))))
// \inst19|Add1~15  = CARRY((\multiplexer_ALUSrcAR|out[7]~8_combout  & (!\multiplexer_ALUSrcBR|out[7]~8_combout  & !\inst19|Add1~13 )) # (!\multiplexer_ALUSrcAR|out[7]~8_combout  & ((!\inst19|Add1~13 ) # (!\multiplexer_ALUSrcBR|out[7]~8_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.datab(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~13 ),
	.combout(\inst19|Add1~14_combout ),
	.cout(\inst19|Add1~15 ));
// synopsys translate_off
defparam \inst19|Add1~14 .lut_mask = 16'h9617;
defparam \inst19|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \inst19|Add1~16 (
// Equation(s):
// \inst19|Add1~16_combout  = ((\multiplexer_ALUSrcAR|out[8]~7_combout  $ (\multiplexer_ALUSrcBR|out[8]~7_combout  $ (!\inst19|Add1~15 )))) # (GND)
// \inst19|Add1~17  = CARRY((\multiplexer_ALUSrcAR|out[8]~7_combout  & ((\multiplexer_ALUSrcBR|out[8]~7_combout ) # (!\inst19|Add1~15 ))) # (!\multiplexer_ALUSrcAR|out[8]~7_combout  & (\multiplexer_ALUSrcBR|out[8]~7_combout  & !\inst19|Add1~15 )))

	.dataa(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.datab(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~15 ),
	.combout(\inst19|Add1~16_combout ),
	.cout(\inst19|Add1~17 ));
// synopsys translate_off
defparam \inst19|Add1~16 .lut_mask = 16'h698E;
defparam \inst19|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \inst19|Add1~18 (
// Equation(s):
// \inst19|Add1~18_combout  = (\multiplexer_ALUSrcAR|out[9]~6_combout  & ((\multiplexer_ALUSrcBR|out[9]~6_combout  & (\inst19|Add1~17  & VCC)) # (!\multiplexer_ALUSrcBR|out[9]~6_combout  & (!\inst19|Add1~17 )))) # (!\multiplexer_ALUSrcAR|out[9]~6_combout  & 
// ((\multiplexer_ALUSrcBR|out[9]~6_combout  & (!\inst19|Add1~17 )) # (!\multiplexer_ALUSrcBR|out[9]~6_combout  & ((\inst19|Add1~17 ) # (GND)))))
// \inst19|Add1~19  = CARRY((\multiplexer_ALUSrcAR|out[9]~6_combout  & (!\multiplexer_ALUSrcBR|out[9]~6_combout  & !\inst19|Add1~17 )) # (!\multiplexer_ALUSrcAR|out[9]~6_combout  & ((!\inst19|Add1~17 ) # (!\multiplexer_ALUSrcBR|out[9]~6_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.datab(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~17 ),
	.combout(\inst19|Add1~18_combout ),
	.cout(\inst19|Add1~19 ));
// synopsys translate_off
defparam \inst19|Add1~18 .lut_mask = 16'h9617;
defparam \inst19|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneive_lcell_comb \inst19|Add1~20 (
// Equation(s):
// \inst19|Add1~20_combout  = ((\multiplexer_ALUSrcAR|out[10]~5_combout  $ (\multiplexer_ALUSrcBR|out[10]~5_combout  $ (!\inst19|Add1~19 )))) # (GND)
// \inst19|Add1~21  = CARRY((\multiplexer_ALUSrcAR|out[10]~5_combout  & ((\multiplexer_ALUSrcBR|out[10]~5_combout ) # (!\inst19|Add1~19 ))) # (!\multiplexer_ALUSrcAR|out[10]~5_combout  & (\multiplexer_ALUSrcBR|out[10]~5_combout  & !\inst19|Add1~19 )))

	.dataa(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~19 ),
	.combout(\inst19|Add1~20_combout ),
	.cout(\inst19|Add1~21 ));
// synopsys translate_off
defparam \inst19|Add1~20 .lut_mask = 16'h698E;
defparam \inst19|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \inst19|Add1~22 (
// Equation(s):
// \inst19|Add1~22_combout  = (\multiplexer_ALUSrcAR|out[11]~4_combout  & ((\multiplexer_ALUSrcBR|out[11]~4_combout  & (\inst19|Add1~21  & VCC)) # (!\multiplexer_ALUSrcBR|out[11]~4_combout  & (!\inst19|Add1~21 )))) # (!\multiplexer_ALUSrcAR|out[11]~4_combout 
//  & ((\multiplexer_ALUSrcBR|out[11]~4_combout  & (!\inst19|Add1~21 )) # (!\multiplexer_ALUSrcBR|out[11]~4_combout  & ((\inst19|Add1~21 ) # (GND)))))
// \inst19|Add1~23  = CARRY((\multiplexer_ALUSrcAR|out[11]~4_combout  & (!\multiplexer_ALUSrcBR|out[11]~4_combout  & !\inst19|Add1~21 )) # (!\multiplexer_ALUSrcAR|out[11]~4_combout  & ((!\inst19|Add1~21 ) # (!\multiplexer_ALUSrcBR|out[11]~4_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datab(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~21 ),
	.combout(\inst19|Add1~22_combout ),
	.cout(\inst19|Add1~23 ));
// synopsys translate_off
defparam \inst19|Add1~22 .lut_mask = 16'h9617;
defparam \inst19|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \inst19|Add0~1 (
// Equation(s):
// \inst19|Add0~1_cout  = CARRY(!\multiplexer_ALUSrcBR|out[0]~15_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst19|Add0~1_cout ));
// synopsys translate_off
defparam \inst19|Add0~1 .lut_mask = 16'h0033;
defparam \inst19|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \inst19|Add0~2 (
// Equation(s):
// \inst19|Add0~2_combout  = (\multiplexer_ALUSrcBR|out[1]~14_combout  & ((\inst19|Add0~1_cout ) # (GND))) # (!\multiplexer_ALUSrcBR|out[1]~14_combout  & (!\inst19|Add0~1_cout ))
// \inst19|Add0~3  = CARRY((\multiplexer_ALUSrcBR|out[1]~14_combout ) # (!\inst19|Add0~1_cout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~1_cout ),
	.combout(\inst19|Add0~2_combout ),
	.cout(\inst19|Add0~3 ));
// synopsys translate_off
defparam \inst19|Add0~2 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \inst19|Add0~4 (
// Equation(s):
// \inst19|Add0~4_combout  = (\multiplexer_ALUSrcBR|out[2]~13_combout  & (!\inst19|Add0~3  & VCC)) # (!\multiplexer_ALUSrcBR|out[2]~13_combout  & (\inst19|Add0~3  $ (GND)))
// \inst19|Add0~5  = CARRY((!\multiplexer_ALUSrcBR|out[2]~13_combout  & !\inst19|Add0~3 ))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~3 ),
	.combout(\inst19|Add0~4_combout ),
	.cout(\inst19|Add0~5 ));
// synopsys translate_off
defparam \inst19|Add0~4 .lut_mask = 16'h5A05;
defparam \inst19|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \inst19|Add0~6 (
// Equation(s):
// \inst19|Add0~6_combout  = (\multiplexer_ALUSrcBR|out[3]~12_combout  & ((\inst19|Add0~5 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[3]~12_combout  & (!\inst19|Add0~5 ))
// \inst19|Add0~7  = CARRY((\multiplexer_ALUSrcBR|out[3]~12_combout ) # (!\inst19|Add0~5 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~5 ),
	.combout(\inst19|Add0~6_combout ),
	.cout(\inst19|Add0~7 ));
// synopsys translate_off
defparam \inst19|Add0~6 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \inst19|Add0~8 (
// Equation(s):
// \inst19|Add0~8_combout  = (\multiplexer_ALUSrcBR|out[4]~11_combout  & (!\inst19|Add0~7  & VCC)) # (!\multiplexer_ALUSrcBR|out[4]~11_combout  & (\inst19|Add0~7  $ (GND)))
// \inst19|Add0~9  = CARRY((!\multiplexer_ALUSrcBR|out[4]~11_combout  & !\inst19|Add0~7 ))

	.dataa(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~7 ),
	.combout(\inst19|Add0~8_combout ),
	.cout(\inst19|Add0~9 ));
// synopsys translate_off
defparam \inst19|Add0~8 .lut_mask = 16'h5A05;
defparam \inst19|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \inst19|Add0~10 (
// Equation(s):
// \inst19|Add0~10_combout  = (\multiplexer_ALUSrcBR|out[5]~10_combout  & ((\inst19|Add0~9 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[5]~10_combout  & (!\inst19|Add0~9 ))
// \inst19|Add0~11  = CARRY((\multiplexer_ALUSrcBR|out[5]~10_combout ) # (!\inst19|Add0~9 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~9 ),
	.combout(\inst19|Add0~10_combout ),
	.cout(\inst19|Add0~11 ));
// synopsys translate_off
defparam \inst19|Add0~10 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \inst19|Add0~12 (
// Equation(s):
// \inst19|Add0~12_combout  = (\multiplexer_ALUSrcBR|out[6]~9_combout  & (!\inst19|Add0~11  & VCC)) # (!\multiplexer_ALUSrcBR|out[6]~9_combout  & (\inst19|Add0~11  $ (GND)))
// \inst19|Add0~13  = CARRY((!\multiplexer_ALUSrcBR|out[6]~9_combout  & !\inst19|Add0~11 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~11 ),
	.combout(\inst19|Add0~12_combout ),
	.cout(\inst19|Add0~13 ));
// synopsys translate_off
defparam \inst19|Add0~12 .lut_mask = 16'h3C03;
defparam \inst19|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \inst19|Add0~14 (
// Equation(s):
// \inst19|Add0~14_combout  = (\multiplexer_ALUSrcBR|out[7]~8_combout  & ((\inst19|Add0~13 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[7]~8_combout  & (!\inst19|Add0~13 ))
// \inst19|Add0~15  = CARRY((\multiplexer_ALUSrcBR|out[7]~8_combout ) # (!\inst19|Add0~13 ))

	.dataa(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~13 ),
	.combout(\inst19|Add0~14_combout ),
	.cout(\inst19|Add0~15 ));
// synopsys translate_off
defparam \inst19|Add0~14 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \inst19|Add0~16 (
// Equation(s):
// \inst19|Add0~16_combout  = (\multiplexer_ALUSrcBR|out[8]~7_combout  & (!\inst19|Add0~15  & VCC)) # (!\multiplexer_ALUSrcBR|out[8]~7_combout  & (\inst19|Add0~15  $ (GND)))
// \inst19|Add0~17  = CARRY((!\multiplexer_ALUSrcBR|out[8]~7_combout  & !\inst19|Add0~15 ))

	.dataa(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~15 ),
	.combout(\inst19|Add0~16_combout ),
	.cout(\inst19|Add0~17 ));
// synopsys translate_off
defparam \inst19|Add0~16 .lut_mask = 16'h5A05;
defparam \inst19|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \inst19|Add0~18 (
// Equation(s):
// \inst19|Add0~18_combout  = (\multiplexer_ALUSrcBR|out[9]~6_combout  & ((\inst19|Add0~17 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[9]~6_combout  & (!\inst19|Add0~17 ))
// \inst19|Add0~19  = CARRY((\multiplexer_ALUSrcBR|out[9]~6_combout ) # (!\inst19|Add0~17 ))

	.dataa(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~17 ),
	.combout(\inst19|Add0~18_combout ),
	.cout(\inst19|Add0~19 ));
// synopsys translate_off
defparam \inst19|Add0~18 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \inst19|Add0~20 (
// Equation(s):
// \inst19|Add0~20_combout  = (\multiplexer_ALUSrcBR|out[10]~5_combout  & (!\inst19|Add0~19  & VCC)) # (!\multiplexer_ALUSrcBR|out[10]~5_combout  & (\inst19|Add0~19  $ (GND)))
// \inst19|Add0~21  = CARRY((!\multiplexer_ALUSrcBR|out[10]~5_combout  & !\inst19|Add0~19 ))

	.dataa(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~19 ),
	.combout(\inst19|Add0~20_combout ),
	.cout(\inst19|Add0~21 ));
// synopsys translate_off
defparam \inst19|Add0~20 .lut_mask = 16'h5A05;
defparam \inst19|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \inst19|Add0~22 (
// Equation(s):
// \inst19|Add0~22_combout  = (\multiplexer_ALUSrcBR|out[11]~4_combout  & ((\inst19|Add0~21 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[11]~4_combout  & (!\inst19|Add0~21 ))
// \inst19|Add0~23  = CARRY((\multiplexer_ALUSrcBR|out[11]~4_combout ) # (!\inst19|Add0~21 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~21 ),
	.combout(\inst19|Add0~22_combout ),
	.cout(\inst19|Add0~23 ));
// synopsys translate_off
defparam \inst19|Add0~22 .lut_mask = 16'hC3CF;
defparam \inst19|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \inst19|Add2~0 (
// Equation(s):
// \inst19|Add2~0_combout  = (\multiplexer_ALUSrcAR|out[0]~15_combout  & (\multiplexer_ALUSrcBR|out[0]~15_combout  $ (VCC))) # (!\multiplexer_ALUSrcAR|out[0]~15_combout  & (\multiplexer_ALUSrcBR|out[0]~15_combout  & VCC))
// \inst19|Add2~1  = CARRY((\multiplexer_ALUSrcAR|out[0]~15_combout  & \multiplexer_ALUSrcBR|out[0]~15_combout ))

	.dataa(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst19|Add2~0_combout ),
	.cout(\inst19|Add2~1 ));
// synopsys translate_off
defparam \inst19|Add2~0 .lut_mask = 16'h6688;
defparam \inst19|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \inst19|Add2~2 (
// Equation(s):
// \inst19|Add2~2_combout  = (\inst19|Add0~2_combout  & ((\multiplexer_ALUSrcAR|out[1]~14_combout  & (\inst19|Add2~1  & VCC)) # (!\multiplexer_ALUSrcAR|out[1]~14_combout  & (!\inst19|Add2~1 )))) # (!\inst19|Add0~2_combout  & 
// ((\multiplexer_ALUSrcAR|out[1]~14_combout  & (!\inst19|Add2~1 )) # (!\multiplexer_ALUSrcAR|out[1]~14_combout  & ((\inst19|Add2~1 ) # (GND)))))
// \inst19|Add2~3  = CARRY((\inst19|Add0~2_combout  & (!\multiplexer_ALUSrcAR|out[1]~14_combout  & !\inst19|Add2~1 )) # (!\inst19|Add0~2_combout  & ((!\inst19|Add2~1 ) # (!\multiplexer_ALUSrcAR|out[1]~14_combout ))))

	.dataa(\inst19|Add0~2_combout ),
	.datab(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~1 ),
	.combout(\inst19|Add2~2_combout ),
	.cout(\inst19|Add2~3 ));
// synopsys translate_off
defparam \inst19|Add2~2 .lut_mask = 16'h9617;
defparam \inst19|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \inst19|Add2~4 (
// Equation(s):
// \inst19|Add2~4_combout  = ((\multiplexer_ALUSrcAR|out[2]~13_combout  $ (\inst19|Add0~4_combout  $ (!\inst19|Add2~3 )))) # (GND)
// \inst19|Add2~5  = CARRY((\multiplexer_ALUSrcAR|out[2]~13_combout  & ((\inst19|Add0~4_combout ) # (!\inst19|Add2~3 ))) # (!\multiplexer_ALUSrcAR|out[2]~13_combout  & (\inst19|Add0~4_combout  & !\inst19|Add2~3 )))

	.dataa(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datab(\inst19|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~3 ),
	.combout(\inst19|Add2~4_combout ),
	.cout(\inst19|Add2~5 ));
// synopsys translate_off
defparam \inst19|Add2~4 .lut_mask = 16'h698E;
defparam \inst19|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \inst19|Add2~6 (
// Equation(s):
// \inst19|Add2~6_combout  = (\multiplexer_ALUSrcAR|out[3]~12_combout  & ((\inst19|Add0~6_combout  & (\inst19|Add2~5  & VCC)) # (!\inst19|Add0~6_combout  & (!\inst19|Add2~5 )))) # (!\multiplexer_ALUSrcAR|out[3]~12_combout  & ((\inst19|Add0~6_combout  & 
// (!\inst19|Add2~5 )) # (!\inst19|Add0~6_combout  & ((\inst19|Add2~5 ) # (GND)))))
// \inst19|Add2~7  = CARRY((\multiplexer_ALUSrcAR|out[3]~12_combout  & (!\inst19|Add0~6_combout  & !\inst19|Add2~5 )) # (!\multiplexer_ALUSrcAR|out[3]~12_combout  & ((!\inst19|Add2~5 ) # (!\inst19|Add0~6_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.datab(\inst19|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~5 ),
	.combout(\inst19|Add2~6_combout ),
	.cout(\inst19|Add2~7 ));
// synopsys translate_off
defparam \inst19|Add2~6 .lut_mask = 16'h9617;
defparam \inst19|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \inst19|Add2~8 (
// Equation(s):
// \inst19|Add2~8_combout  = ((\inst19|Add0~8_combout  $ (\multiplexer_ALUSrcAR|out[4]~11_combout  $ (!\inst19|Add2~7 )))) # (GND)
// \inst19|Add2~9  = CARRY((\inst19|Add0~8_combout  & ((\multiplexer_ALUSrcAR|out[4]~11_combout ) # (!\inst19|Add2~7 ))) # (!\inst19|Add0~8_combout  & (\multiplexer_ALUSrcAR|out[4]~11_combout  & !\inst19|Add2~7 )))

	.dataa(\inst19|Add0~8_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~7 ),
	.combout(\inst19|Add2~8_combout ),
	.cout(\inst19|Add2~9 ));
// synopsys translate_off
defparam \inst19|Add2~8 .lut_mask = 16'h698E;
defparam \inst19|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \inst19|Add2~10 (
// Equation(s):
// \inst19|Add2~10_combout  = (\inst19|Add0~10_combout  & ((\multiplexer_ALUSrcAR|out[5]~10_combout  & (\inst19|Add2~9  & VCC)) # (!\multiplexer_ALUSrcAR|out[5]~10_combout  & (!\inst19|Add2~9 )))) # (!\inst19|Add0~10_combout  & 
// ((\multiplexer_ALUSrcAR|out[5]~10_combout  & (!\inst19|Add2~9 )) # (!\multiplexer_ALUSrcAR|out[5]~10_combout  & ((\inst19|Add2~9 ) # (GND)))))
// \inst19|Add2~11  = CARRY((\inst19|Add0~10_combout  & (!\multiplexer_ALUSrcAR|out[5]~10_combout  & !\inst19|Add2~9 )) # (!\inst19|Add0~10_combout  & ((!\inst19|Add2~9 ) # (!\multiplexer_ALUSrcAR|out[5]~10_combout ))))

	.dataa(\inst19|Add0~10_combout ),
	.datab(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~9 ),
	.combout(\inst19|Add2~10_combout ),
	.cout(\inst19|Add2~11 ));
// synopsys translate_off
defparam \inst19|Add2~10 .lut_mask = 16'h9617;
defparam \inst19|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \inst19|Add2~12 (
// Equation(s):
// \inst19|Add2~12_combout  = ((\inst19|Add0~12_combout  $ (\multiplexer_ALUSrcAR|out[6]~9_combout  $ (!\inst19|Add2~11 )))) # (GND)
// \inst19|Add2~13  = CARRY((\inst19|Add0~12_combout  & ((\multiplexer_ALUSrcAR|out[6]~9_combout ) # (!\inst19|Add2~11 ))) # (!\inst19|Add0~12_combout  & (\multiplexer_ALUSrcAR|out[6]~9_combout  & !\inst19|Add2~11 )))

	.dataa(\inst19|Add0~12_combout ),
	.datab(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~11 ),
	.combout(\inst19|Add2~12_combout ),
	.cout(\inst19|Add2~13 ));
// synopsys translate_off
defparam \inst19|Add2~12 .lut_mask = 16'h698E;
defparam \inst19|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneive_lcell_comb \inst19|Add2~14 (
// Equation(s):
// \inst19|Add2~14_combout  = (\inst19|Add0~14_combout  & ((\multiplexer_ALUSrcAR|out[7]~8_combout  & (\inst19|Add2~13  & VCC)) # (!\multiplexer_ALUSrcAR|out[7]~8_combout  & (!\inst19|Add2~13 )))) # (!\inst19|Add0~14_combout  & 
// ((\multiplexer_ALUSrcAR|out[7]~8_combout  & (!\inst19|Add2~13 )) # (!\multiplexer_ALUSrcAR|out[7]~8_combout  & ((\inst19|Add2~13 ) # (GND)))))
// \inst19|Add2~15  = CARRY((\inst19|Add0~14_combout  & (!\multiplexer_ALUSrcAR|out[7]~8_combout  & !\inst19|Add2~13 )) # (!\inst19|Add0~14_combout  & ((!\inst19|Add2~13 ) # (!\multiplexer_ALUSrcAR|out[7]~8_combout ))))

	.dataa(\inst19|Add0~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~13 ),
	.combout(\inst19|Add2~14_combout ),
	.cout(\inst19|Add2~15 ));
// synopsys translate_off
defparam \inst19|Add2~14 .lut_mask = 16'h9617;
defparam \inst19|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \inst19|Add2~16 (
// Equation(s):
// \inst19|Add2~16_combout  = ((\inst19|Add0~16_combout  $ (\multiplexer_ALUSrcAR|out[8]~7_combout  $ (!\inst19|Add2~15 )))) # (GND)
// \inst19|Add2~17  = CARRY((\inst19|Add0~16_combout  & ((\multiplexer_ALUSrcAR|out[8]~7_combout ) # (!\inst19|Add2~15 ))) # (!\inst19|Add0~16_combout  & (\multiplexer_ALUSrcAR|out[8]~7_combout  & !\inst19|Add2~15 )))

	.dataa(\inst19|Add0~16_combout ),
	.datab(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~15 ),
	.combout(\inst19|Add2~16_combout ),
	.cout(\inst19|Add2~17 ));
// synopsys translate_off
defparam \inst19|Add2~16 .lut_mask = 16'h698E;
defparam \inst19|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \inst19|Add2~18 (
// Equation(s):
// \inst19|Add2~18_combout  = (\multiplexer_ALUSrcAR|out[9]~6_combout  & ((\inst19|Add0~18_combout  & (\inst19|Add2~17  & VCC)) # (!\inst19|Add0~18_combout  & (!\inst19|Add2~17 )))) # (!\multiplexer_ALUSrcAR|out[9]~6_combout  & ((\inst19|Add0~18_combout  & 
// (!\inst19|Add2~17 )) # (!\inst19|Add0~18_combout  & ((\inst19|Add2~17 ) # (GND)))))
// \inst19|Add2~19  = CARRY((\multiplexer_ALUSrcAR|out[9]~6_combout  & (!\inst19|Add0~18_combout  & !\inst19|Add2~17 )) # (!\multiplexer_ALUSrcAR|out[9]~6_combout  & ((!\inst19|Add2~17 ) # (!\inst19|Add0~18_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.datab(\inst19|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~17 ),
	.combout(\inst19|Add2~18_combout ),
	.cout(\inst19|Add2~19 ));
// synopsys translate_off
defparam \inst19|Add2~18 .lut_mask = 16'h9617;
defparam \inst19|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \inst19|Add2~20 (
// Equation(s):
// \inst19|Add2~20_combout  = ((\multiplexer_ALUSrcAR|out[10]~5_combout  $ (\inst19|Add0~20_combout  $ (!\inst19|Add2~19 )))) # (GND)
// \inst19|Add2~21  = CARRY((\multiplexer_ALUSrcAR|out[10]~5_combout  & ((\inst19|Add0~20_combout ) # (!\inst19|Add2~19 ))) # (!\multiplexer_ALUSrcAR|out[10]~5_combout  & (\inst19|Add0~20_combout  & !\inst19|Add2~19 )))

	.dataa(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datab(\inst19|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~19 ),
	.combout(\inst19|Add2~20_combout ),
	.cout(\inst19|Add2~21 ));
// synopsys translate_off
defparam \inst19|Add2~20 .lut_mask = 16'h698E;
defparam \inst19|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneive_lcell_comb \inst19|Add2~22 (
// Equation(s):
// \inst19|Add2~22_combout  = (\multiplexer_ALUSrcAR|out[11]~4_combout  & ((\inst19|Add0~22_combout  & (\inst19|Add2~21  & VCC)) # (!\inst19|Add0~22_combout  & (!\inst19|Add2~21 )))) # (!\multiplexer_ALUSrcAR|out[11]~4_combout  & ((\inst19|Add0~22_combout  & 
// (!\inst19|Add2~21 )) # (!\inst19|Add0~22_combout  & ((\inst19|Add2~21 ) # (GND)))))
// \inst19|Add2~23  = CARRY((\multiplexer_ALUSrcAR|out[11]~4_combout  & (!\inst19|Add0~22_combout  & !\inst19|Add2~21 )) # (!\multiplexer_ALUSrcAR|out[11]~4_combout  & ((!\inst19|Add2~21 ) # (!\inst19|Add0~22_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datab(\inst19|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~21 ),
	.combout(\inst19|Add2~22_combout ),
	.cout(\inst19|Add2~23 ));
// synopsys translate_off
defparam \inst19|Add2~22 .lut_mask = 16'h9617;
defparam \inst19|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \inst19|OUT~7 (
// Equation(s):
// \inst19|OUT~7_combout  = (\multiplexer_ALUSrcAR|out[11]~4_combout  & \multiplexer_ALUSrcBR|out[11]~4_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~7 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~34 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~34_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~7_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~22_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\inst19|Add2~22_combout ),
	.datab(\multiplexer_DRSrc|out[13]~11_combout ),
	.datac(\inst19|OUT~7_combout ),
	.datad(\multiplexer_DRSrc|out[13]~102_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~34 .lut_mask = 16'hC0BB;
defparam \multiplexer_DRSrc|out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~35 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~35_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[11]~34_combout  & ((\inst19|Add1~22_combout ))) # (!\multiplexer_DRSrc|out[11]~34_combout  & (\inst19|OUT~6_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[11]~34_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~101_combout ),
	.datab(\inst19|OUT~6_combout ),
	.datac(\inst19|Add1~22_combout ),
	.datad(\multiplexer_DRSrc|out[11]~34_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~35 .lut_mask = 16'hF588;
defparam \multiplexer_DRSrc|out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~36 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~36_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[11]~4_combout ) # ((\multiplexer_ALUSrcBR|out[11]~4_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[11]~35_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\multiplexer_DRSrc|out[11]~35_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~36 .lut_mask = 16'hFDA8;
defparam \multiplexer_DRSrc|out[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \inst21|ShiftRight0~47 (
// Equation(s):
// \inst21|ShiftRight0~47_combout  = ((!\IR|q [2] & !\IR|q [3])) # (!\multiplexer_ALUSrcBR|out[15]~0_combout )

	.dataa(\IR|q [2]),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(\IR|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~47 .lut_mask = 16'h3737;
defparam \inst21|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \inst21|ShiftRight0~7 (
// Equation(s):
// \inst21|ShiftRight0~7_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[14]~1_combout  & ((\IR|q [1])))) # (!\IR|q [0] & (((\multiplexer_ALUSrcBR|out[11]~4_combout  & !\IR|q [1]))))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\IR|q [0]),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~7 .lut_mask = 16'h8830;
defparam \inst21|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \inst21|ShiftRight0~8 (
// Equation(s):
// \inst21|ShiftRight0~8_combout  = (\IR|q [1] & (((\multiplexer_ALUSrcBR|out[13]~2_combout  & !\IR|q [0])))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[12]~3_combout  & ((\IR|q [0]))))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~8 .lut_mask = 16'h44A0;
defparam \inst21|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \inst21|ShiftRight0~9 (
// Equation(s):
// \inst21|ShiftRight0~9_combout  = ((\inst21|Equal4~0_combout  & ((\inst21|ShiftRight0~7_combout ) # (\inst21|ShiftRight0~8_combout )))) # (!\inst21|ShiftRight0~47_combout )

	.dataa(\inst21|ShiftRight0~47_combout ),
	.datab(\inst21|ShiftRight0~7_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~9 .lut_mask = 16'hF5D5;
defparam \inst21|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \inst21|Mux0~0 (
// Equation(s):
// \inst21|Mux0~0_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[4]~11_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[5]~10_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~0 .lut_mask = 16'hFC0C;
defparam \inst21|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \inst21|Mux0~3 (
// Equation(s):
// \inst21|Mux0~3_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[6]~9_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[7]~8_combout )))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~3 .lut_mask = 16'hD8D8;
defparam \inst21|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \inst21|ShiftLeft1~45 (
// Equation(s):
// \inst21|ShiftLeft1~45_combout  = (\IR|q [2] & ((\IR|q [1] & (\inst21|Mux0~0_combout )) # (!\IR|q [1] & ((\inst21|Mux0~3_combout )))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~0_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~45 .lut_mask = 16'hD080;
defparam \inst21|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \inst21|Mux0~8 (
// Equation(s):
// \inst21|Mux0~8_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[14]~1_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[15]~0_combout ))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~8 .lut_mask = 16'hF0AA;
defparam \inst21|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \inst21|Mux0~1 (
// Equation(s):
// \inst21|Mux0~1_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[0]~15_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[1]~14_combout )))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~1 .lut_mask = 16'hCFC0;
defparam \inst21|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \inst21|Mux0~2 (
// Equation(s):
// \inst21|Mux0~2_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[2]~13_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[3]~12_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datac(\IR|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~2 .lut_mask = 16'hACAC;
defparam \inst21|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \inst21|ShiftLeft0~28 (
// Equation(s):
// \inst21|ShiftLeft0~28_combout  = (\IR|q [1] & (\inst21|Mux0~1_combout )) # (!\IR|q [1] & ((\inst21|Mux0~2_combout )))

	.dataa(\IR|q [1]),
	.datab(gnd),
	.datac(\inst21|Mux0~1_combout ),
	.datad(\inst21|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~28 .lut_mask = 16'hF5A0;
defparam \inst21|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \inst21|Mux0~6 (
// Equation(s):
// \inst21|Mux0~6_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[12]~3_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[13]~2_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~6 .lut_mask = 16'hF0CC;
defparam \inst21|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \inst21|ShiftLeft0~46 (
// Equation(s):
// \inst21|ShiftLeft0~46_combout  = (\IR|q [2] & (((\inst21|Mux0~6_combout  & \IR|q [1])))) # (!\IR|q [2] & (\inst21|ShiftLeft0~28_combout ))

	.dataa(\inst21|ShiftLeft0~28_combout ),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~6_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~46 .lut_mask = 16'hE222;
defparam \inst21|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \inst21|ShiftLeft0~72 (
// Equation(s):
// \inst21|ShiftLeft0~72_combout  = (\inst21|ShiftLeft0~46_combout ) # ((!\IR|q [1] & (\IR|q [2] & \inst21|Mux0~8_combout )))

	.dataa(\IR|q [1]),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~8_combout ),
	.datad(\inst21|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~72 .lut_mask = 16'hFF40;
defparam \inst21|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~22 (
// Equation(s):
// \inst21|ShiftLeft1~22_combout  = (!\IR|q [2] & \IR|q [1])

	.dataa(gnd),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~22 .lut_mask = 16'h3030;
defparam \inst21|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \inst21|ShiftRight1~8 (
// Equation(s):
// \inst21|ShiftRight1~8_combout  = (!\IR|q [2] & !\IR|q [1])

	.dataa(gnd),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~8 .lut_mask = 16'h0303;
defparam \inst21|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \inst21|Mux0~5 (
// Equation(s):
// \inst21|Mux0~5_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[10]~5_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[11]~4_combout )))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~5 .lut_mask = 16'hCCF0;
defparam \inst21|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \inst21|ShiftLeft1~44 (
// Equation(s):
// \inst21|ShiftLeft1~44_combout  = (\inst21|Mux0~4_combout  & ((\inst21|ShiftLeft1~22_combout ) # ((\inst21|ShiftRight1~8_combout  & \inst21|Mux0~5_combout )))) # (!\inst21|Mux0~4_combout  & (((\inst21|ShiftRight1~8_combout  & \inst21|Mux0~5_combout ))))

	.dataa(\inst21|Mux0~4_combout ),
	.datab(\inst21|ShiftLeft1~22_combout ),
	.datac(\inst21|ShiftRight1~8_combout ),
	.datad(\inst21|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~44 .lut_mask = 16'hF888;
defparam \inst21|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \inst21|ShiftLeft0~73 (
// Equation(s):
// \inst21|ShiftLeft0~73_combout  = (\IR|q [3] & (((\inst21|ShiftLeft0~72_combout )))) # (!\IR|q [3] & ((\inst21|ShiftLeft1~45_combout ) # ((\inst21|ShiftLeft1~44_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~45_combout ),
	.datac(\inst21|ShiftLeft0~72_combout ),
	.datad(\inst21|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~73 .lut_mask = 16'hF5E4;
defparam \inst21|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \inst21|ShiftLeft1~46 (
// Equation(s):
// \inst21|ShiftLeft1~46_combout  = (\inst21|ShiftLeft1~45_combout ) # (\inst21|ShiftLeft1~44_combout )

	.dataa(gnd),
	.datab(\inst21|ShiftLeft1~45_combout ),
	.datac(gnd),
	.datad(\inst21|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~46 .lut_mask = 16'hFFCC;
defparam \inst21|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \inst21|ShiftLeft1~65 (
// Equation(s):
// \inst21|ShiftLeft1~65_combout  = (\IR|q [3] & (((\inst21|ShiftLeft0~28_combout  & !\IR|q [2])))) # (!\IR|q [3] & (\inst21|ShiftLeft1~46_combout ))

	.dataa(\inst21|ShiftLeft1~46_combout ),
	.datab(\inst21|ShiftLeft0~28_combout ),
	.datac(\IR|q [2]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~65 .lut_mask = 16'h0CAA;
defparam \inst21|ShiftLeft1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~32 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~32_combout  = (\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout ) # ((\inst21|ShiftLeft1~65_combout )))) # (!\inst11|ALUOp[0]~3_combout  & (!\inst11|ALUOp[1]~4_combout  & (\inst21|ShiftLeft0~73_combout )))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftLeft0~73_combout ),
	.datad(\inst21|ShiftLeft1~65_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~32 .lut_mask = 16'hBA98;
defparam \multiplexer_DRSrc|out[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \inst21|ShiftRight1~13 (
// Equation(s):
// \inst21|ShiftRight1~13_combout  = (\inst21|ShiftLeft1~28_combout  & (\multiplexer_ALUSrcBR|out[15]~0_combout  & (!\IR|q [1] & !\IR|q [0])))

	.dataa(\inst21|ShiftLeft1~28_combout ),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~13 .lut_mask = 16'h0008;
defparam \inst21|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \inst21|ShiftRight1~14 (
// Equation(s):
// \inst21|ShiftRight1~14_combout  = (\inst21|ShiftRight1~13_combout ) # ((\inst21|Equal4~0_combout  & ((\inst21|ShiftRight0~7_combout ) # (\inst21|ShiftRight0~8_combout ))))

	.dataa(\inst21|ShiftRight1~13_combout ),
	.datab(\inst21|ShiftRight0~7_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~14 .lut_mask = 16'hFAEA;
defparam \inst21|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~33 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~33_combout  = (\multiplexer_DRSrc|out[11]~32_combout  & (((\inst21|ShiftRight1~14_combout ) # (!\inst11|ALUOp[1]~4_combout )))) # (!\multiplexer_DRSrc|out[11]~32_combout  & (\inst21|ShiftRight0~9_combout  & 
// ((\inst11|ALUOp[1]~4_combout ))))

	.dataa(\inst21|ShiftRight0~9_combout ),
	.datab(\multiplexer_DRSrc|out[11]~32_combout ),
	.datac(\inst21|ShiftRight1~14_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~33 .lut_mask = 16'hE2CC;
defparam \multiplexer_DRSrc|out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[11]~37 (
// Equation(s):
// \multiplexer_DRSrc|out[11]~37_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[11]~33_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[11]~36_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[11]~36_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\multiplexer_DRSrc|out[11]~33_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[11]~37 .lut_mask = 16'h0E04;
defparam \multiplexer_DRSrc|out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb inst15(
// Equation(s):
// \inst15~combout  = (\inst11|systemRunning~q  & \inst10|p3_slave~q )

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(\inst10|p3_slave~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15~combout ),
	.cout());
// synopsys translate_off
defparam inst15.lut_mask = 16'hA0A0;
defparam inst15.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \DR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[11] .is_wysiwyg = "true";
defparam \DR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cycloneive_lcell_comb \multiplexer_memToReg|out[11]~4 (
// Equation(s):
// \multiplexer_memToReg|out[11]~4_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [11]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [11]))

	.dataa(gnd),
	.datab(\MDR|q [11]),
	.datac(\DR|q [11]),
	.datad(\inst11|memToReg~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[11]~4 .lut_mask = 16'hF0CC;
defparam \multiplexer_memToReg|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \PC|q~5 (
// Equation(s):
// \PC|q~5_combout  = (\inst11|branch~3_combout  & (\multiplexer_memToReg|out[11]~4_combout )) # (!\inst11|branch~3_combout  & ((\inst18|pc_post[11]~22_combout )))

	.dataa(\multiplexer_memToReg|out[11]~4_combout ),
	.datab(gnd),
	.datac(\inst11|branch~3_combout ),
	.datad(\inst18|pc_post[11]~22_combout ),
	.cin(gnd),
	.combout(\PC|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~5 .lut_mask = 16'hAFA0;
defparam \PC|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \PC|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[11] .is_wysiwyg = "true";
defparam \PC|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneive_lcell_comb \inst18|pc_post[11]~22 (
// Equation(s):
// \inst18|pc_post[11]~22_combout  = (\PC|q [11] & (!\inst18|pc_post[10]~21 )) # (!\PC|q [11] & ((\inst18|pc_post[10]~21 ) # (GND)))
// \inst18|pc_post[11]~23  = CARRY((!\inst18|pc_post[10]~21 ) # (!\PC|q [11]))

	.dataa(gnd),
	.datab(\PC|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[10]~21 ),
	.combout(\inst18|pc_post[11]~22_combout ),
	.cout(\inst18|pc_post[11]~23 ));
// synopsys translate_off
defparam \inst18|pc_post[11]~22 .lut_mask = 16'h3C3F;
defparam \inst18|pc_post[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N22
cycloneive_lcell_comb \inst13|r~12 (
// Equation(s):
// \inst13|r~12_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [11])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [11])))))

	.dataa(\inst11|memToReg~0_combout ),
	.datab(\DR|q [11]),
	.datac(\reset~input_o ),
	.datad(\MDR|q [11]),
	.cin(gnd),
	.combout(\inst13|r~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~12 .lut_mask = 16'h0D08;
defparam \inst13|r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N1
dffeas \inst13|r[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][11] .is_wysiwyg = "true";
defparam \inst13|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \inst13|r[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][11] .is_wysiwyg = "true";
defparam \inst13|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneive_lcell_comb \inst13|Mux20~0 (
// Equation(s):
// \inst13|Mux20~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][11]~q )) # (!\IR|q [8] & ((\inst13|r[4][11]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][11]~q ),
	.datac(\inst13|r[4][11]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux20~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \inst13|r[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][11] .is_wysiwyg = "true";
defparam \inst13|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N11
dffeas \inst13|r[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][11] .is_wysiwyg = "true";
defparam \inst13|r[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N10
cycloneive_lcell_comb \inst13|Mux20~1 (
// Equation(s):
// \inst13|Mux20~1_combout  = (\inst13|Mux20~0_combout  & (((\inst13|r[7][11]~q ) # (!\IR|q [9])))) # (!\inst13|Mux20~0_combout  & (\inst13|r[6][11]~q  & ((\IR|q [9]))))

	.dataa(\inst13|Mux20~0_combout ),
	.datab(\inst13|r[6][11]~q ),
	.datac(\inst13|r[7][11]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux20~1 .lut_mask = 16'hE4AA;
defparam \inst13|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \inst13|r[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][11] .is_wysiwyg = "true";
defparam \inst13|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N29
dffeas \inst13|r[0][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][11] .is_wysiwyg = "true";
defparam \inst13|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N28
cycloneive_lcell_comb \inst13|Mux20~2 (
// Equation(s):
// \inst13|Mux20~2_combout  = (\IR|q [9] & ((\inst13|r[2][11]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][11]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][11]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][11]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux20~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N11
dffeas \inst13|r[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][11] .is_wysiwyg = "true";
defparam \inst13|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \inst13|r[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][11] .is_wysiwyg = "true";
defparam \inst13|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cycloneive_lcell_comb \inst13|Mux20~3 (
// Equation(s):
// \inst13|Mux20~3_combout  = (\IR|q [8] & ((\inst13|Mux20~2_combout  & ((\inst13|r[3][11]~q ))) # (!\inst13|Mux20~2_combout  & (\inst13|r[1][11]~q )))) # (!\IR|q [8] & (\inst13|Mux20~2_combout ))

	.dataa(\IR|q [8]),
	.datab(\inst13|Mux20~2_combout ),
	.datac(\inst13|r[1][11]~q ),
	.datad(\inst13|r[3][11]~q ),
	.cin(gnd),
	.combout(\inst13|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux20~3 .lut_mask = 16'hEC64;
defparam \inst13|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \inst13|Mux20~4 (
// Equation(s):
// \inst13|Mux20~4_combout  = (\IR|q [10] & (\inst13|Mux20~1_combout )) # (!\IR|q [10] & ((\inst13|Mux20~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux20~1_combout ),
	.datac(\inst13|Mux20~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux20~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N29
dffeas \BR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[11] .is_wysiwyg = "true";
defparam \BR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[11]~4 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[11]~4_combout  = (\IR|q [14] & (((\BR|q [11])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[11]~22_combout )) # (!\IR|q [15] & ((\BR|q [11])))))

	.dataa(\inst18|pc_post[11]~22_combout ),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\BR|q [11]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[11]~4 .lut_mask = 16'hEF20;
defparam \multiplexer_ALUSrcBR|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \inst19|Add1~24 (
// Equation(s):
// \inst19|Add1~24_combout  = ((\multiplexer_ALUSrcBR|out[12]~3_combout  $ (\multiplexer_ALUSrcAR|out[12]~3_combout  $ (!\inst19|Add1~23 )))) # (GND)
// \inst19|Add1~25  = CARRY((\multiplexer_ALUSrcBR|out[12]~3_combout  & ((\multiplexer_ALUSrcAR|out[12]~3_combout ) # (!\inst19|Add1~23 ))) # (!\multiplexer_ALUSrcBR|out[12]~3_combout  & (\multiplexer_ALUSrcAR|out[12]~3_combout  & !\inst19|Add1~23 )))

	.dataa(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datab(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~23 ),
	.combout(\inst19|Add1~24_combout ),
	.cout(\inst19|Add1~25 ));
// synopsys translate_off
defparam \inst19|Add1~24 .lut_mask = 16'h698E;
defparam \inst19|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \inst19|OUT~4 (
// Equation(s):
// \inst19|OUT~4_combout  = \multiplexer_ALUSrcBR|out[12]~3_combout  $ (\multiplexer_ALUSrcAR|out[12]~3_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~4 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \inst19|Add0~24 (
// Equation(s):
// \inst19|Add0~24_combout  = (\multiplexer_ALUSrcBR|out[12]~3_combout  & (!\inst19|Add0~23  & VCC)) # (!\multiplexer_ALUSrcBR|out[12]~3_combout  & (\inst19|Add0~23  $ (GND)))
// \inst19|Add0~25  = CARRY((!\multiplexer_ALUSrcBR|out[12]~3_combout  & !\inst19|Add0~23 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~23 ),
	.combout(\inst19|Add0~24_combout ),
	.cout(\inst19|Add0~25 ));
// synopsys translate_off
defparam \inst19|Add0~24 .lut_mask = 16'h3C03;
defparam \inst19|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \inst19|Add2~24 (
// Equation(s):
// \inst19|Add2~24_combout  = ((\multiplexer_ALUSrcAR|out[12]~3_combout  $ (\inst19|Add0~24_combout  $ (!\inst19|Add2~23 )))) # (GND)
// \inst19|Add2~25  = CARRY((\multiplexer_ALUSrcAR|out[12]~3_combout  & ((\inst19|Add0~24_combout ) # (!\inst19|Add2~23 ))) # (!\multiplexer_ALUSrcAR|out[12]~3_combout  & (\inst19|Add0~24_combout  & !\inst19|Add2~23 )))

	.dataa(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datab(\inst19|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~23 ),
	.combout(\inst19|Add2~24_combout ),
	.cout(\inst19|Add2~25 ));
// synopsys translate_off
defparam \inst19|Add2~24 .lut_mask = 16'h698E;
defparam \inst19|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \inst19|OUT~5 (
// Equation(s):
// \inst19|OUT~5_combout  = (\multiplexer_ALUSrcAR|out[12]~3_combout  & \multiplexer_ALUSrcBR|out[12]~3_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~5 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~26 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~26_combout  = (\multiplexer_DRSrc|out[13]~102_combout  & (((\inst19|OUT~5_combout  & \multiplexer_DRSrc|out[13]~11_combout )))) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~24_combout ) # 
// ((!\multiplexer_DRSrc|out[13]~11_combout ))))

	.dataa(\inst19|Add2~24_combout ),
	.datab(\multiplexer_DRSrc|out[13]~102_combout ),
	.datac(\inst19|OUT~5_combout ),
	.datad(\multiplexer_DRSrc|out[13]~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~26 .lut_mask = 16'hE233;
defparam \multiplexer_DRSrc|out[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~27 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~27_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[12]~26_combout  & (\inst19|Add1~24_combout )) # (!\multiplexer_DRSrc|out[12]~26_combout  & ((\inst19|OUT~4_combout ))))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[12]~26_combout ))))

	.dataa(\inst19|Add1~24_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|OUT~4_combout ),
	.datad(\multiplexer_DRSrc|out[12]~26_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~27 .lut_mask = 16'hBBC0;
defparam \multiplexer_DRSrc|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~16 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~16_combout  = (!\IR|q [6] & (\IR|q [15] & (\IR|q [14] & \IR|q [7])))

	.dataa(\IR|q [6]),
	.datab(\IR|q [15]),
	.datac(\IR|q [14]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~16 .lut_mask = 16'h4000;
defparam \multiplexer_DRSrc|out[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \inst21|ShiftLeft0~29 (
// Equation(s):
// \inst21|ShiftLeft0~29_combout  = (\IR|q [2] & \IR|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR|q [2]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~29 .lut_mask = 16'hF000;
defparam \inst21|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \inst21|ShiftLeft1~34 (
// Equation(s):
// \inst21|ShiftLeft1~34_combout  = (\IR|q [0] & (((\IR|q [1])))) # (!\IR|q [0] & ((\IR|q [1] & (\multiplexer_ALUSrcBR|out[6]~9_combout )) # (!\IR|q [1] & ((\multiplexer_ALUSrcBR|out[8]~7_combout )))))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~34 .lut_mask = 16'hEE50;
defparam \inst21|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~35 (
// Equation(s):
// \inst21|ShiftLeft1~35_combout  = (\IR|q [0] & ((\inst21|ShiftLeft1~34_combout  & ((\multiplexer_ALUSrcBR|out[5]~10_combout ))) # (!\inst21|ShiftLeft1~34_combout  & (\multiplexer_ALUSrcBR|out[7]~8_combout )))) # (!\IR|q [0] & (\inst21|ShiftLeft1~34_combout 
// ))

	.dataa(\IR|q [0]),
	.datab(\inst21|ShiftLeft1~34_combout ),
	.datac(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datad(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~35 .lut_mask = 16'hEC64;
defparam \inst21|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \inst21|ShiftLeft1~37 (
// Equation(s):
// \inst21|ShiftLeft1~37_combout  = (!\IR|q [1] & ((\multiplexer_ALUSrcBR|out[11]~4_combout ) # (!\IR|q [0])))

	.dataa(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datab(gnd),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~37 .lut_mask = 16'h0A0F;
defparam \inst21|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~36 (
// Equation(s):
// \inst21|ShiftLeft1~36_combout  = (\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[9]~6_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[10]~5_combout )))))

	.dataa(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~36 .lut_mask = 16'hA0C0;
defparam \inst21|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \inst21|ShiftLeft1~38 (
// Equation(s):
// \inst21|ShiftLeft1~38_combout  = (\inst21|ShiftLeft1~36_combout ) # ((\inst21|ShiftLeft1~37_combout  & ((\IR|q [0]) # (\multiplexer_ALUSrcBR|out[12]~3_combout ))))

	.dataa(\inst21|ShiftLeft1~37_combout ),
	.datab(\inst21|ShiftLeft1~36_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~38 .lut_mask = 16'hEEEC;
defparam \inst21|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \inst21|ShiftLeft1~39 (
// Equation(s):
// \inst21|ShiftLeft1~39_combout  = (\inst21|ShiftLeft1~28_combout  & (!\inst21|ShiftLeft1~35_combout  & ((!\inst21|Equal4~0_combout ) # (!\inst21|ShiftLeft1~38_combout )))) # (!\inst21|ShiftLeft1~28_combout  & (((!\inst21|Equal4~0_combout ) # 
// (!\inst21|ShiftLeft1~38_combout ))))

	.dataa(\inst21|ShiftLeft1~28_combout ),
	.datab(\inst21|ShiftLeft1~35_combout ),
	.datac(\inst21|ShiftLeft1~38_combout ),
	.datad(\inst21|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~39 .lut_mask = 16'h0777;
defparam \inst21|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \inst21|ShiftLeft1~41 (
// Equation(s):
// \inst21|ShiftLeft1~41_combout  = (\IR|q [0] & (((\multiplexer_ALUSrcBR|out[3]~12_combout  & !\IR|q [1])))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[2]~13_combout  & ((\IR|q [1]))))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datac(\IR|q [0]),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~41 .lut_mask = 16'h0AC0;
defparam \inst21|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \inst21|ShiftLeft1~40 (
// Equation(s):
// \inst21|ShiftLeft1~40_combout  = (\IR|q [0] & (((\multiplexer_ALUSrcBR|out[1]~14_combout  & \IR|q [1])))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[4]~11_combout  & ((!\IR|q [1]))))

	.dataa(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datab(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datac(\IR|q [0]),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~40 .lut_mask = 16'hC00A;
defparam \inst21|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \inst21|ShiftLeft1~42 (
// Equation(s):
// \inst21|ShiftLeft1~42_combout  = (\inst21|ShiftLeft1~41_combout ) # (\inst21|ShiftLeft1~40_combout )

	.dataa(\inst21|ShiftLeft1~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst21|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~42 .lut_mask = 16'hFFAA;
defparam \inst21|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \inst21|ShiftLeft1~64 (
// Equation(s):
// \inst21|ShiftLeft1~64_combout  = (\inst21|ShiftLeft1~39_combout  & ((\IR|q [2]) # ((!\IR|q [3]) # (!\inst21|ShiftLeft1~42_combout ))))

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftLeft1~39_combout ),
	.datac(\inst21|ShiftLeft1~42_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~64 .lut_mask = 16'h8CCC;
defparam \inst21|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \inst21|ShiftLeft0~43 (
// Equation(s):
// \inst21|ShiftLeft0~43_combout  = (!\IR|q [1] & !\IR|q [0])

	.dataa(\IR|q [1]),
	.datab(gnd),
	.datac(\IR|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~43 .lut_mask = 16'h0505;
defparam \inst21|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \inst21|ShiftLeft1~43 (
// Equation(s):
// \inst21|ShiftLeft1~43_combout  = ((\inst21|ShiftLeft0~29_combout  & (\multiplexer_ALUSrcBR|out[0]~15_combout  & \inst21|ShiftLeft0~43_combout ))) # (!\inst21|ShiftLeft1~64_combout )

	.dataa(\inst21|ShiftLeft0~29_combout ),
	.datab(\inst21|ShiftLeft1~64_combout ),
	.datac(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datad(\inst21|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~43 .lut_mask = 16'hB333;
defparam \inst21|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneive_lcell_comb \inst13|r~0 (
// Equation(s):
// \inst13|r~0_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [15]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [15]))))

	.dataa(\MDR|q [15]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [15]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst13|r~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~0 .lut_mask = 16'h00E2;
defparam \inst13|r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \inst13|r[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][15] .is_wysiwyg = "true";
defparam \inst13|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \inst13|r[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][15] .is_wysiwyg = "true";
defparam \inst13|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneive_lcell_comb \inst13|Mux16~0 (
// Equation(s):
// \inst13|Mux16~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][15]~q )) # (!\IR|q [8] & ((\inst13|r[4][15]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][15]~q ),
	.datac(\inst13|r[4][15]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux16~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \inst13|r[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][15] .is_wysiwyg = "true";
defparam \inst13|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N3
dffeas \inst13|r[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][15] .is_wysiwyg = "true";
defparam \inst13|r[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N2
cycloneive_lcell_comb \inst13|Mux16~1 (
// Equation(s):
// \inst13|Mux16~1_combout  = (\inst13|Mux16~0_combout  & (((\inst13|r[7][15]~q ) # (!\IR|q [9])))) # (!\inst13|Mux16~0_combout  & (\inst13|r[6][15]~q  & ((\IR|q [9]))))

	.dataa(\inst13|Mux16~0_combout ),
	.datab(\inst13|r[6][15]~q ),
	.datac(\inst13|r[7][15]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux16~1 .lut_mask = 16'hE4AA;
defparam \inst13|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \inst13|r[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][15] .is_wysiwyg = "true";
defparam \inst13|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \inst13|r[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][15] .is_wysiwyg = "true";
defparam \inst13|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N27
dffeas \inst13|r[0][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][15] .is_wysiwyg = "true";
defparam \inst13|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N1
dffeas \inst13|r[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][15] .is_wysiwyg = "true";
defparam \inst13|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cycloneive_lcell_comb \inst13|Mux16~2 (
// Equation(s):
// \inst13|Mux16~2_combout  = (\IR|q [8] & ((\IR|q [9]) # ((\inst13|r[1][15]~q )))) # (!\IR|q [8] & (!\IR|q [9] & (\inst13|r[0][15]~q )))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][15]~q ),
	.datad(\inst13|r[1][15]~q ),
	.cin(gnd),
	.combout(\inst13|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux16~2 .lut_mask = 16'hBA98;
defparam \inst13|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneive_lcell_comb \inst13|Mux16~3 (
// Equation(s):
// \inst13|Mux16~3_combout  = (\IR|q [9] & ((\inst13|Mux16~2_combout  & (\inst13|r[3][15]~q )) # (!\inst13|Mux16~2_combout  & ((\inst13|r[2][15]~q ))))) # (!\IR|q [9] & (((\inst13|Mux16~2_combout ))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[3][15]~q ),
	.datac(\inst13|r[2][15]~q ),
	.datad(\inst13|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux16~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
cycloneive_lcell_comb \inst13|Mux16~4 (
// Equation(s):
// \inst13|Mux16~4_combout  = (\IR|q [10] & (\inst13|Mux16~1_combout )) # (!\IR|q [10] & ((\inst13|Mux16~3_combout )))

	.dataa(\inst13|Mux16~1_combout ),
	.datab(\IR|q [10]),
	.datac(\inst13|Mux16~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux16~4 .lut_mask = 16'hB8B8;
defparam \inst13|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N13
dffeas \BR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[15] .is_wysiwyg = "true";
defparam \BR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_lcell_comb \inst21|ShiftLeft0~38 (
// Equation(s):
// \inst21|ShiftLeft0~38_combout  = (\IR|q [14] & (((\BR|q [15])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[15]~30_combout )) # (!\IR|q [15] & ((\BR|q [15])))))

	.dataa(\inst18|pc_post[15]~30_combout ),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\BR|q [15]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~38 .lut_mask = 16'hEF20;
defparam \inst21|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneive_lcell_comb \inst21|ShiftLeft0~44 (
// Equation(s):
// \inst21|ShiftLeft0~44_combout  = (\IR|q [1] & (((\multiplexer_ALUSrcBR|out[13]~2_combout )) # (!\IR|q [0]))) # (!\IR|q [1] & (\IR|q [0] & (\inst21|ShiftLeft0~38_combout )))

	.dataa(\IR|q [1]),
	.datab(\IR|q [0]),
	.datac(\inst21|ShiftLeft0~38_combout ),
	.datad(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~44 .lut_mask = 16'hEA62;
defparam \inst21|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneive_lcell_comb \inst21|ShiftLeft0~45 (
// Equation(s):
// \inst21|ShiftLeft0~45_combout  = (\IR|q [0] & (((\inst21|ShiftLeft0~44_combout )))) # (!\IR|q [0] & ((\inst21|ShiftLeft0~44_combout  & (\multiplexer_ALUSrcBR|out[14]~1_combout )) # (!\inst21|ShiftLeft0~44_combout  & 
// ((\multiplexer_ALUSrcBR|out[0]~15_combout )))))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\IR|q [0]),
	.datac(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datad(\inst21|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~45 .lut_mask = 16'hEE30;
defparam \inst21|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \inst21|ShiftLeft0~71 (
// Equation(s):
// \inst21|ShiftLeft0~71_combout  = ((\IR|q [2] & (\inst21|ShiftLeft0~45_combout  & \IR|q [3]))) # (!\inst21|ShiftLeft1~64_combout )

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftLeft0~45_combout ),
	.datac(\inst21|ShiftLeft1~64_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~71 .lut_mask = 16'h8F0F;
defparam \inst21|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~28 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~28_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout )))) # (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & (\inst21|ShiftLeft1~43_combout )) # (!\inst11|ALUOp[0]~3_combout  & 
// ((\inst21|ShiftLeft0~71_combout )))))

	.dataa(\inst21|ShiftLeft1~43_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~28 .lut_mask = 16'hE3E0;
defparam \multiplexer_DRSrc|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \inst21|ShiftRight1~12 (
// Equation(s):
// \inst21|ShiftRight1~12_combout  = (\inst21|Equal4~0_combout  & ((\IR|q [1] & ((\inst21|Mux0~7_combout ))) # (!\IR|q [1] & (\inst21|Mux0~9_combout ))))

	.dataa(\inst21|Mux0~9_combout ),
	.datab(\inst21|Equal4~0_combout ),
	.datac(\inst21|Mux0~7_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~12 .lut_mask = 16'hC088;
defparam \inst21|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~29 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~29_combout  = (\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftRight1~12_combout ) # ((!\multiplexer_DRSrc|out[12]~28_combout  & !\inst21|ShiftRight0~47_combout )))) # (!\inst11|ALUOp[1]~4_combout  & 
// (\multiplexer_DRSrc|out[12]~28_combout ))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\multiplexer_DRSrc|out[12]~28_combout ),
	.datac(\inst21|ShiftRight0~47_combout ),
	.datad(\inst21|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~29 .lut_mask = 16'hEE46;
defparam \multiplexer_DRSrc|out[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~15 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~15_combout  = (!\multiplexer_DRSrc|out[13]~14_combout  & (!\inst11|Equal8~1_combout  & !\inst11|Equal6~1_combout ))

	.dataa(gnd),
	.datab(\multiplexer_DRSrc|out[13]~14_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\inst11|Equal6~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~15 .lut_mask = 16'h0003;
defparam \multiplexer_DRSrc|out[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~30 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~30_combout  = (\multiplexer_DRSrc|out[12]~27_combout  & ((\multiplexer_DRSrc|out[14]~15_combout ) # ((\multiplexer_DRSrc|out[14]~16_combout  & \multiplexer_DRSrc|out[12]~29_combout )))) # (!\multiplexer_DRSrc|out[12]~27_combout  
// & (\multiplexer_DRSrc|out[14]~16_combout  & (\multiplexer_DRSrc|out[12]~29_combout )))

	.dataa(\multiplexer_DRSrc|out[12]~27_combout ),
	.datab(\multiplexer_DRSrc|out[14]~16_combout ),
	.datac(\multiplexer_DRSrc|out[12]~29_combout ),
	.datad(\multiplexer_DRSrc|out[14]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~30 .lut_mask = 16'hEAC0;
defparam \multiplexer_DRSrc|out[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[12]~31 (
// Equation(s):
// \multiplexer_DRSrc|out[12]~31_combout  = (\multiplexer_DRSrc|out[12]~30_combout ) # ((\multiplexer_DRSrc|out[14]~18_combout  & ((\multiplexer_ALUSrcAR|out[12]~3_combout ) # (\multiplexer_ALUSrcBR|out[12]~3_combout ))))

	.dataa(\multiplexer_DRSrc|out[14]~18_combout ),
	.datab(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datad(\multiplexer_DRSrc|out[12]~30_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[12]~31 .lut_mask = 16'hFFA8;
defparam \multiplexer_DRSrc|out[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \DR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[12] .is_wysiwyg = "true";
defparam \DR|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N1
cycloneive_io_ibuf \externalInput[12]~input (
	.i(externalInput[12]),
	.ibar(gnd),
	.o(\externalInput[12]~input_o ));
// synopsys translate_off
defparam \externalInput[12]~input .bus_hold = "false";
defparam \externalInput[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \MDR|q~4 (
// Equation(s):
// \MDR|q~4_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & (\externalInput[12]~input_o )) # (!\inst11|Equal8~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12])))))

	.dataa(\externalInput[12]~input_o ),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\MDR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~4 .lut_mask = 16'hEF20;
defparam \MDR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N3
dffeas \MDR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[12] .is_wysiwyg = "true";
defparam \MDR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneive_lcell_comb \inst13|r~11 (
// Equation(s):
// \inst13|r~11_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [12])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [12])))))

	.dataa(\DR|q [12]),
	.datab(\reset~input_o ),
	.datac(\inst11|memToReg~0_combout ),
	.datad(\MDR|q [12]),
	.cin(gnd),
	.combout(\inst13|r~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~11 .lut_mask = 16'h2320;
defparam \inst13|r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \inst13|r[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][12] .is_wysiwyg = "true";
defparam \inst13|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneive_lcell_comb \inst13|Mux19~2 (
// Equation(s):
// \inst13|Mux19~2_combout  = (\IR|q [9] & ((\inst13|r[2][12]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][12]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][12]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][12]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux19~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N8
cycloneive_lcell_comb \inst13|Mux19~3 (
// Equation(s):
// \inst13|Mux19~3_combout  = (\inst13|Mux19~2_combout  & ((\inst13|r[3][12]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux19~2_combout  & (((\inst13|r[1][12]~q  & \IR|q [8]))))

	.dataa(\inst13|r[3][12]~q ),
	.datab(\inst13|Mux19~2_combout ),
	.datac(\inst13|r[1][12]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux19~3 .lut_mask = 16'hB8CC;
defparam \inst13|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cycloneive_lcell_comb \inst13|Mux19~0 (
// Equation(s):
// \inst13|Mux19~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][12]~q )) # (!\IR|q [8] & ((\inst13|r[4][12]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][12]~q ),
	.datac(\inst13|r[4][12]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux19~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N22
cycloneive_lcell_comb \inst13|Mux19~1 (
// Equation(s):
// \inst13|Mux19~1_combout  = (\inst13|Mux19~0_combout  & (((\inst13|r[7][12]~q ) # (!\IR|q [9])))) # (!\inst13|Mux19~0_combout  & (\inst13|r[6][12]~q  & ((\IR|q [9]))))

	.dataa(\inst13|Mux19~0_combout ),
	.datab(\inst13|r[6][12]~q ),
	.datac(\inst13|r[7][12]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux19~1 .lut_mask = 16'hE4AA;
defparam \inst13|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \inst13|Mux19~4 (
// Equation(s):
// \inst13|Mux19~4_combout  = (\IR|q [10] & ((\inst13|Mux19~1_combout ))) # (!\IR|q [10] & (\inst13|Mux19~3_combout ))

	.dataa(\inst13|Mux19~3_combout ),
	.datab(\inst13|Mux19~1_combout ),
	.datac(gnd),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux19~4 .lut_mask = 16'hCCAA;
defparam \inst13|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \BR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[12] .is_wysiwyg = "true";
defparam \BR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneive_lcell_comb \multiplexer_memToReg|out[12]~3 (
// Equation(s):
// \multiplexer_memToReg|out[12]~3_combout  = (\inst11|memToReg~0_combout  & (\DR|q [12])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [12])))

	.dataa(\DR|q [12]),
	.datab(gnd),
	.datac(\inst11|memToReg~0_combout ),
	.datad(\MDR|q [12]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[12]~3 .lut_mask = 16'hAFA0;
defparam \multiplexer_memToReg|out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \PC|q~4 (
// Equation(s):
// \PC|q~4_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[12]~3_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[12]~24_combout ))

	.dataa(gnd),
	.datab(\inst18|pc_post[12]~24_combout ),
	.datac(\inst11|branch~3_combout ),
	.datad(\multiplexer_memToReg|out[12]~3_combout ),
	.cin(gnd),
	.combout(\PC|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~4 .lut_mask = 16'hFC0C;
defparam \PC|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \PC|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[12] .is_wysiwyg = "true";
defparam \PC|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \inst18|pc_post[12]~24 (
// Equation(s):
// \inst18|pc_post[12]~24_combout  = (\PC|q [12] & (\inst18|pc_post[11]~23  $ (GND))) # (!\PC|q [12] & (!\inst18|pc_post[11]~23  & VCC))
// \inst18|pc_post[12]~25  = CARRY((\PC|q [12] & !\inst18|pc_post[11]~23 ))

	.dataa(\PC|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[11]~23 ),
	.combout(\inst18|pc_post[12]~24_combout ),
	.cout(\inst18|pc_post[12]~25 ));
// synopsys translate_off
defparam \inst18|pc_post[12]~24 .lut_mask = 16'hA50A;
defparam \inst18|pc_post[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[12]~3 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[12]~3_combout  = (\IR|q [14] & (\BR|q [12])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[12]~24_combout ))) # (!\IR|q [15] & (\BR|q [12]))))

	.dataa(\IR|q [14]),
	.datab(\BR|q [12]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[12]~24_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[12]~3 .lut_mask = 16'hDC8C;
defparam \multiplexer_ALUSrcBR|out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \inst21|Mux0~9 (
// Equation(s):
// \inst21|Mux0~9_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[13]~2_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[12]~3_combout )))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~9 .lut_mask = 16'hCCF0;
defparam \inst21|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \inst21|Mux0~10 (
// Equation(s):
// \inst21|Mux0~10_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[11]~4_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[10]~5_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~10 .lut_mask = 16'hF0CC;
defparam \inst21|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \inst21|ShiftRight0~11 (
// Equation(s):
// \inst21|ShiftRight0~11_combout  = (\inst21|Mux0~9_combout  & ((\inst21|ShiftLeft1~22_combout ) # ((\inst21|ShiftRight1~8_combout  & \inst21|Mux0~10_combout )))) # (!\inst21|Mux0~9_combout  & (((\inst21|ShiftRight1~8_combout  & \inst21|Mux0~10_combout ))))

	.dataa(\inst21|Mux0~9_combout ),
	.datab(\inst21|ShiftLeft1~22_combout ),
	.datac(\inst21|ShiftRight1~8_combout ),
	.datad(\inst21|Mux0~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~11 .lut_mask = 16'hF888;
defparam \inst21|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \inst21|ShiftLeft0~47 (
// Equation(s):
// \inst21|ShiftLeft0~47_combout  = (\IR|q [2] & !\IR|q [1])

	.dataa(gnd),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~47 .lut_mask = 16'h0C0C;
defparam \inst21|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \inst21|ShiftRight1~15 (
// Equation(s):
// \inst21|ShiftRight1~15_combout  = (!\IR|q [3] & ((\inst21|ShiftRight0~11_combout ) # ((\inst21|Mux0~7_combout  & \inst21|ShiftLeft0~47_combout ))))

	.dataa(\inst21|Mux0~7_combout ),
	.datab(\IR|q [3]),
	.datac(\inst21|ShiftRight0~11_combout ),
	.datad(\inst21|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~15 .lut_mask = 16'h3230;
defparam \inst21|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \inst21|ShiftLeft0~48 (
// Equation(s):
// \inst21|ShiftLeft0~48_combout  = (!\IR|q [1] & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[13]~2_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[14]~1_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\IR|q [0]),
	.datac(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~48 .lut_mask = 16'h00E2;
defparam \inst21|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \inst21|ShiftLeft0~33 (
// Equation(s):
// \inst21|ShiftLeft0~33_combout  = (\IR|q [1] & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[11]~4_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[12]~3_combout ))))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~33 .lut_mask = 16'hA088;
defparam \inst21|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \inst21|ShiftLeft0~49 (
// Equation(s):
// \inst21|ShiftLeft0~49_combout  = (\IR|q [2] & (\IR|q [3] & ((\inst21|ShiftLeft0~48_combout ) # (\inst21|ShiftLeft0~33_combout ))))

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftLeft0~48_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~49 .lut_mask = 16'hA080;
defparam \inst21|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneive_lcell_comb \inst21|ShiftLeft0~39 (
// Equation(s):
// \inst21|ShiftLeft0~39_combout  = (\IR|q [0] & ((\IR|q [1] & (\inst21|ShiftLeft0~38_combout )) # (!\IR|q [1] & ((\multiplexer_ALUSrcBR|out[1]~14_combout )))))

	.dataa(\IR|q [1]),
	.datab(\inst21|ShiftLeft0~38_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~39 .lut_mask = 16'hD800;
defparam \inst21|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \inst21|ShiftLeft0~40 (
// Equation(s):
// \inst21|ShiftLeft0~40_combout  = (\inst21|ShiftLeft0~39_combout ) # (\inst21|ShiftLeft1~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst21|ShiftLeft0~39_combout ),
	.datad(\inst21|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~40 .lut_mask = 16'hFFF0;
defparam \inst21|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \inst21|ShiftRight1~10 (
// Equation(s):
// \inst21|ShiftRight1~10_combout  = (!\IR|q [2] & \IR|q [3])

	.dataa(\IR|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~10 .lut_mask = 16'h5500;
defparam \inst21|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \inst21|ShiftLeft0~50 (
// Equation(s):
// \inst21|ShiftLeft0~50_combout  = (\inst21|ShiftLeft0~49_combout ) # (((\inst21|ShiftLeft0~40_combout  & \inst21|ShiftRight1~10_combout )) # (!\inst21|ShiftLeft1~47_combout ))

	.dataa(\inst21|ShiftLeft0~49_combout ),
	.datab(\inst21|ShiftLeft0~40_combout ),
	.datac(\inst21|ShiftLeft1~47_combout ),
	.datad(\inst21|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~50 .lut_mask = 16'hEFAF;
defparam \inst21|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \inst21|ShiftRight0~10 (
// Equation(s):
// \inst21|ShiftRight0~10_combout  = (\multiplexer_ALUSrcBR|out[15]~0_combout  & (\IR|q [1] & \IR|q [2]))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~10 .lut_mask = 16'hC000;
defparam \inst21|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \inst21|ShiftRight0~12 (
// Equation(s):
// \inst21|ShiftRight0~12_combout  = (\inst21|ShiftRight0~11_combout ) # ((\inst21|ShiftRight0~10_combout ) # ((\inst21|Mux0~7_combout  & \inst21|ShiftLeft0~47_combout )))

	.dataa(\inst21|Mux0~7_combout ),
	.datab(\inst21|ShiftLeft0~47_combout ),
	.datac(\inst21|ShiftRight0~11_combout ),
	.datad(\inst21|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~12 .lut_mask = 16'hFFF8;
defparam \inst21|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \inst21|ShiftRight0~13 (
// Equation(s):
// \inst21|ShiftRight0~13_combout  = (\IR|q [3] & ((\multiplexer_ALUSrcBR|out[15]~0_combout ))) # (!\IR|q [3] & (\inst21|ShiftRight0~12_combout ))

	.dataa(gnd),
	.datab(\inst21|ShiftRight0~12_combout ),
	.datac(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~13 .lut_mask = 16'hF0CC;
defparam \inst21|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~38 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~38_combout  = (\inst11|ALUOp[0]~3_combout  & (((\inst11|ALUOp[1]~4_combout )))) # (!\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftRight0~13_combout ))) # (!\inst11|ALUOp[1]~4_combout  & 
// (\inst21|ShiftLeft0~50_combout ))))

	.dataa(\inst21|ShiftLeft0~50_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst21|ShiftRight0~13_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~38 .lut_mask = 16'hFC22;
defparam \multiplexer_DRSrc|out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~39 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~39_combout  = (\inst11|ALUOp[0]~3_combout  & ((\multiplexer_DRSrc|out[10]~38_combout  & ((\inst21|ShiftRight1~15_combout ))) # (!\multiplexer_DRSrc|out[10]~38_combout  & (\inst21|ShiftLeft1~66_combout )))) # 
// (!\inst11|ALUOp[0]~3_combout  & (((\multiplexer_DRSrc|out[10]~38_combout ))))

	.dataa(\inst21|ShiftLeft1~66_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst21|ShiftRight1~15_combout ),
	.datad(\multiplexer_DRSrc|out[10]~38_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~39 .lut_mask = 16'hF388;
defparam \multiplexer_DRSrc|out[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \inst19|OUT~9 (
// Equation(s):
// \inst19|OUT~9_combout  = (\multiplexer_ALUSrcAR|out[10]~5_combout  & \multiplexer_ALUSrcBR|out[10]~5_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datac(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~9 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~40 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~40_combout  = (\multiplexer_DRSrc|out[13]~102_combout  & (((\inst19|OUT~9_combout  & \multiplexer_DRSrc|out[13]~11_combout )))) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~20_combout ) # 
// ((!\multiplexer_DRSrc|out[13]~11_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~102_combout ),
	.datab(\inst19|Add2~20_combout ),
	.datac(\inst19|OUT~9_combout ),
	.datad(\multiplexer_DRSrc|out[13]~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~40 .lut_mask = 16'hE455;
defparam \multiplexer_DRSrc|out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \inst19|OUT~8 (
// Equation(s):
// \inst19|OUT~8_combout  = \multiplexer_ALUSrcAR|out[10]~5_combout  $ (\multiplexer_ALUSrcBR|out[10]~5_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datac(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~8 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~41 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~41_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[10]~40_combout  & (\inst19|Add1~20_combout )) # (!\multiplexer_DRSrc|out[10]~40_combout  & ((\inst19|OUT~8_combout ))))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[10]~40_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~101_combout ),
	.datab(\inst19|Add1~20_combout ),
	.datac(\multiplexer_DRSrc|out[10]~40_combout ),
	.datad(\inst19|OUT~8_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~41 .lut_mask = 16'hDAD0;
defparam \multiplexer_DRSrc|out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~42 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~42_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[10]~5_combout ) # ((\multiplexer_ALUSrcBR|out[10]~5_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[10]~41_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datac(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datad(\multiplexer_DRSrc|out[10]~41_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~42 .lut_mask = 16'hFDA8;
defparam \multiplexer_DRSrc|out[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[10]~43 (
// Equation(s):
// \multiplexer_DRSrc|out[10]~43_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[10]~39_combout )) # (!\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[10]~42_combout )))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[10]~39_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\multiplexer_DRSrc|out[10]~42_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[10]~43 .lut_mask = 16'h0D08;
defparam \multiplexer_DRSrc|out[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \DR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[10] .is_wysiwyg = "true";
defparam \DR|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneive_lcell_comb \multiplexer_memToReg|out[10]~5 (
// Equation(s):
// \multiplexer_memToReg|out[10]~5_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [10]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [10]))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [10]),
	.datad(\DR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[10]~5 .lut_mask = 16'hFC30;
defparam \multiplexer_memToReg|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \PC|q~6 (
// Equation(s):
// \PC|q~6_combout  = (\inst11|branch~3_combout  & (\multiplexer_memToReg|out[10]~5_combout )) # (!\inst11|branch~3_combout  & ((\inst18|pc_post[10]~20_combout )))

	.dataa(\multiplexer_memToReg|out[10]~5_combout ),
	.datab(\inst18|pc_post[10]~20_combout ),
	.datac(\inst11|branch~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~6 .lut_mask = 16'hACAC;
defparam \PC|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \PC|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[10] .is_wysiwyg = "true";
defparam \PC|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \multiplexer_addressSrc|out[10]~10 (
// Equation(s):
// \multiplexer_addressSrc|out[10]~10_combout  = (\inst10|p4_master~q  & ((\DR|q [10]))) # (!\inst10|p4_master~q  & (\PC|q [10]))

	.dataa(\inst10|p4_master~q ),
	.datab(\PC|q [10]),
	.datac(gnd),
	.datad(\DR|q [10]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[10]~10 .lut_mask = 16'hEE44;
defparam \multiplexer_addressSrc|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \multiplexer_addressSrc|out[11]~11 (
// Equation(s):
// \multiplexer_addressSrc|out[11]~11_combout  = (\inst10|p4_master~q  & ((\DR|q [11]))) # (!\inst10|p4_master~q  & (\PC|q [11]))

	.dataa(\PC|q [11]),
	.datab(gnd),
	.datac(\DR|q [11]),
	.datad(\inst10|p4_master~q ),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[11]~11 .lut_mask = 16'hF0AA;
defparam \multiplexer_addressSrc|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [10],\AR|q [0]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [12],\AR|q [11]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneive_lcell_comb \inst13|Mux0~0 (
// Equation(s):
// \inst13|Mux0~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][15]~q )) # (!\IR|q [12] & ((\inst13|r[4][15]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][15]~q ),
	.datad(\inst13|r[4][15]~q ),
	.cin(gnd),
	.combout(\inst13|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N24
cycloneive_lcell_comb \inst13|Mux0~1 (
// Equation(s):
// \inst13|Mux0~1_combout  = (\inst13|Mux0~0_combout  & (((\inst13|r[7][15]~q )) # (!\IR|q [11]))) # (!\inst13|Mux0~0_combout  & (\IR|q [11] & (\inst13|r[5][15]~q )))

	.dataa(\inst13|Mux0~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][15]~q ),
	.datad(\inst13|r[7][15]~q ),
	.cin(gnd),
	.combout(\inst13|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N0
cycloneive_lcell_comb \inst13|Mux0~2 (
// Equation(s):
// \inst13|Mux0~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[1][15]~q ))) # (!\IR|q [11] & (\inst13|r[0][15]~q ))))

	.dataa(\inst13|r[0][15]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[1][15]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~2 .lut_mask = 16'hFC22;
defparam \inst13|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneive_lcell_comb \inst13|Mux0~3 (
// Equation(s):
// \inst13|Mux0~3_combout  = (\inst13|Mux0~2_combout  & (((\inst13|r[3][15]~q ) # (!\IR|q [12])))) # (!\inst13|Mux0~2_combout  & (\inst13|r[2][15]~q  & ((\IR|q [12]))))

	.dataa(\inst13|r[2][15]~q ),
	.datab(\inst13|Mux0~2_combout ),
	.datac(\inst13|r[3][15]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~3 .lut_mask = 16'hE2CC;
defparam \inst13|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cycloneive_lcell_comb \inst13|Mux0~4 (
// Equation(s):
// \inst13|Mux0~4_combout  = (\IR|q [13] & (\inst13|Mux0~1_combout )) # (!\IR|q [13] & ((\inst13|Mux0~3_combout )))

	.dataa(\inst13|Mux0~1_combout ),
	.datab(gnd),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~4 .lut_mask = 16'hAFA0;
defparam \inst13|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \AR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[15] .is_wysiwyg = "true";
defparam \AR|q[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [15],\AR|q [14]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAF7;
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0AA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFFCC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAAF0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [13],\AR|q [4]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA50;
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [5],\AR|q [3]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080;
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hAAF0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [9],\AR|q [8]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAACC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N31
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [7],\AR|q [6]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3;
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFC30;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCCF0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF3C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hBB88;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC30;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF3C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hEE22;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF3C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneive_lcell_comb \IR|q~13 (
// Equation(s):
// \IR|q~13_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~13 .lut_mask = 16'h00F0;
defparam \IR|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneive_lcell_comb \IR|q[6]~1 (
// Equation(s):
// \IR|q[6]~1_combout  = (\reset~input_o ) # ((\inst11|systemRunning~q  & \inst10|p1_slave~q ))

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(\inst10|p1_slave~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q[6]~1 .lut_mask = 16'hFFA0;
defparam \IR|q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N13
dffeas \IR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[0] .is_wysiwyg = "true";
defparam \IR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \inst21|Mux0~4 (
// Equation(s):
// \inst21|Mux0~4_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[8]~7_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[9]~6_combout ))

	.dataa(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~4 .lut_mask = 16'hF0AA;
defparam \inst21|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \inst21|ShiftLeft1~31 (
// Equation(s):
// \inst21|ShiftLeft1~31_combout  = (\IR|q [2] & ((\IR|q [1] & ((\inst21|Mux0~3_combout ))) # (!\IR|q [1] & (\inst21|Mux0~4_combout ))))

	.dataa(\inst21|Mux0~4_combout ),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~3_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~31 .lut_mask = 16'hC088;
defparam \inst21|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \inst21|ShiftLeft1~30 (
// Equation(s):
// \inst21|ShiftLeft1~30_combout  = (\inst21|ShiftRight1~8_combout  & ((\inst21|Mux0~6_combout ) # ((\inst21|ShiftLeft1~22_combout  & \inst21|Mux0~5_combout )))) # (!\inst21|ShiftRight1~8_combout  & (\inst21|ShiftLeft1~22_combout  & ((\inst21|Mux0~5_combout 
// ))))

	.dataa(\inst21|ShiftRight1~8_combout ),
	.datab(\inst21|ShiftLeft1~22_combout ),
	.datac(\inst21|Mux0~6_combout ),
	.datad(\inst21|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~30 .lut_mask = 16'hECA0;
defparam \inst21|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \inst21|ShiftLeft0~41 (
// Equation(s):
// \inst21|ShiftLeft0~41_combout  = (\IR|q [1]) # ((\IR|q [2] & (!\inst21|Mux0~1_combout )) # (!\IR|q [2] & ((!\inst21|Mux0~0_combout ))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~1_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~41 .lut_mask = 16'hBABF;
defparam \inst21|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \inst21|ShiftLeft0~69 (
// Equation(s):
// \inst21|ShiftLeft0~69_combout  = (\inst21|ShiftLeft0~41_combout  & (((\IR|q [2]) # (!\IR|q [1])) # (!\inst21|Mux0~2_combout )))

	.dataa(\inst21|Mux0~2_combout ),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(\inst21|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~69 .lut_mask = 16'hDF00;
defparam \inst21|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \inst21|ShiftLeft0~42 (
// Equation(s):
// \inst21|ShiftLeft0~42_combout  = ((\IR|q [2] & (\IR|q [1] & \inst21|Mux0~8_combout ))) # (!\inst21|ShiftLeft0~69_combout )

	.dataa(\inst21|ShiftLeft0~69_combout ),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(\inst21|Mux0~8_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~42 .lut_mask = 16'hD555;
defparam \inst21|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \inst21|ShiftLeft0~70 (
// Equation(s):
// \inst21|ShiftLeft0~70_combout  = (\IR|q [3] & (((\inst21|ShiftLeft0~42_combout )))) # (!\IR|q [3] & ((\inst21|ShiftLeft1~31_combout ) # ((\inst21|ShiftLeft1~30_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~31_combout ),
	.datac(\inst21|ShiftLeft1~30_combout ),
	.datad(\inst21|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~70 .lut_mask = 16'hFE54;
defparam \inst21|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~32 (
// Equation(s):
// \inst21|ShiftLeft1~32_combout  = (\IR|q [3] & (((!\inst21|ShiftLeft0~69_combout )))) # (!\IR|q [3] & ((\inst21|ShiftLeft1~30_combout ) # ((\inst21|ShiftLeft1~31_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~30_combout ),
	.datac(\inst21|ShiftLeft0~69_combout ),
	.datad(\inst21|ShiftLeft1~31_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~32 .lut_mask = 16'h5F4E;
defparam \inst21|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~22 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~22_combout  = (\inst11|ALUOp[0]~3_combout  & (((\inst21|ShiftLeft1~32_combout ) # (\inst11|ALUOp[1]~4_combout )))) # (!\inst11|ALUOp[0]~3_combout  & (\inst21|ShiftLeft0~70_combout  & ((!\inst11|ALUOp[1]~4_combout ))))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst21|ShiftLeft0~70_combout ),
	.datac(\inst21|ShiftLeft1~32_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~22 .lut_mask = 16'hAAE4;
defparam \multiplexer_DRSrc|out[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \inst21|ShiftRight0~46 (
// Equation(s):
// \inst21|ShiftRight0~46_combout  = (\IR|q [2] & (\multiplexer_ALUSrcBR|out[15]~0_combout )) # (!\IR|q [2] & ((\inst21|ShiftRight0~5_combout ) # ((\multiplexer_ALUSrcBR|out[15]~0_combout  & \IR|q [1]))))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\inst21|ShiftRight0~5_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~46 .lut_mask = 16'hAAEC;
defparam \inst21|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \inst21|ShiftRight0~6 (
// Equation(s):
// \inst21|ShiftRight0~6_combout  = (\IR|q [3] & (\multiplexer_ALUSrcBR|out[15]~0_combout )) # (!\IR|q [3] & ((\inst21|ShiftRight0~46_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~6 .lut_mask = 16'hAFA0;
defparam \inst21|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \inst21|ShiftRight1~11 (
// Equation(s):
// \inst21|ShiftRight1~11_combout  = (\inst21|ShiftRight0~5_combout ) # ((\multiplexer_ALUSrcBR|out[15]~0_combout  & (!\IR|q [0] & \IR|q [1])))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\IR|q [0]),
	.datac(\IR|q [1]),
	.datad(\inst21|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~11 .lut_mask = 16'hFF20;
defparam \inst21|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \inst21|ShiftRight1~45 (
// Equation(s):
// \inst21|ShiftRight1~45_combout  = (!\IR|q [3] & (!\IR|q [2] & \inst21|ShiftRight1~11_combout ))

	.dataa(\IR|q [3]),
	.datab(gnd),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~45 .lut_mask = 16'h0500;
defparam \inst21|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~23 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~23_combout  = (\multiplexer_DRSrc|out[13]~22_combout  & (((\inst21|ShiftRight1~45_combout ) # (!\inst11|ALUOp[1]~4_combout )))) # (!\multiplexer_DRSrc|out[13]~22_combout  & (\inst21|ShiftRight0~6_combout  & 
// (\inst11|ALUOp[1]~4_combout )))

	.dataa(\multiplexer_DRSrc|out[13]~22_combout ),
	.datab(\inst21|ShiftRight0~6_combout ),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\inst21|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~23 .lut_mask = 16'hEA4A;
defparam \multiplexer_DRSrc|out[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \inst19|Add1~26 (
// Equation(s):
// \inst19|Add1~26_combout  = (\multiplexer_ALUSrcAR|out[13]~2_combout  & ((\multiplexer_ALUSrcBR|out[13]~2_combout  & (\inst19|Add1~25  & VCC)) # (!\multiplexer_ALUSrcBR|out[13]~2_combout  & (!\inst19|Add1~25 )))) # (!\multiplexer_ALUSrcAR|out[13]~2_combout 
//  & ((\multiplexer_ALUSrcBR|out[13]~2_combout  & (!\inst19|Add1~25 )) # (!\multiplexer_ALUSrcBR|out[13]~2_combout  & ((\inst19|Add1~25 ) # (GND)))))
// \inst19|Add1~27  = CARRY((\multiplexer_ALUSrcAR|out[13]~2_combout  & (!\multiplexer_ALUSrcBR|out[13]~2_combout  & !\inst19|Add1~25 )) # (!\multiplexer_ALUSrcAR|out[13]~2_combout  & ((!\inst19|Add1~25 ) # (!\multiplexer_ALUSrcBR|out[13]~2_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~25 ),
	.combout(\inst19|Add1~26_combout ),
	.cout(\inst19|Add1~27 ));
// synopsys translate_off
defparam \inst19|Add1~26 .lut_mask = 16'h9617;
defparam \inst19|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \inst19|OUT~2 (
// Equation(s):
// \inst19|OUT~2_combout  = \multiplexer_ALUSrcBR|out[13]~2_combout  $ (\multiplexer_ALUSrcAR|out[13]~2_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~2 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \inst19|Add0~26 (
// Equation(s):
// \inst19|Add0~26_combout  = (\multiplexer_ALUSrcBR|out[13]~2_combout  & ((\inst19|Add0~25 ) # (GND))) # (!\multiplexer_ALUSrcBR|out[13]~2_combout  & (!\inst19|Add0~25 ))
// \inst19|Add0~27  = CARRY((\multiplexer_ALUSrcBR|out[13]~2_combout ) # (!\inst19|Add0~25 ))

	.dataa(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~25 ),
	.combout(\inst19|Add0~26_combout ),
	.cout(\inst19|Add0~27 ));
// synopsys translate_off
defparam \inst19|Add0~26 .lut_mask = 16'hA5AF;
defparam \inst19|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneive_lcell_comb \inst19|Add2~26 (
// Equation(s):
// \inst19|Add2~26_combout  = (\inst19|Add0~26_combout  & ((\multiplexer_ALUSrcAR|out[13]~2_combout  & (\inst19|Add2~25  & VCC)) # (!\multiplexer_ALUSrcAR|out[13]~2_combout  & (!\inst19|Add2~25 )))) # (!\inst19|Add0~26_combout  & 
// ((\multiplexer_ALUSrcAR|out[13]~2_combout  & (!\inst19|Add2~25 )) # (!\multiplexer_ALUSrcAR|out[13]~2_combout  & ((\inst19|Add2~25 ) # (GND)))))
// \inst19|Add2~27  = CARRY((\inst19|Add0~26_combout  & (!\multiplexer_ALUSrcAR|out[13]~2_combout  & !\inst19|Add2~25 )) # (!\inst19|Add0~26_combout  & ((!\inst19|Add2~25 ) # (!\multiplexer_ALUSrcAR|out[13]~2_combout ))))

	.dataa(\inst19|Add0~26_combout ),
	.datab(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~25 ),
	.combout(\inst19|Add2~26_combout ),
	.cout(\inst19|Add2~27 ));
// synopsys translate_off
defparam \inst19|Add2~26 .lut_mask = 16'h9617;
defparam \inst19|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \inst19|OUT~3 (
// Equation(s):
// \inst19|OUT~3_combout  = (\multiplexer_ALUSrcAR|out[13]~2_combout  & \multiplexer_ALUSrcBR|out[13]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datad(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~3 .lut_mask = 16'hF000;
defparam \inst19|OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~20 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~20_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~3_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~26_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\inst19|Add2~26_combout ),
	.datab(\multiplexer_DRSrc|out[13]~11_combout ),
	.datac(\multiplexer_DRSrc|out[13]~102_combout ),
	.datad(\inst19|OUT~3_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~20 .lut_mask = 16'hCB0B;
defparam \multiplexer_DRSrc|out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~21 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~21_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[13]~20_combout  & (\inst19|Add1~26_combout )) # (!\multiplexer_DRSrc|out[13]~20_combout  & ((\inst19|OUT~2_combout ))))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[13]~20_combout ))))

	.dataa(\inst19|Add1~26_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|OUT~2_combout ),
	.datad(\multiplexer_DRSrc|out[13]~20_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~21 .lut_mask = 16'hBBC0;
defparam \multiplexer_DRSrc|out[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~24 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~24_combout  = (\multiplexer_DRSrc|out[13]~23_combout  & ((\multiplexer_DRSrc|out[14]~16_combout ) # ((\multiplexer_DRSrc|out[13]~21_combout  & \multiplexer_DRSrc|out[14]~15_combout )))) # (!\multiplexer_DRSrc|out[13]~23_combout  
// & (((\multiplexer_DRSrc|out[13]~21_combout  & \multiplexer_DRSrc|out[14]~15_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~23_combout ),
	.datab(\multiplexer_DRSrc|out[14]~16_combout ),
	.datac(\multiplexer_DRSrc|out[13]~21_combout ),
	.datad(\multiplexer_DRSrc|out[14]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~24 .lut_mask = 16'hF888;
defparam \multiplexer_DRSrc|out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~25 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~25_combout  = (\multiplexer_DRSrc|out[13]~24_combout ) # ((\multiplexer_DRSrc|out[14]~18_combout  & ((\multiplexer_ALUSrcAR|out[13]~2_combout ) # (\multiplexer_ALUSrcBR|out[13]~2_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_DRSrc|out[14]~18_combout ),
	.datad(\multiplexer_DRSrc|out[13]~24_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~25 .lut_mask = 16'hFFE0;
defparam \multiplexer_DRSrc|out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \DR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[13] .is_wysiwyg = "true";
defparam \DR|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N15
cycloneive_io_ibuf \externalInput[13]~input (
	.i(externalInput[13]),
	.ibar(gnd),
	.o(\externalInput[13]~input_o ));
// synopsys translate_off
defparam \externalInput[13]~input .bus_hold = "false";
defparam \externalInput[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \MDR|q~3 (
// Equation(s):
// \MDR|q~3_combout  = (\IR|q [4] & (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13])) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[13]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]))))

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\externalInput[13]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~3 .lut_mask = 16'hBA8A;
defparam \MDR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \MDR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[13] .is_wysiwyg = "true";
defparam \MDR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneive_lcell_comb \inst13|r~10 (
// Equation(s):
// \inst13|r~10_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [13])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [13])))))

	.dataa(\DR|q [13]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [13]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst13|r~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~10 .lut_mask = 16'h00B8;
defparam \inst13|r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \inst13|r[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][13] .is_wysiwyg = "true";
defparam \inst13|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneive_lcell_comb \inst13|Mux18~0 (
// Equation(s):
// \inst13|Mux18~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][13]~q )) # (!\IR|q [8] & ((\inst13|r[4][13]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][13]~q ),
	.datac(\inst13|r[4][13]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux18~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N26
cycloneive_lcell_comb \inst13|Mux18~1 (
// Equation(s):
// \inst13|Mux18~1_combout  = (\IR|q [9] & ((\inst13|Mux18~0_combout  & ((\inst13|r[7][13]~q ))) # (!\inst13|Mux18~0_combout  & (\inst13|r[6][13]~q )))) # (!\IR|q [9] & (((\inst13|Mux18~0_combout ))))

	.dataa(\inst13|r[6][13]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][13]~q ),
	.datad(\inst13|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux18~1 .lut_mask = 16'hF388;
defparam \inst13|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneive_lcell_comb \inst13|Mux18~2 (
// Equation(s):
// \inst13|Mux18~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][13]~q ))) # (!\IR|q [9] & (\inst13|r[0][13]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][13]~q ),
	.datad(\inst13|r[2][13]~q ),
	.cin(gnd),
	.combout(\inst13|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux18~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cycloneive_lcell_comb \inst13|Mux18~3 (
// Equation(s):
// \inst13|Mux18~3_combout  = (\IR|q [8] & ((\inst13|Mux18~2_combout  & (\inst13|r[3][13]~q )) # (!\inst13|Mux18~2_combout  & ((\inst13|r[1][13]~q ))))) # (!\IR|q [8] & (((\inst13|Mux18~2_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[3][13]~q ),
	.datac(\inst13|r[1][13]~q ),
	.datad(\inst13|Mux18~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux18~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N0
cycloneive_lcell_comb \inst13|Mux18~4 (
// Equation(s):
// \inst13|Mux18~4_combout  = (\IR|q [10] & (\inst13|Mux18~1_combout )) # (!\IR|q [10] & ((\inst13|Mux18~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux18~1_combout ),
	.datac(\inst13|Mux18~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux18~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N1
dffeas \BR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[13] .is_wysiwyg = "true";
defparam \BR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneive_lcell_comb \multiplexer_memToReg|out[13]~2 (
// Equation(s):
// \multiplexer_memToReg|out[13]~2_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [13]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [13]))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [13]),
	.datad(\DR|q [13]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[13]~2 .lut_mask = 16'hFC30;
defparam \multiplexer_memToReg|out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \PC|q~3 (
// Equation(s):
// \PC|q~3_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[13]~2_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[13]~26_combout ))

	.dataa(\inst11|branch~3_combout ),
	.datab(gnd),
	.datac(\inst18|pc_post[13]~26_combout ),
	.datad(\multiplexer_memToReg|out[13]~2_combout ),
	.cin(gnd),
	.combout(\PC|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~3 .lut_mask = 16'hFA50;
defparam \PC|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \PC|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[13] .is_wysiwyg = "true";
defparam \PC|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneive_lcell_comb \inst18|pc_post[13]~26 (
// Equation(s):
// \inst18|pc_post[13]~26_combout  = (\PC|q [13] & (!\inst18|pc_post[12]~25 )) # (!\PC|q [13] & ((\inst18|pc_post[12]~25 ) # (GND)))
// \inst18|pc_post[13]~27  = CARRY((!\inst18|pc_post[12]~25 ) # (!\PC|q [13]))

	.dataa(\PC|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[12]~25 ),
	.combout(\inst18|pc_post[13]~26_combout ),
	.cout(\inst18|pc_post[13]~27 ));
// synopsys translate_off
defparam \inst18|pc_post[13]~26 .lut_mask = 16'h5A5F;
defparam \inst18|pc_post[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[13]~2 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[13]~2_combout  = (\IR|q [14] & (\BR|q [13])) # (!\IR|q [14] & ((\IR|q [15] & ((\inst18|pc_post[13]~26_combout ))) # (!\IR|q [15] & (\BR|q [13]))))

	.dataa(\BR|q [13]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst18|pc_post[13]~26_combout ),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[13]~2 .lut_mask = 16'hBA8A;
defparam \multiplexer_ALUSrcBR|out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \inst19|Add0~28 (
// Equation(s):
// \inst19|Add0~28_combout  = (\multiplexer_ALUSrcBR|out[14]~1_combout  & (!\inst19|Add0~27  & VCC)) # (!\multiplexer_ALUSrcBR|out[14]~1_combout  & (\inst19|Add0~27  $ (GND)))
// \inst19|Add0~29  = CARRY((!\multiplexer_ALUSrcBR|out[14]~1_combout  & !\inst19|Add0~27 ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add0~27 ),
	.combout(\inst19|Add0~28_combout ),
	.cout(\inst19|Add0~29 ));
// synopsys translate_off
defparam \inst19|Add0~28 .lut_mask = 16'h3C03;
defparam \inst19|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneive_lcell_comb \inst19|Add2~28 (
// Equation(s):
// \inst19|Add2~28_combout  = ((\multiplexer_ALUSrcAR|out[14]~1_combout  $ (\inst19|Add0~28_combout  $ (!\inst19|Add2~27 )))) # (GND)
// \inst19|Add2~29  = CARRY((\multiplexer_ALUSrcAR|out[14]~1_combout  & ((\inst19|Add0~28_combout ) # (!\inst19|Add2~27 ))) # (!\multiplexer_ALUSrcAR|out[14]~1_combout  & (\inst19|Add0~28_combout  & !\inst19|Add2~27 )))

	.dataa(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.datab(\inst19|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add2~27 ),
	.combout(\inst19|Add2~28_combout ),
	.cout(\inst19|Add2~29 ));
// synopsys translate_off
defparam \inst19|Add2~28 .lut_mask = 16'h698E;
defparam \inst19|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \inst19|OUT~1 (
// Equation(s):
// \inst19|OUT~1_combout  = (\multiplexer_ALUSrcBR|out[14]~1_combout  & \multiplexer_ALUSrcAR|out[14]~1_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~1 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~12 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~12_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~1_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~28_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\inst19|Add2~28_combout ),
	.datac(\inst19|OUT~1_combout ),
	.datad(\multiplexer_DRSrc|out[13]~102_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~12 .lut_mask = 16'hA0DD;
defparam \multiplexer_DRSrc|out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \inst19|OUT~0 (
// Equation(s):
// \inst19|OUT~0_combout  = \multiplexer_ALUSrcBR|out[14]~1_combout  $ (\multiplexer_ALUSrcAR|out[14]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~0 .lut_mask = 16'h0FF0;
defparam \inst19|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \inst19|Add1~28 (
// Equation(s):
// \inst19|Add1~28_combout  = ((\multiplexer_ALUSrcBR|out[14]~1_combout  $ (\multiplexer_ALUSrcAR|out[14]~1_combout  $ (!\inst19|Add1~27 )))) # (GND)
// \inst19|Add1~29  = CARRY((\multiplexer_ALUSrcBR|out[14]~1_combout  & ((\multiplexer_ALUSrcAR|out[14]~1_combout ) # (!\inst19|Add1~27 ))) # (!\multiplexer_ALUSrcBR|out[14]~1_combout  & (\multiplexer_ALUSrcAR|out[14]~1_combout  & !\inst19|Add1~27 )))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst19|Add1~27 ),
	.combout(\inst19|Add1~28_combout ),
	.cout(\inst19|Add1~29 ));
// synopsys translate_off
defparam \inst19|Add1~28 .lut_mask = 16'h698E;
defparam \inst19|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~13 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~13_combout  = (\multiplexer_DRSrc|out[14]~12_combout  & (((\inst19|Add1~28_combout ) # (!\multiplexer_DRSrc|out[13]~101_combout )))) # (!\multiplexer_DRSrc|out[14]~12_combout  & (\inst19|OUT~0_combout  & 
// (\multiplexer_DRSrc|out[13]~101_combout )))

	.dataa(\multiplexer_DRSrc|out[14]~12_combout ),
	.datab(\inst19|OUT~0_combout ),
	.datac(\multiplexer_DRSrc|out[13]~101_combout ),
	.datad(\inst19|Add1~28_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~13 .lut_mask = 16'hEA4A;
defparam \multiplexer_DRSrc|out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \inst21|ShiftRight0~4 (
// Equation(s):
// \inst21|ShiftRight0~4_combout  = (\inst21|ShiftRight1~8_combout  & ((\IR|q [3] & ((\multiplexer_ALUSrcBR|out[15]~0_combout ))) # (!\IR|q [3] & (\inst21|Mux0~7_combout )))) # (!\inst21|ShiftRight1~8_combout  & (((\multiplexer_ALUSrcBR|out[15]~0_combout 
// ))))

	.dataa(\inst21|ShiftRight1~8_combout ),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\IR|q [3]),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~4 .lut_mask = 16'hFD08;
defparam \inst21|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \inst21|ShiftLeft0~34 (
// Equation(s):
// \inst21|ShiftLeft0~34_combout  = (!\IR|q [1] & ((\multiplexer_ALUSrcBR|out[13]~2_combout ) # (!\IR|q [0])))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(gnd),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~34 .lut_mask = 16'h4455;
defparam \inst21|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \inst21|ShiftLeft0~35 (
// Equation(s):
// \inst21|ShiftLeft0~35_combout  = (\inst21|ShiftLeft0~33_combout ) # ((\inst21|ShiftLeft0~34_combout  & ((\multiplexer_ALUSrcBR|out[14]~1_combout ) # (\IR|q [0]))))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\IR|q [0]),
	.datac(\inst21|ShiftLeft0~34_combout ),
	.datad(\inst21|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~35 .lut_mask = 16'hFFE0;
defparam \inst21|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \inst21|ShiftLeft1~29 (
// Equation(s):
// \inst21|ShiftLeft1~29_combout  = (\inst21|Equal4~0_combout  & (!\inst21|ShiftLeft0~35_combout  & ((!\inst21|ShiftLeft0~32_combout ) # (!\inst21|ShiftLeft1~28_combout )))) # (!\inst21|Equal4~0_combout  & (((!\inst21|ShiftLeft0~32_combout )) # 
// (!\inst21|ShiftLeft1~28_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftLeft0~35_combout ),
	.datad(\inst21|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~29 .lut_mask = 16'h135F;
defparam \inst21|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \inst21|ShiftLeft1~62 (
// Equation(s):
// \inst21|ShiftLeft1~62_combout  = (\inst21|ShiftLeft1~29_combout  & (((\IR|q [2]) # (!\IR|q [3])) # (!\inst21|ShiftLeft0~37_combout )))

	.dataa(\inst21|ShiftLeft0~37_combout ),
	.datab(\IR|q [3]),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftLeft1~29_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~62 .lut_mask = 16'hF700;
defparam \inst21|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \inst21|ShiftLeft0~68 (
// Equation(s):
// \inst21|ShiftLeft0~68_combout  = ((\IR|q [3] & (\IR|q [2] & \inst21|ShiftLeft0~40_combout ))) # (!\inst21|ShiftLeft1~62_combout )

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~62_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~68 .lut_mask = 16'hB333;
defparam \inst21|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \inst21|ShiftLeft1~63 (
// Equation(s):
// \inst21|ShiftLeft1~63_combout  = ((\IR|q [2] & (\inst21|ShiftLeft1~27_combout  & \IR|q [3]))) # (!\inst21|ShiftLeft1~62_combout )

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftLeft1~62_combout ),
	.datac(\inst21|ShiftLeft1~27_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~63 .lut_mask = 16'hB333;
defparam \inst21|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~8 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~8_combout  = (\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout ) # ((\inst21|ShiftLeft1~63_combout )))) # (!\inst11|ALUOp[0]~3_combout  & (!\inst11|ALUOp[1]~4_combout  & (\inst21|ShiftLeft0~68_combout )))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftLeft0~68_combout ),
	.datad(\inst21|ShiftLeft1~63_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~8 .lut_mask = 16'hBA98;
defparam \multiplexer_DRSrc|out[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \inst21|ShiftRight1~44 (
// Equation(s):
// \inst21|ShiftRight1~44_combout  = (!\IR|q [2] & (\inst21|Mux0~7_combout  & (!\IR|q [1] & !\IR|q [3])))

	.dataa(\IR|q [2]),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~44 .lut_mask = 16'h0004;
defparam \inst21|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~9 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~9_combout  = (\multiplexer_DRSrc|out[14]~8_combout  & (((\inst21|ShiftRight1~44_combout ) # (!\inst11|ALUOp[1]~4_combout )))) # (!\multiplexer_DRSrc|out[14]~8_combout  & (\inst21|ShiftRight0~4_combout  & 
// (\inst11|ALUOp[1]~4_combout )))

	.dataa(\inst21|ShiftRight0~4_combout ),
	.datab(\multiplexer_DRSrc|out[14]~8_combout ),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\inst21|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~9 .lut_mask = 16'hEC2C;
defparam \multiplexer_DRSrc|out[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~17 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~17_combout  = (\multiplexer_DRSrc|out[14]~13_combout  & ((\multiplexer_DRSrc|out[14]~15_combout ) # ((\multiplexer_DRSrc|out[14]~16_combout  & \multiplexer_DRSrc|out[14]~9_combout )))) # (!\multiplexer_DRSrc|out[14]~13_combout  
// & (\multiplexer_DRSrc|out[14]~16_combout  & (\multiplexer_DRSrc|out[14]~9_combout )))

	.dataa(\multiplexer_DRSrc|out[14]~13_combout ),
	.datab(\multiplexer_DRSrc|out[14]~16_combout ),
	.datac(\multiplexer_DRSrc|out[14]~9_combout ),
	.datad(\multiplexer_DRSrc|out[14]~15_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~17 .lut_mask = 16'hEAC0;
defparam \multiplexer_DRSrc|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[14]~19 (
// Equation(s):
// \multiplexer_DRSrc|out[14]~19_combout  = (\multiplexer_DRSrc|out[14]~17_combout ) # ((\multiplexer_DRSrc|out[14]~18_combout  & ((\multiplexer_ALUSrcBR|out[14]~1_combout ) # (\multiplexer_ALUSrcAR|out[14]~1_combout ))))

	.dataa(\multiplexer_DRSrc|out[14]~18_combout ),
	.datab(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.datad(\multiplexer_DRSrc|out[14]~17_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[14]~19 .lut_mask = 16'hFFA8;
defparam \multiplexer_DRSrc|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \DR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[14]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[14] .is_wysiwyg = "true";
defparam \DR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneive_lcell_comb \multiplexer_memToReg|out[14]~1 (
// Equation(s):
// \multiplexer_memToReg|out[14]~1_combout  = (\inst11|memToReg~0_combout  & (\DR|q [14])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [14])))

	.dataa(\inst11|memToReg~0_combout ),
	.datab(gnd),
	.datac(\DR|q [14]),
	.datad(\MDR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[14]~1 .lut_mask = 16'hF5A0;
defparam \multiplexer_memToReg|out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \PC|q~2 (
// Equation(s):
// \PC|q~2_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[14]~1_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[14]~28_combout ))

	.dataa(\inst11|branch~3_combout ),
	.datab(gnd),
	.datac(\inst18|pc_post[14]~28_combout ),
	.datad(\multiplexer_memToReg|out[14]~1_combout ),
	.cin(gnd),
	.combout(\PC|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~2 .lut_mask = 16'hFA50;
defparam \PC|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \PC|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[14] .is_wysiwyg = "true";
defparam \PC|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneive_lcell_comb \inst18|pc_post[14]~28 (
// Equation(s):
// \inst18|pc_post[14]~28_combout  = (\PC|q [14] & (\inst18|pc_post[13]~27  $ (GND))) # (!\PC|q [14] & (!\inst18|pc_post[13]~27  & VCC))
// \inst18|pc_post[14]~29  = CARRY((\PC|q [14] & !\inst18|pc_post[13]~27 ))

	.dataa(gnd),
	.datab(\PC|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[13]~27 ),
	.combout(\inst18|pc_post[14]~28_combout ),
	.cout(\inst18|pc_post[14]~29 ));
// synopsys translate_off
defparam \inst18|pc_post[14]~28 .lut_mask = 16'hC30C;
defparam \inst18|pc_post[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cycloneive_lcell_comb \inst13|Mux17~0 (
// Equation(s):
// \inst13|Mux17~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][14]~q )) # (!\IR|q [8] & ((\inst13|r[4][14]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][14]~q ),
	.datac(\inst13|r[4][14]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux17~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N6
cycloneive_lcell_comb \inst13|Mux17~1 (
// Equation(s):
// \inst13|Mux17~1_combout  = (\inst13|Mux17~0_combout  & (((\inst13|r[7][14]~q )) # (!\IR|q [9]))) # (!\inst13|Mux17~0_combout  & (\IR|q [9] & ((\inst13|r[6][14]~q ))))

	.dataa(\inst13|Mux17~0_combout ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][14]~q ),
	.datad(\inst13|r[6][14]~q ),
	.cin(gnd),
	.combout(\inst13|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux17~1 .lut_mask = 16'hE6A2;
defparam \inst13|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
cycloneive_lcell_comb \inst13|Mux17~2 (
// Equation(s):
// \inst13|Mux17~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][14]~q ))) # (!\IR|q [9] & (\inst13|r[0][14]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][14]~q ),
	.datad(\inst13|r[2][14]~q ),
	.cin(gnd),
	.combout(\inst13|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux17~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cycloneive_lcell_comb \inst13|Mux17~3 (
// Equation(s):
// \inst13|Mux17~3_combout  = (\inst13|Mux17~2_combout  & ((\inst13|r[3][14]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux17~2_combout  & (((\inst13|r[1][14]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux17~2_combout ),
	.datab(\inst13|r[3][14]~q ),
	.datac(\inst13|r[1][14]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux17~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \inst13|Mux17~4 (
// Equation(s):
// \inst13|Mux17~4_combout  = (\IR|q [10] & (\inst13|Mux17~1_combout )) # (!\IR|q [10] & ((\inst13|Mux17~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux17~1_combout ),
	.datac(\inst13|Mux17~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux17~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N17
dffeas \BR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[14] .is_wysiwyg = "true";
defparam \BR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[14]~1 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[14]~1_combout  = (\IR|q [14] & (((\BR|q [14])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[14]~28_combout )) # (!\IR|q [15] & ((\BR|q [14])))))

	.dataa(\inst18|pc_post[14]~28_combout ),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\BR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[14]~1 .lut_mask = 16'hEF20;
defparam \multiplexer_ALUSrcBR|out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \inst21|ShiftRight0~5 (
// Equation(s):
// \inst21|ShiftRight0~5_combout  = (!\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[14]~1_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[13]~2_combout )))))

	.dataa(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datab(\IR|q [0]),
	.datac(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~5 .lut_mask = 16'h00B8;
defparam \inst21|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \inst21|ShiftRight1~17 (
// Equation(s):
// \inst21|ShiftRight1~17_combout  = (\IR|q [1] & (\multiplexer_ALUSrcBR|out[11]~4_combout  & ((!\IR|q [0])))) # (!\IR|q [1] & (((\multiplexer_ALUSrcBR|out[10]~5_combout  & \IR|q [0]))))

	.dataa(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~17 .lut_mask = 16'h0CA0;
defparam \inst21|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \inst21|ShiftRight1~16 (
// Equation(s):
// \inst21|ShiftRight1~16_combout  = (\IR|q [1] & (\multiplexer_ALUSrcBR|out[12]~3_combout  & ((\IR|q [0])))) # (!\IR|q [1] & (((\multiplexer_ALUSrcBR|out[9]~6_combout  & !\IR|q [0]))))

	.dataa(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datab(\IR|q [1]),
	.datac(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~16 .lut_mask = 16'h8830;
defparam \inst21|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \inst21|ShiftRight1~18 (
// Equation(s):
// \inst21|ShiftRight1~18_combout  = (\inst21|ShiftRight1~17_combout ) # (\inst21|ShiftRight1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst21|ShiftRight1~17_combout ),
	.datad(\inst21|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~18 .lut_mask = 16'hFFF0;
defparam \inst21|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \inst21|ShiftRight0~14 (
// Equation(s):
// \inst21|ShiftRight0~14_combout  = (\multiplexer_ALUSrcBR|out[15]~0_combout  & \IR|q [1])

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\IR|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~14 .lut_mask = 16'hA0A0;
defparam \inst21|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \inst21|ShiftRight0~15 (
// Equation(s):
// \inst21|ShiftRight0~15_combout  = (\IR|q [2] & ((\inst21|ShiftRight0~5_combout ) # ((\inst21|ShiftRight0~14_combout )))) # (!\IR|q [2] & (((\inst21|ShiftRight1~18_combout ))))

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftRight0~5_combout ),
	.datac(\inst21|ShiftRight1~18_combout ),
	.datad(\inst21|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~15 .lut_mask = 16'hFAD8;
defparam \inst21|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \inst21|ShiftRight0~16 (
// Equation(s):
// \inst21|ShiftRight0~16_combout  = (\IR|q [3] & ((\multiplexer_ALUSrcBR|out[15]~0_combout ))) # (!\IR|q [3] & (\inst21|ShiftRight0~15_combout ))

	.dataa(\inst21|ShiftRight0~15_combout ),
	.datab(gnd),
	.datac(\IR|q [3]),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~16 .lut_mask = 16'hFA0A;
defparam \inst21|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \inst21|ShiftLeft1~48 (
// Equation(s):
// \inst21|ShiftLeft1~48_combout  = (\inst21|ShiftLeft1~22_combout  & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[6]~9_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[7]~8_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datab(\inst21|ShiftLeft1~22_combout ),
	.datac(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~48 .lut_mask = 16'hC088;
defparam \inst21|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \inst21|ShiftLeft1~49 (
// Equation(s):
// \inst21|ShiftLeft1~49_combout  = (\IR|q [2] & ((\IR|q [1] & ((\inst21|Mux0~2_combout ))) # (!\IR|q [1] & (\inst21|Mux0~0_combout ))))

	.dataa(\inst21|Mux0~0_combout ),
	.datab(\inst21|Mux0~2_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~49 .lut_mask = 16'hCA00;
defparam \inst21|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \inst21|ShiftLeft1~50 (
// Equation(s):
// \inst21|ShiftLeft1~50_combout  = (\inst21|ShiftLeft1~48_combout ) # ((\inst21|ShiftLeft1~49_combout ) # ((\inst21|Mux0~4_combout  & \inst21|ShiftRight1~8_combout )))

	.dataa(\inst21|ShiftLeft1~48_combout ),
	.datab(\inst21|Mux0~4_combout ),
	.datac(\inst21|ShiftRight1~8_combout ),
	.datad(\inst21|ShiftLeft1~49_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~50 .lut_mask = 16'hFFEA;
defparam \inst21|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \inst21|ShiftLeft0~52 (
// Equation(s):
// \inst21|ShiftLeft0~52_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[14]~1_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[15]~0_combout ))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~52 .lut_mask = 16'hF0AA;
defparam \inst21|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \inst21|ShiftLeft0~53 (
// Equation(s):
// \inst21|ShiftLeft0~53_combout  = (\inst21|Mux0~1_combout  & ((\inst21|ShiftRight1~8_combout ) # ((\inst21|ShiftLeft0~52_combout  & \inst21|ShiftLeft1~22_combout )))) # (!\inst21|Mux0~1_combout  & (((\inst21|ShiftLeft0~52_combout  & 
// \inst21|ShiftLeft1~22_combout ))))

	.dataa(\inst21|Mux0~1_combout ),
	.datab(\inst21|ShiftRight1~8_combout ),
	.datac(\inst21|ShiftLeft0~52_combout ),
	.datad(\inst21|ShiftLeft1~22_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~53 .lut_mask = 16'hF888;
defparam \inst21|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \inst21|ShiftLeft0~51 (
// Equation(s):
// \inst21|ShiftLeft0~51_combout  = (\IR|q [2] & ((\IR|q [1] & ((\inst21|Mux0~5_combout ))) # (!\IR|q [1] & (\inst21|Mux0~6_combout ))))

	.dataa(\IR|q [1]),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~6_combout ),
	.datad(\inst21|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~51 .lut_mask = 16'hC840;
defparam \inst21|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \inst21|ShiftLeft0~54 (
// Equation(s):
// \inst21|ShiftLeft0~54_combout  = (\IR|q [3] & (((\inst21|ShiftLeft0~53_combout ) # (\inst21|ShiftLeft0~51_combout )))) # (!\IR|q [3] & (\inst21|ShiftLeft1~50_combout ))

	.dataa(\inst21|ShiftLeft1~50_combout ),
	.datab(\inst21|ShiftLeft0~53_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~54 .lut_mask = 16'hFACA;
defparam \inst21|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \inst21|ShiftLeft1~51 (
// Equation(s):
// \inst21|ShiftLeft1~51_combout  = (\IR|q [3] & (\inst21|Mux0~1_combout  & (\inst21|ShiftRight1~8_combout ))) # (!\IR|q [3] & (((\inst21|ShiftLeft1~50_combout ))))

	.dataa(\inst21|Mux0~1_combout ),
	.datab(\inst21|ShiftRight1~8_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftLeft1~50_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~51 .lut_mask = 16'h8F80;
defparam \inst21|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~44 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~44_combout  = (\inst11|ALUOp[0]~3_combout  & (((\inst21|ShiftLeft1~51_combout ) # (\inst11|ALUOp[1]~4_combout )))) # (!\inst11|ALUOp[0]~3_combout  & (\inst21|ShiftLeft0~54_combout  & ((!\inst11|ALUOp[1]~4_combout ))))

	.dataa(\inst21|ShiftLeft0~54_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst21|ShiftLeft1~51_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~44 .lut_mask = 16'hCCE2;
defparam \multiplexer_DRSrc|out[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \inst21|ShiftRight1~19 (
// Equation(s):
// \inst21|ShiftRight1~19_combout  = (\inst21|Equal4~0_combout  & ((\inst21|ShiftRight1~18_combout ) # ((\inst21|ShiftLeft1~28_combout  & \inst21|ShiftRight1~11_combout )))) # (!\inst21|Equal4~0_combout  & (\inst21|ShiftLeft1~28_combout  & 
// ((\inst21|ShiftRight1~11_combout ))))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftRight1~18_combout ),
	.datad(\inst21|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~19 .lut_mask = 16'hECA0;
defparam \inst21|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~45 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~45_combout  = (\inst11|ALUOp[1]~4_combout  & ((\multiplexer_DRSrc|out[9]~44_combout  & ((\inst21|ShiftRight1~19_combout ))) # (!\multiplexer_DRSrc|out[9]~44_combout  & (\inst21|ShiftRight0~16_combout )))) # 
// (!\inst11|ALUOp[1]~4_combout  & (((\multiplexer_DRSrc|out[9]~44_combout ))))

	.dataa(\inst21|ShiftRight0~16_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\multiplexer_DRSrc|out[9]~44_combout ),
	.datad(\inst21|ShiftRight1~19_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~45 .lut_mask = 16'hF838;
defparam \multiplexer_DRSrc|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \inst19|OUT~11 (
// Equation(s):
// \inst19|OUT~11_combout  = (\multiplexer_ALUSrcAR|out[9]~6_combout  & \multiplexer_ALUSrcBR|out[9]~6_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~11 .lut_mask = 16'hCC00;
defparam \inst19|OUT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~46 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~46_combout  = (\multiplexer_DRSrc|out[13]~102_combout  & (((\multiplexer_DRSrc|out[13]~11_combout  & \inst19|OUT~11_combout )))) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~18_combout ) # 
// ((!\multiplexer_DRSrc|out[13]~11_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~102_combout ),
	.datab(\inst19|Add2~18_combout ),
	.datac(\multiplexer_DRSrc|out[13]~11_combout ),
	.datad(\inst19|OUT~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~46 .lut_mask = 16'hE545;
defparam \multiplexer_DRSrc|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \inst19|OUT~10 (
// Equation(s):
// \inst19|OUT~10_combout  = \multiplexer_ALUSrcAR|out[9]~6_combout  $ (\multiplexer_ALUSrcBR|out[9]~6_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~10 .lut_mask = 16'h33CC;
defparam \inst19|OUT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~47 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~47_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[9]~46_combout  & ((\inst19|Add1~18_combout ))) # (!\multiplexer_DRSrc|out[9]~46_combout  & (\inst19|OUT~10_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (\multiplexer_DRSrc|out[9]~46_combout ))

	.dataa(\multiplexer_DRSrc|out[13]~101_combout ),
	.datab(\multiplexer_DRSrc|out[9]~46_combout ),
	.datac(\inst19|OUT~10_combout ),
	.datad(\inst19|Add1~18_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~47 .lut_mask = 16'hEC64;
defparam \multiplexer_DRSrc|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~48 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~48_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcBR|out[9]~6_combout ) # ((\multiplexer_ALUSrcAR|out[9]~6_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[9]~47_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datac(\multiplexer_DRSrc|out[9]~47_combout ),
	.datad(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~48 .lut_mask = 16'hFAD8;
defparam \multiplexer_DRSrc|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[9]~49 (
// Equation(s):
// \multiplexer_DRSrc|out[9]~49_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[9]~45_combout )) # (!\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[9]~48_combout )))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[9]~45_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\multiplexer_DRSrc|out[9]~48_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[9]~49 .lut_mask = 16'h0D08;
defparam \multiplexer_DRSrc|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \DR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[9] .is_wysiwyg = "true";
defparam \DR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \multiplexer_addressSrc|out[9]~9 (
// Equation(s):
// \multiplexer_addressSrc|out[9]~9_combout  = (\inst10|p4_master~q  & (\DR|q [9])) # (!\inst10|p4_master~q  & ((\PC|q [9])))

	.dataa(\inst10|p4_master~q ),
	.datab(\DR|q [9]),
	.datac(gnd),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[9]~9 .lut_mask = 16'hDD88;
defparam \multiplexer_addressSrc|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \IR|q~10 (
// Equation(s):
// \IR|q~10_combout  = (!\reset~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\IR|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~10 .lut_mask = 16'h5500;
defparam \IR|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \IR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[3] .is_wysiwyg = "true";
defparam \IR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \inst21|ShiftRight0~18 (
// Equation(s):
// \inst21|ShiftRight0~18_combout  = (\IR|q [1] & (((\IR|q [0])))) # (!\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[12]~3_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[11]~4_combout )))))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~18 .lut_mask = 16'hEE50;
defparam \inst21|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \inst21|ShiftRight0~19 (
// Equation(s):
// \inst21|ShiftRight0~19_combout  = (\IR|q [1] & ((\inst21|ShiftRight0~18_combout  & ((\multiplexer_ALUSrcBR|out[14]~1_combout ))) # (!\inst21|ShiftRight0~18_combout  & (\multiplexer_ALUSrcBR|out[13]~2_combout )))) # (!\IR|q [1] & 
// (((\inst21|ShiftRight0~18_combout ))))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\inst21|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~19 .lut_mask = 16'hF588;
defparam \inst21|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \inst21|ShiftRight0~20 (
// Equation(s):
// \inst21|ShiftRight0~20_combout  = (\IR|q [1] & (((\multiplexer_ALUSrcBR|out[10]~5_combout  & \IR|q [0])))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[7]~8_combout  & ((!\IR|q [0]))))

	.dataa(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datab(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~20 .lut_mask = 16'hC00A;
defparam \inst21|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \inst21|ShiftRight0~21 (
// Equation(s):
// \inst21|ShiftRight0~21_combout  = (\IR|q [1] & (((\multiplexer_ALUSrcBR|out[9]~6_combout  & !\IR|q [0])))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[8]~7_combout  & ((\IR|q [0]))))

	.dataa(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datab(\IR|q [1]),
	.datac(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~21 .lut_mask = 16'h22C0;
defparam \inst21|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \inst21|ShiftRight0~22 (
// Equation(s):
// \inst21|ShiftRight0~22_combout  = (\inst21|ShiftRight0~20_combout ) # (\inst21|ShiftRight0~21_combout )

	.dataa(gnd),
	.datab(\inst21|ShiftRight0~20_combout ),
	.datac(\inst21|ShiftRight0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~22 .lut_mask = 16'hFCFC;
defparam \inst21|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \inst21|ShiftRight0~23 (
// Equation(s):
// \inst21|ShiftRight0~23_combout  = (\inst21|Equal4~0_combout  & (!\inst21|ShiftRight0~22_combout  & ((!\inst21|ShiftRight0~19_combout ) # (!\inst21|ShiftLeft1~28_combout )))) # (!\inst21|Equal4~0_combout  & (((!\inst21|ShiftRight0~19_combout )) # 
// (!\inst21|ShiftLeft1~28_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftRight0~19_combout ),
	.datad(\inst21|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~23 .lut_mask = 16'h153F;
defparam \inst21|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \inst21|ShiftRight1~20 (
// Equation(s):
// \inst21|ShiftRight1~20_combout  = (\IR|q [0]) # ((\IR|q [1]) # (\IR|q [2]))

	.dataa(\IR|q [0]),
	.datab(\IR|q [1]),
	.datac(gnd),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~20 .lut_mask = 16'hFFEE;
defparam \inst21|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \inst21|ShiftRight1~24 (
// Equation(s):
// \inst21|ShiftRight1~24_combout  = ((\IR|q [3] & (!\inst21|ShiftRight1~20_combout  & \multiplexer_ALUSrcBR|out[15]~0_combout ))) # (!\inst21|ShiftRight0~23_combout )

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftRight0~23_combout ),
	.datac(\inst21|ShiftRight1~20_combout ),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~24 .lut_mask = 16'h3B33;
defparam \inst21|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \inst21|ShiftLeft1~24 (
// Equation(s):
// \inst21|ShiftLeft1~24_combout  = (\IR|q [2] & ((\IR|q [1] & (\inst21|Mux0~4_combout )) # (!\IR|q [1] & ((\inst21|Mux0~5_combout )))))

	.dataa(\IR|q [1]),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~4_combout ),
	.datad(\inst21|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~24 .lut_mask = 16'hC480;
defparam \inst21|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \inst21|ShiftLeft1~23 (
// Equation(s):
// \inst21|ShiftLeft1~23_combout  = (\inst21|ShiftRight1~8_combout  & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[14]~1_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[15]~0_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datac(\inst21|ShiftRight1~8_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~23 .lut_mask = 16'hC0A0;
defparam \inst21|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \inst21|ShiftLeft1~25 (
// Equation(s):
// \inst21|ShiftLeft1~25_combout  = (\inst21|ShiftLeft1~24_combout ) # ((\inst21|ShiftLeft1~23_combout ) # ((\inst21|Mux0~6_combout  & \inst21|ShiftLeft1~22_combout )))

	.dataa(\inst21|Mux0~6_combout ),
	.datab(\inst21|ShiftLeft1~24_combout ),
	.datac(\inst21|ShiftLeft1~22_combout ),
	.datad(\inst21|ShiftLeft1~23_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~25 .lut_mask = 16'hFFEC;
defparam \inst21|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cycloneive_lcell_comb \inst21|ShiftLeft0~56 (
// Equation(s):
// \inst21|ShiftLeft0~56_combout  = (\inst21|ShiftLeft1~25_combout  & \IR|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst21|ShiftLeft1~25_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~56 .lut_mask = 16'hF000;
defparam \inst21|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \inst21|ShiftLeft1~60 (
// Equation(s):
// \inst21|ShiftLeft1~60_combout  = (\IR|q [2] & (((\inst21|ShiftLeft0~28_combout )))) # (!\IR|q [2] & (\IR|q [1] & ((\inst21|Mux0~0_combout ))))

	.dataa(\IR|q [1]),
	.datab(\inst21|ShiftLeft0~28_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~60 .lut_mask = 16'hCAC0;
defparam \inst21|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~54 (
// Equation(s):
// \inst21|ShiftLeft1~54_combout  = (!\IR|q [3] & ((\inst21|ShiftLeft1~60_combout ) # ((\inst21|Mux0~3_combout  & \inst21|ShiftRight1~8_combout ))))

	.dataa(\inst21|ShiftLeft1~60_combout ),
	.datab(\inst21|Mux0~3_combout ),
	.datac(\inst21|ShiftRight1~8_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~54 .lut_mask = 16'h00EA;
defparam \inst21|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~56 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~56_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout )))) # (!\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftLeft1~54_combout ) # ((\inst21|ShiftLeft0~56_combout  & !\inst11|ALUOp[0]~3_combout ))))

	.dataa(\inst21|ShiftLeft0~56_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftLeft1~54_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~56 .lut_mask = 16'hF3C2;
defparam \multiplexer_DRSrc|out[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \inst21|ShiftRight0~24 (
// Equation(s):
// \inst21|ShiftRight0~24_combout  = ((\multiplexer_ALUSrcBR|out[15]~0_combout  & \IR|q [3])) # (!\inst21|ShiftRight0~23_combout )

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\inst21|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~24 .lut_mask = 16'hBB33;
defparam \inst21|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~57 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~57_combout  = (\multiplexer_DRSrc|out[7]~56_combout  & ((\inst21|ShiftRight1~24_combout ) # ((!\inst11|ALUOp[1]~4_combout )))) # (!\multiplexer_DRSrc|out[7]~56_combout  & (((\inst21|ShiftRight0~24_combout  & 
// \inst11|ALUOp[1]~4_combout ))))

	.dataa(\inst21|ShiftRight1~24_combout ),
	.datab(\multiplexer_DRSrc|out[7]~56_combout ),
	.datac(\inst21|ShiftRight0~24_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~57 .lut_mask = 16'hB8CC;
defparam \multiplexer_DRSrc|out[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \inst19|OUT~15 (
// Equation(s):
// \inst19|OUT~15_combout  = (\multiplexer_ALUSrcBR|out[7]~8_combout  & \multiplexer_ALUSrcAR|out[7]~8_combout )

	.dataa(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~15 .lut_mask = 16'hAA00;
defparam \inst19|OUT~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~58 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~58_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|OUT~15_combout )) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~14_combout ))))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\inst19|OUT~15_combout ),
	.datac(\inst19|Add2~14_combout ),
	.datad(\multiplexer_DRSrc|out[13]~102_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~58 .lut_mask = 16'h88F5;
defparam \multiplexer_DRSrc|out[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \inst19|OUT~14 (
// Equation(s):
// \inst19|OUT~14_combout  = \multiplexer_ALUSrcBR|out[7]~8_combout  $ (\multiplexer_ALUSrcAR|out[7]~8_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datac(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~14 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~59 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~59_combout  = (\multiplexer_DRSrc|out[7]~58_combout  & (((\inst19|Add1~14_combout )) # (!\multiplexer_DRSrc|out[13]~101_combout ))) # (!\multiplexer_DRSrc|out[7]~58_combout  & (\multiplexer_DRSrc|out[13]~101_combout  & 
// ((\inst19|OUT~14_combout ))))

	.dataa(\multiplexer_DRSrc|out[7]~58_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|Add1~14_combout ),
	.datad(\inst19|OUT~14_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~59 .lut_mask = 16'hE6A2;
defparam \multiplexer_DRSrc|out[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~60 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~60_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcBR|out[7]~8_combout ) # ((\multiplexer_ALUSrcAR|out[7]~8_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[7]~59_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datab(\multiplexer_DRSrc|out[7]~59_combout ),
	.datac(\multiplexer_DRSrc|out[13]~14_combout ),
	.datad(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~60 .lut_mask = 16'hFCAC;
defparam \multiplexer_DRSrc|out[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[7]~61 (
// Equation(s):
// \multiplexer_DRSrc|out[7]~61_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[7]~57_combout )) # (!\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[7]~60_combout )))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[7]~57_combout ),
	.datad(\multiplexer_DRSrc|out[7]~60_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[7]~61 .lut_mask = 16'h3120;
defparam \multiplexer_DRSrc|out[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \DR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[7]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[7] .is_wysiwyg = "true";
defparam \DR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneive_lcell_comb \multiplexer_addressSrc|out[7]~7 (
// Equation(s):
// \multiplexer_addressSrc|out[7]~7_combout  = (\inst10|p4_master~q  & ((\DR|q [7]))) # (!\inst10|p4_master~q  & (\PC|q [7]))

	.dataa(\PC|q [7]),
	.datab(gnd),
	.datac(\inst10|p4_master~q ),
	.datad(\DR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[7]~7 .lut_mask = 16'hFA0A;
defparam \multiplexer_addressSrc|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
cycloneive_lcell_comb \IR|q~15 (
// Equation(s):
// \IR|q~15_combout  = (!\reset~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [9])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\IR|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~15 .lut_mask = 16'h3300;
defparam \IR|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N23
dffeas \IR|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[9] .is_wysiwyg = "true";
defparam \IR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cycloneive_lcell_comb \multiplexer_regDst|out[1]~1 (
// Equation(s):
// \multiplexer_regDst|out[1]~1_combout  = (\IR|q [15] & (((\IR|q [9])))) # (!\IR|q [15] & ((\IR|q [14] & ((\IR|q [9]))) # (!\IR|q [14] & (\IR|q [12]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\IR|q [12]),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[1]~1 .lut_mask = 16'hFE10;
defparam \multiplexer_regDst|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneive_lcell_comb \inst13|r[4][14]~3 (
// Equation(s):
// \inst13|r[4][14]~3_combout  = (\reset~input_o ) # ((!\multiplexer_regDst|out[0]~2_combout  & (!\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~4_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst13|r[4][14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[4][14]~3 .lut_mask = 16'hF1F0;
defparam \inst13|r[4][14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \inst13|r[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][5] .is_wysiwyg = "true";
defparam \inst13|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneive_lcell_comb \inst13|Mux10~0 (
// Equation(s):
// \inst13|Mux10~0_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & ((\inst13|r[6][5]~q ))) # (!\IR|q [12] & (\inst13|r[4][5]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[4][5]~q ),
	.datac(\inst13|r[6][5]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux10~0 .lut_mask = 16'hFA44;
defparam \inst13|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneive_lcell_comb \inst13|Mux10~1 (
// Equation(s):
// \inst13|Mux10~1_combout  = (\inst13|Mux10~0_combout  & ((\inst13|r[7][5]~q ) # ((!\IR|q [11])))) # (!\inst13|Mux10~0_combout  & (((\inst13|r[5][5]~q  & \IR|q [11]))))

	.dataa(\inst13|Mux10~0_combout ),
	.datab(\inst13|r[7][5]~q ),
	.datac(\inst13|r[5][5]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux10~1 .lut_mask = 16'hD8AA;
defparam \inst13|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cycloneive_lcell_comb \inst13|Mux10~2 (
// Equation(s):
// \inst13|Mux10~2_combout  = (\IR|q [11] & (((\inst13|r[1][5]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[0][5]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[0][5]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][5]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux10~2 .lut_mask = 16'hCCE2;
defparam \inst13|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N26
cycloneive_lcell_comb \inst13|Mux10~3 (
// Equation(s):
// \inst13|Mux10~3_combout  = (\IR|q [12] & ((\inst13|Mux10~2_combout  & (\inst13|r[3][5]~q )) # (!\inst13|Mux10~2_combout  & ((\inst13|r[2][5]~q ))))) # (!\IR|q [12] & (((\inst13|Mux10~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][5]~q ),
	.datac(\inst13|r[2][5]~q ),
	.datad(\inst13|Mux10~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux10~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneive_lcell_comb \inst13|Mux10~4 (
// Equation(s):
// \inst13|Mux10~4_combout  = (\IR|q [13] & (\inst13|Mux10~1_combout )) # (!\IR|q [13] & ((\inst13|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux10~1_combout ),
	.datac(\inst13|Mux10~3_combout ),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux10~4 .lut_mask = 16'hCCF0;
defparam \inst13|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \AR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[5] .is_wysiwyg = "true";
defparam \AR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[5]~10 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[5]~10_combout  = (\IR|q [14] & ((\IR|q [15] & (\AR|q [5])) # (!\IR|q [15] & ((\IR|q [5]))))) # (!\IR|q [14] & (((\IR|q [5]))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\AR|q [5]),
	.datad(\IR|q [5]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[5]~10 .lut_mask = 16'hF780;
defparam \multiplexer_ALUSrcAR|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \inst19|OUT~19 (
// Equation(s):
// \inst19|OUT~19_combout  = (\multiplexer_ALUSrcAR|out[5]~10_combout  & \multiplexer_ALUSrcBR|out[5]~10_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~19 .lut_mask = 16'hCC00;
defparam \inst19|OUT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~70 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~70_combout  = (\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|OUT~19_combout  & ((\multiplexer_DRSrc|out[13]~11_combout )))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (((\inst19|Add2~10_combout ) # 
// (!\multiplexer_DRSrc|out[13]~11_combout ))))

	.dataa(\inst19|OUT~19_combout ),
	.datab(\inst19|Add2~10_combout ),
	.datac(\multiplexer_DRSrc|out[13]~102_combout ),
	.datad(\multiplexer_DRSrc|out[13]~11_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~70 .lut_mask = 16'hAC0F;
defparam \multiplexer_DRSrc|out[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \inst19|OUT~18 (
// Equation(s):
// \inst19|OUT~18_combout  = \multiplexer_ALUSrcAR|out[5]~10_combout  $ (\multiplexer_ALUSrcBR|out[5]~10_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~18 .lut_mask = 16'h33CC;
defparam \inst19|OUT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~71 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~71_combout  = (\multiplexer_DRSrc|out[5]~70_combout  & (((\inst19|Add1~10_combout )) # (!\multiplexer_DRSrc|out[13]~101_combout ))) # (!\multiplexer_DRSrc|out[5]~70_combout  & (\multiplexer_DRSrc|out[13]~101_combout  & 
// ((\inst19|OUT~18_combout ))))

	.dataa(\multiplexer_DRSrc|out[5]~70_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|Add1~10_combout ),
	.datad(\inst19|OUT~18_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~71 .lut_mask = 16'hE6A2;
defparam \multiplexer_DRSrc|out[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~72 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~72_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & (((\multiplexer_ALUSrcAR|out[5]~10_combout ) # (\multiplexer_ALUSrcBR|out[5]~10_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (\multiplexer_DRSrc|out[5]~71_combout ))

	.dataa(\multiplexer_DRSrc|out[5]~71_combout ),
	.datab(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datac(\multiplexer_DRSrc|out[13]~14_combout ),
	.datad(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~72 .lut_mask = 16'hFACA;
defparam \multiplexer_DRSrc|out[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \inst21|ShiftRight1~28 (
// Equation(s):
// \inst21|ShiftRight1~28_combout  = (!\IR|q [0] & ((\IR|q [1] & ((\multiplexer_ALUSrcBR|out[7]~8_combout ))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[5]~10_combout ))))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datac(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~28 .lut_mask = 16'h5044;
defparam \inst21|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \inst21|ShiftRight1~27 (
// Equation(s):
// \inst21|ShiftRight1~27_combout  = (\IR|q [0] & ((\IR|q [1] & ((\multiplexer_ALUSrcBR|out[8]~7_combout ))) # (!\IR|q [1] & (\multiplexer_ALUSrcBR|out[6]~9_combout ))))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~27 .lut_mask = 16'hA088;
defparam \inst21|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \inst21|ShiftRight1~29 (
// Equation(s):
// \inst21|ShiftRight1~29_combout  = (\inst21|ShiftRight1~28_combout ) # (\inst21|ShiftRight1~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst21|ShiftRight1~28_combout ),
	.datad(\inst21|ShiftRight1~27_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~29 .lut_mask = 16'hFFF0;
defparam \inst21|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \inst21|ShiftRight0~29 (
// Equation(s):
// \inst21|ShiftRight0~29_combout  = (\inst21|Equal4~0_combout  & (!\inst21|ShiftRight1~29_combout  & ((!\inst21|ShiftLeft1~28_combout ) # (!\inst21|ShiftRight1~18_combout )))) # (!\inst21|Equal4~0_combout  & (((!\inst21|ShiftLeft1~28_combout )) # 
// (!\inst21|ShiftRight1~18_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftRight1~18_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\inst21|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~29 .lut_mask = 16'h153F;
defparam \inst21|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \inst21|ShiftRight0~30 (
// Equation(s):
// \inst21|ShiftRight0~30_combout  = ((\IR|q [3] & \inst21|ShiftRight0~46_combout )) # (!\inst21|ShiftRight0~29_combout )

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftRight0~46_combout ),
	.datac(\inst21|ShiftRight0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~30 .lut_mask = 16'h8F8F;
defparam \inst21|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \inst21|ShiftRight1~46 (
// Equation(s):
// \inst21|ShiftRight1~46_combout  = ((!\IR|q [2] & (\IR|q [3] & \inst21|ShiftRight1~11_combout ))) # (!\inst21|ShiftRight0~29_combout )

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftRight0~29_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~46 .lut_mask = 16'h7333;
defparam \inst21|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \inst21|ShiftLeft0~75 (
// Equation(s):
// \inst21|ShiftLeft0~75_combout  = (\IR|q [3] & ((\inst21|ShiftLeft1~31_combout ) # ((\inst21|ShiftLeft1~30_combout )))) # (!\IR|q [3] & (((\inst21|ShiftLeft0~42_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~31_combout ),
	.datac(\inst21|ShiftLeft1~30_combout ),
	.datad(\inst21|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~75 .lut_mask = 16'hFDA8;
defparam \inst21|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \inst21|ShiftLeft1~56 (
// Equation(s):
// \inst21|ShiftLeft1~56_combout  = (!\IR|q [3] & (((\inst21|Mux0~2_combout  & \inst21|ShiftLeft1~22_combout )) # (!\inst21|ShiftLeft0~41_combout )))

	.dataa(\inst21|Mux0~2_combout ),
	.datab(\inst21|ShiftLeft1~22_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~56 .lut_mask = 16'h080F;
defparam \inst21|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~68 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~68_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout )))) # (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & ((\inst21|ShiftLeft1~56_combout ))) # (!\inst11|ALUOp[0]~3_combout  & 
// (\inst21|ShiftLeft0~75_combout ))))

	.dataa(\inst21|ShiftLeft0~75_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftLeft1~56_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~68 .lut_mask = 16'hF2C2;
defparam \multiplexer_DRSrc|out[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~69 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~69_combout  = (\inst11|ALUOp[1]~4_combout  & ((\multiplexer_DRSrc|out[5]~68_combout  & ((\inst21|ShiftRight1~46_combout ))) # (!\multiplexer_DRSrc|out[5]~68_combout  & (\inst21|ShiftRight0~30_combout )))) # 
// (!\inst11|ALUOp[1]~4_combout  & (((\multiplexer_DRSrc|out[5]~68_combout ))))

	.dataa(\inst21|ShiftRight0~30_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftRight1~46_combout ),
	.datad(\multiplexer_DRSrc|out[5]~68_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~69 .lut_mask = 16'hF388;
defparam \multiplexer_DRSrc|out[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[5]~73 (
// Equation(s):
// \multiplexer_DRSrc|out[5]~73_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[5]~69_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[5]~72_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[5]~72_combout ),
	.datad(\multiplexer_DRSrc|out[5]~69_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[5]~73 .lut_mask = 16'h3210;
defparam \multiplexer_DRSrc|out[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \DR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[5]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[5] .is_wysiwyg = "true";
defparam \DR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N30
cycloneive_lcell_comb \multiplexer_addressSrc|out[5]~5 (
// Equation(s):
// \multiplexer_addressSrc|out[5]~5_combout  = (\inst10|p4_master~q  & ((\DR|q [5]))) # (!\inst10|p4_master~q  & (\PC|q [5]))

	.dataa(gnd),
	.datab(\inst10|p4_master~q ),
	.datac(\PC|q [5]),
	.datad(\DR|q [5]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[5]~5 .lut_mask = 16'hFC30;
defparam \multiplexer_addressSrc|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \IR|q~14 (
// Equation(s):
// \IR|q~14_combout  = (!\reset~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\IR|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~14 .lut_mask = 16'h5500;
defparam \IR|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \IR|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[10] .is_wysiwyg = "true";
defparam \IR|q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N8
cycloneive_io_ibuf \externalInput[4]~input (
	.i(externalInput[4]),
	.ibar(gnd),
	.o(\externalInput[4]~input_o ));
// synopsys translate_off
defparam \externalInput[4]~input .bus_hold = "false";
defparam \externalInput[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \MDR|q~12 (
// Equation(s):
// \MDR|q~12_combout  = (\inst11|Equal8~0_combout  & ((\IR|q [4] & ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) # (!\IR|q [4] & (\externalInput[4]~input_o )))) # (!\inst11|Equal8~0_combout  & 
// (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\externalInput[4]~input_o ),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\IR|q [4]),
	.cin(gnd),
	.combout(\MDR|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~12 .lut_mask = 16'hCCAC;
defparam \MDR|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N27
dffeas \MDR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[4] .is_wysiwyg = "true";
defparam \MDR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N18
cycloneive_lcell_comb \inst13|r~19 (
// Equation(s):
// \inst13|r~19_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [4]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [4]))))

	.dataa(\MDR|q [4]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\reset~input_o ),
	.datad(\DR|q [4]),
	.cin(gnd),
	.combout(\inst13|r~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~19 .lut_mask = 16'h0E02;
defparam \inst13|r~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N19
dffeas \inst13|r[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][4] .is_wysiwyg = "true";
defparam \inst13|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N19
dffeas \inst13|r[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][4] .is_wysiwyg = "true";
defparam \inst13|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N15
dffeas \inst13|r[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][4] .is_wysiwyg = "true";
defparam \inst13|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N13
dffeas \inst13|r[0][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][4] .is_wysiwyg = "true";
defparam \inst13|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cycloneive_lcell_comb \inst13|Mux27~2 (
// Equation(s):
// \inst13|Mux27~2_combout  = (\IR|q [9] & ((\inst13|r[2][4]~q ) # ((\IR|q [8])))) # (!\IR|q [9] & (((\inst13|r[0][4]~q  & !\IR|q [8]))))

	.dataa(\inst13|r[2][4]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][4]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux27~2 .lut_mask = 16'hCCB8;
defparam \inst13|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cycloneive_lcell_comb \inst13|Mux27~3 (
// Equation(s):
// \inst13|Mux27~3_combout  = (\IR|q [8] & ((\inst13|Mux27~2_combout  & (\inst13|r[3][4]~q )) # (!\inst13|Mux27~2_combout  & ((\inst13|r[1][4]~q ))))) # (!\IR|q [8] & (((\inst13|Mux27~2_combout ))))

	.dataa(\IR|q [8]),
	.datab(\inst13|r[3][4]~q ),
	.datac(\inst13|r[1][4]~q ),
	.datad(\inst13|Mux27~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux27~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N7
dffeas \inst13|r[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][4] .is_wysiwyg = "true";
defparam \inst13|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N1
dffeas \inst13|r[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][4] .is_wysiwyg = "true";
defparam \inst13|r[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N27
dffeas \inst13|r[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][4] .is_wysiwyg = "true";
defparam \inst13|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \inst13|r[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][4] .is_wysiwyg = "true";
defparam \inst13|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \inst13|Mux27~0 (
// Equation(s):
// \inst13|Mux27~0_combout  = (\IR|q [8] & ((\inst13|r[5][4]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][4]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][4]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][4]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux27~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneive_lcell_comb \inst13|Mux27~1 (
// Equation(s):
// \inst13|Mux27~1_combout  = (\IR|q [9] & ((\inst13|Mux27~0_combout  & ((\inst13|r[7][4]~q ))) # (!\inst13|Mux27~0_combout  & (\inst13|r[6][4]~q )))) # (!\IR|q [9] & (((\inst13|Mux27~0_combout ))))

	.dataa(\inst13|r[6][4]~q ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][4]~q ),
	.datad(\inst13|Mux27~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux27~1 .lut_mask = 16'hF388;
defparam \inst13|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N16
cycloneive_lcell_comb \inst13|Mux27~4 (
// Equation(s):
// \inst13|Mux27~4_combout  = (\IR|q [10] & ((\inst13|Mux27~1_combout ))) # (!\IR|q [10] & (\inst13|Mux27~3_combout ))

	.dataa(\IR|q [10]),
	.datab(\inst13|Mux27~3_combout ),
	.datac(gnd),
	.datad(\inst13|Mux27~1_combout ),
	.cin(gnd),
	.combout(\inst13|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux27~4 .lut_mask = 16'hEE44;
defparam \inst13|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N17
dffeas \BR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[4] .is_wysiwyg = "true";
defparam \BR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[4]~11 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[4]~11_combout  = (\IR|q [15] & ((\IR|q [14] & ((\BR|q [4]))) # (!\IR|q [14] & (\inst18|pc_post[4]~8_combout )))) # (!\IR|q [15] & (((\BR|q [4]))))

	.dataa(\inst18|pc_post[4]~8_combout ),
	.datab(\BR|q [4]),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[4]~11 .lut_mask = 16'hCCAC;
defparam \multiplexer_ALUSrcBR|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \inst19|OUT~21 (
// Equation(s):
// \inst19|OUT~21_combout  = (\multiplexer_ALUSrcAR|out[4]~11_combout  & \multiplexer_ALUSrcBR|out[4]~11_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datac(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~21 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~76 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~76_combout  = (\multiplexer_DRSrc|out[13]~102_combout  & (((\multiplexer_DRSrc|out[13]~11_combout  & \inst19|OUT~21_combout )))) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~8_combout ) # 
// ((!\multiplexer_DRSrc|out[13]~11_combout ))))

	.dataa(\inst19|Add2~8_combout ),
	.datab(\multiplexer_DRSrc|out[13]~102_combout ),
	.datac(\multiplexer_DRSrc|out[13]~11_combout ),
	.datad(\inst19|OUT~21_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~76 .lut_mask = 16'hE323;
defparam \multiplexer_DRSrc|out[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \inst19|OUT~20 (
// Equation(s):
// \inst19|OUT~20_combout  = \multiplexer_ALUSrcAR|out[4]~11_combout  $ (\multiplexer_ALUSrcBR|out[4]~11_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datac(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~20 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~77 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~77_combout  = (\multiplexer_DRSrc|out[4]~76_combout  & ((\inst19|Add1~8_combout ) # ((!\multiplexer_DRSrc|out[13]~101_combout )))) # (!\multiplexer_DRSrc|out[4]~76_combout  & (((\multiplexer_DRSrc|out[13]~101_combout  & 
// \inst19|OUT~20_combout ))))

	.dataa(\inst19|Add1~8_combout ),
	.datab(\multiplexer_DRSrc|out[4]~76_combout ),
	.datac(\multiplexer_DRSrc|out[13]~101_combout ),
	.datad(\inst19|OUT~20_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~77 .lut_mask = 16'hBC8C;
defparam \multiplexer_DRSrc|out[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~78 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~78_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[4]~11_combout ) # ((\multiplexer_ALUSrcBR|out[4]~11_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[4]~77_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datac(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datad(\multiplexer_DRSrc|out[4]~77_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~78 .lut_mask = 16'hFDA8;
defparam \multiplexer_DRSrc|out[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneive_lcell_comb \inst21|ShiftLeft1~67 (
// Equation(s):
// \inst21|ShiftLeft1~67_combout  = (!\IR|q [2] & (!\IR|q [3] & ((\inst21|ShiftLeft1~41_combout ) # (\inst21|ShiftLeft1~40_combout ))))

	.dataa(\inst21|ShiftLeft1~41_combout ),
	.datab(\inst21|ShiftLeft1~40_combout ),
	.datac(\IR|q [2]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~67 .lut_mask = 16'h000E;
defparam \inst21|ShiftLeft1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \inst21|ShiftLeft1~57 (
// Equation(s):
// \inst21|ShiftLeft1~57_combout  = (\inst21|ShiftLeft1~67_combout ) # ((\inst21|ShiftLeft0~43_combout  & (\inst21|ShiftLeft1~28_combout  & \multiplexer_ALUSrcBR|out[0]~15_combout )))

	.dataa(\inst21|ShiftLeft0~43_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datad(\inst21|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~57 .lut_mask = 16'hFF80;
defparam \inst21|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \inst21|ShiftRight1~34 (
// Equation(s):
// \inst21|ShiftRight1~34_combout  = (\IR|q [1] & (!\inst21|Mux0~7_combout )) # (!\IR|q [1] & ((!\inst21|Mux0~9_combout )))

	.dataa(gnd),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\inst21|Mux0~9_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~34 .lut_mask = 16'h330F;
defparam \inst21|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \inst21|Mux0~11 (
// Equation(s):
// \inst21|Mux0~11_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[9]~6_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[8]~7_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~11 .lut_mask = 16'hAAF0;
defparam \inst21|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \inst21|ShiftRight1~33 (
// Equation(s):
// \inst21|ShiftRight1~33_combout  = ((\IR|q [1] & ((!\inst21|Mux0~10_combout ))) # (!\IR|q [1] & (!\inst21|Mux0~11_combout ))) # (!\inst21|ShiftLeft1~28_combout )

	.dataa(\inst21|Mux0~11_combout ),
	.datab(\inst21|Mux0~10_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~33 .lut_mask = 16'h3F5F;
defparam \inst21|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \inst21|Mux0~13 (
// Equation(s):
// \inst21|Mux0~13_combout  = (\IR|q [0] & (\multiplexer_ALUSrcBR|out[5]~10_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[4]~11_combout )))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~13 .lut_mask = 16'hCFC0;
defparam \inst21|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \inst21|Mux0~12 (
// Equation(s):
// \inst21|Mux0~12_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[7]~8_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[6]~9_combout ))

	.dataa(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datab(\IR|q [0]),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~12 .lut_mask = 16'hEE22;
defparam \inst21|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \inst21|ShiftRight1~30 (
// Equation(s):
// \inst21|ShiftRight1~30_combout  = ((\IR|q [1] & ((!\inst21|Mux0~12_combout ))) # (!\IR|q [1] & (!\inst21|Mux0~13_combout ))) # (!\inst21|Equal4~0_combout )

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|Mux0~13_combout ),
	.datac(\inst21|Mux0~12_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~30 .lut_mask = 16'h5F77;
defparam \inst21|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \inst21|ShiftRight1~35 (
// Equation(s):
// \inst21|ShiftRight1~35_combout  = (\inst21|ShiftRight1~33_combout  & (\inst21|ShiftRight1~30_combout  & ((\inst21|ShiftRight1~34_combout ) # (!\inst21|ShiftRight1~10_combout ))))

	.dataa(\inst21|ShiftRight1~10_combout ),
	.datab(\inst21|ShiftRight1~34_combout ),
	.datac(\inst21|ShiftRight1~33_combout ),
	.datad(\inst21|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~35 .lut_mask = 16'hD000;
defparam \inst21|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \inst21|ShiftLeft0~60 (
// Equation(s):
// \inst21|ShiftLeft0~60_combout  = (\inst21|ShiftLeft1~38_combout  & ((\inst21|ShiftRight1~10_combout ) # ((\inst21|ShiftLeft0~29_combout  & \inst21|ShiftLeft1~35_combout )))) # (!\inst21|ShiftLeft1~38_combout  & (\inst21|ShiftLeft0~29_combout  & 
// ((\inst21|ShiftLeft1~35_combout ))))

	.dataa(\inst21|ShiftLeft1~38_combout ),
	.datab(\inst21|ShiftLeft0~29_combout ),
	.datac(\inst21|ShiftRight1~10_combout ),
	.datad(\inst21|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~60 .lut_mask = 16'hECA0;
defparam \inst21|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneive_lcell_comb \inst21|ShiftLeft0~61 (
// Equation(s):
// \inst21|ShiftLeft0~61_combout  = (\inst21|ShiftLeft1~67_combout ) # ((\inst21|ShiftLeft0~60_combout ) # ((\inst21|ShiftLeft0~45_combout  & \inst21|ShiftLeft1~28_combout )))

	.dataa(\inst21|ShiftLeft1~67_combout ),
	.datab(\inst21|ShiftLeft0~45_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\inst21|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~61 .lut_mask = 16'hFFEA;
defparam \inst21|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \inst21|ShiftRight1~31 (
// Equation(s):
// \inst21|ShiftRight1~31_combout  = (\IR|q [2] & (\multiplexer_ALUSrcBR|out[15]~0_combout  & \IR|q [3]))

	.dataa(\IR|q [2]),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(gnd),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~31 .lut_mask = 16'h8800;
defparam \inst21|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \inst21|ShiftRight0~31 (
// Equation(s):
// \inst21|ShiftRight0~31_combout  = (\inst21|ShiftLeft1~28_combout  & ((\IR|q [1] & ((\inst21|Mux0~10_combout ))) # (!\IR|q [1] & (\inst21|Mux0~11_combout ))))

	.dataa(\inst21|Mux0~11_combout ),
	.datab(\inst21|Mux0~10_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~31 .lut_mask = 16'hC0A0;
defparam \inst21|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \inst21|ShiftRight1~32 (
// Equation(s):
// \inst21|ShiftRight1~32_combout  = (\inst21|ShiftRight1~10_combout  & ((\IR|q [1] & (\inst21|Mux0~7_combout )) # (!\IR|q [1] & ((\inst21|Mux0~9_combout )))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\inst21|Mux0~9_combout ),
	.datad(\inst21|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~32 .lut_mask = 16'hD800;
defparam \inst21|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \inst21|ShiftRight0~32 (
// Equation(s):
// \inst21|ShiftRight0~32_combout  = ((\inst21|ShiftRight1~31_combout ) # ((\inst21|ShiftRight0~31_combout ) # (\inst21|ShiftRight1~32_combout ))) # (!\inst21|ShiftRight1~30_combout )

	.dataa(\inst21|ShiftRight1~30_combout ),
	.datab(\inst21|ShiftRight1~31_combout ),
	.datac(\inst21|ShiftRight0~31_combout ),
	.datad(\inst21|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~32 .lut_mask = 16'hFFFD;
defparam \inst21|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~74 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~74_combout  = (\inst11|ALUOp[0]~3_combout  & (\inst11|ALUOp[1]~4_combout )) # (!\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftRight0~32_combout ))) # (!\inst11|ALUOp[1]~4_combout  & 
// (\inst21|ShiftLeft0~61_combout ))))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftLeft0~61_combout ),
	.datad(\inst21|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~74 .lut_mask = 16'hDC98;
defparam \multiplexer_DRSrc|out[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~75 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~75_combout  = (\inst11|ALUOp[0]~3_combout  & ((\multiplexer_DRSrc|out[4]~74_combout  & ((!\inst21|ShiftRight1~35_combout ))) # (!\multiplexer_DRSrc|out[4]~74_combout  & (\inst21|ShiftLeft1~57_combout )))) # 
// (!\inst11|ALUOp[0]~3_combout  & (((\multiplexer_DRSrc|out[4]~74_combout ))))

	.dataa(\inst21|ShiftLeft1~57_combout ),
	.datab(\inst21|ShiftRight1~35_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\multiplexer_DRSrc|out[4]~74_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~75 .lut_mask = 16'h3FA0;
defparam \multiplexer_DRSrc|out[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[4]~79 (
// Equation(s):
// \multiplexer_DRSrc|out[4]~79_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[4]~75_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[4]~78_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[4]~78_combout ),
	.datad(\multiplexer_DRSrc|out[4]~75_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[4]~79 .lut_mask = 16'h3210;
defparam \multiplexer_DRSrc|out[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \DR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[4]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[4] .is_wysiwyg = "true";
defparam \DR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N12
cycloneive_lcell_comb \multiplexer_addressSrc|out[4]~4 (
// Equation(s):
// \multiplexer_addressSrc|out[4]~4_combout  = (\inst10|p4_master~q  & (\DR|q [4])) # (!\inst10|p4_master~q  & ((\PC|q [4])))

	.dataa(gnd),
	.datab(\DR|q [4]),
	.datac(\inst10|p4_master~q ),
	.datad(\PC|q [4]),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[4]~4 .lut_mask = 16'hCFC0;
defparam \multiplexer_addressSrc|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneive_lcell_comb \inst13|Mux13~0 (
// Equation(s):
// \inst13|Mux13~0_combout  = (\IR|q [12] & (((\inst13|r[6][2]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][2]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][2]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][2]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux13~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneive_lcell_comb \inst13|Mux13~1 (
// Equation(s):
// \inst13|Mux13~1_combout  = (\inst13|Mux13~0_combout  & (((\inst13|r[7][2]~q )) # (!\IR|q [11]))) # (!\inst13|Mux13~0_combout  & (\IR|q [11] & (\inst13|r[5][2]~q )))

	.dataa(\inst13|Mux13~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][2]~q ),
	.datad(\inst13|r[7][2]~q ),
	.cin(gnd),
	.combout(\inst13|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux13~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cycloneive_lcell_comb \inst13|Mux13~2 (
// Equation(s):
// \inst13|Mux13~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[1][2]~q )) # (!\IR|q [11] & ((\inst13|r[0][2]~q )))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[1][2]~q ),
	.datac(\inst13|r[0][2]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux13~2 .lut_mask = 16'hEE50;
defparam \inst13|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N28
cycloneive_lcell_comb \inst13|Mux13~3 (
// Equation(s):
// \inst13|Mux13~3_combout  = (\IR|q [12] & ((\inst13|Mux13~2_combout  & (\inst13|r[3][2]~q )) # (!\inst13|Mux13~2_combout  & ((\inst13|r[2][2]~q ))))) # (!\IR|q [12] & (((\inst13|Mux13~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][2]~q ),
	.datac(\inst13|r[2][2]~q ),
	.datad(\inst13|Mux13~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux13~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cycloneive_lcell_comb \inst13|Mux13~4 (
// Equation(s):
// \inst13|Mux13~4_combout  = (\IR|q [13] & (\inst13|Mux13~1_combout )) # (!\IR|q [13] & ((\inst13|Mux13~3_combout )))

	.dataa(\inst13|Mux13~1_combout ),
	.datab(\inst13|Mux13~3_combout ),
	.datac(gnd),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux13~4 .lut_mask = 16'hAACC;
defparam \inst13|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \AR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[2] .is_wysiwyg = "true";
defparam \AR|q[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst4~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR|q [2],\AR|q [1]}),
	.portaaddr({\multiplexer_addressSrc|out[11]~11_combout ,\multiplexer_addressSrc|out[10]~10_combout ,\multiplexer_addressSrc|out[9]~9_combout ,\multiplexer_addressSrc|out[8]~8_combout ,\multiplexer_addressSrc|out[7]~7_combout ,\multiplexer_addressSrc|out[6]~6_combout ,
\multiplexer_addressSrc|out[5]~5_combout ,\multiplexer_addressSrc|out[4]~4_combout ,\multiplexer_addressSrc|out[3]~3_combout ,\multiplexer_addressSrc|out[2]~2_combout ,\multiplexer_addressSrc|out[1]~1_combout ,\multiplexer_addressSrc|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "IN_OUT.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "mainMemory:memory|altsyncram:altsyncram_component|altsyncram_tck1:auto_generated|altsyncram_rma2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF0AA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFC30;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \IR|q~12 (
// Equation(s):
// \IR|q~12_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\reset~input_o )

	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~12 .lut_mask = 16'h00CC;
defparam \IR|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \IR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[1] .is_wysiwyg = "true";
defparam \IR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \inst21|ShiftLeft1~58 (
// Equation(s):
// \inst21|ShiftLeft1~58_combout  = (\inst21|Equal4~0_combout  & ((\IR|q [1] & (\inst21|Mux0~1_combout )) # (!\IR|q [1] & ((\inst21|Mux0~2_combout )))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Equal4~0_combout ),
	.datac(\inst21|Mux0~1_combout ),
	.datad(\inst21|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~58 .lut_mask = 16'hC480;
defparam \inst21|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \inst21|ShiftLeft0~76 (
// Equation(s):
// \inst21|ShiftLeft0~76_combout  = (\IR|q [3] & ((\inst21|ShiftLeft1~45_combout ) # ((\inst21|ShiftLeft1~44_combout )))) # (!\IR|q [3] & (((\inst21|ShiftLeft0~72_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~45_combout ),
	.datac(\inst21|ShiftLeft0~72_combout ),
	.datad(\inst21|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~76 .lut_mask = 16'hFAD8;
defparam \inst21|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~80 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~80_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout )))) # (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & (\inst21|ShiftLeft1~58_combout )) # (!\inst11|ALUOp[0]~3_combout  & 
// ((\inst21|ShiftLeft0~76_combout )))))

	.dataa(\inst21|ShiftLeft1~58_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~80 .lut_mask = 16'hE3E0;
defparam \multiplexer_DRSrc|out[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \inst21|ShiftRight0~33 (
// Equation(s):
// \inst21|ShiftRight0~33_combout  = (\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[6]~9_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[5]~10_combout )))))

	.dataa(\IR|q [0]),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~33 .lut_mask = 16'hD800;
defparam \inst21|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \inst21|ShiftRight0~34 (
// Equation(s):
// \inst21|ShiftRight0~34_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[4]~11_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[3]~12_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~34 .lut_mask = 16'hFC0C;
defparam \inst21|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \inst21|ShiftRight0~35 (
// Equation(s):
// \inst21|ShiftRight0~35_combout  = (\inst21|Equal4~0_combout  & ((\inst21|ShiftRight0~33_combout ) # ((!\IR|q [1] & \inst21|ShiftRight0~34_combout ))))

	.dataa(\IR|q [1]),
	.datab(\inst21|ShiftRight0~33_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~35 .lut_mask = 16'hD0C0;
defparam \inst21|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \inst21|ShiftRight0~36 (
// Equation(s):
// \inst21|ShiftRight0~36_combout  = (!\inst21|ShiftRight0~35_combout  & (((!\inst21|ShiftRight0~20_combout  & !\inst21|ShiftRight0~21_combout )) # (!\inst21|ShiftLeft1~28_combout )))

	.dataa(\inst21|ShiftRight0~35_combout ),
	.datab(\inst21|ShiftRight0~20_combout ),
	.datac(\inst21|ShiftRight0~21_combout ),
	.datad(\inst21|ShiftLeft1~28_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~36 .lut_mask = 16'h0155;
defparam \inst21|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \inst21|ShiftRight0~38 (
// Equation(s):
// \inst21|ShiftRight0~38_combout  = (!\IR|q [2] & (\IR|q [3] & ((\inst21|ShiftRight0~7_combout ) # (\inst21|ShiftRight0~8_combout ))))

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftRight0~7_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~38 .lut_mask = 16'h5040;
defparam \inst21|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \inst21|ShiftRight1~36 (
// Equation(s):
// \inst21|ShiftRight1~36_combout  = ((\inst21|ShiftRight0~38_combout ) # ((\inst21|ShiftRight1~31_combout  & \inst21|ShiftLeft0~43_combout ))) # (!\inst21|ShiftRight0~36_combout )

	.dataa(\inst21|ShiftRight1~31_combout ),
	.datab(\inst21|ShiftRight0~36_combout ),
	.datac(\inst21|ShiftRight0~38_combout ),
	.datad(\inst21|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~36 .lut_mask = 16'hFBF3;
defparam \inst21|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \inst21|ShiftRight0~37 (
// Equation(s):
// \inst21|ShiftRight0~37_combout  = (\inst21|ShiftRight1~31_combout ) # (((\inst21|ShiftRight0~19_combout  & \inst21|ShiftRight1~10_combout )) # (!\inst21|ShiftRight0~36_combout ))

	.dataa(\inst21|ShiftRight1~31_combout ),
	.datab(\inst21|ShiftRight0~36_combout ),
	.datac(\inst21|ShiftRight0~19_combout ),
	.datad(\inst21|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~37 .lut_mask = 16'hFBBB;
defparam \inst21|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~81 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~81_combout  = (\multiplexer_DRSrc|out[3]~80_combout  & (((\inst21|ShiftRight1~36_combout )) # (!\inst11|ALUOp[1]~4_combout ))) # (!\multiplexer_DRSrc|out[3]~80_combout  & (\inst11|ALUOp[1]~4_combout  & 
// ((\inst21|ShiftRight0~37_combout ))))

	.dataa(\multiplexer_DRSrc|out[3]~80_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftRight1~36_combout ),
	.datad(\inst21|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~81 .lut_mask = 16'hE6A2;
defparam \multiplexer_DRSrc|out[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \inst19|OUT~23 (
// Equation(s):
// \inst19|OUT~23_combout  = (\multiplexer_ALUSrcAR|out[3]~12_combout  & \multiplexer_ALUSrcBR|out[3]~12_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.datac(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~23 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~82 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~82_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~23_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~6_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (!\multiplexer_DRSrc|out[13]~102_combout ))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\multiplexer_DRSrc|out[13]~102_combout ),
	.datac(\inst19|Add2~6_combout ),
	.datad(\inst19|OUT~23_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~82 .lut_mask = 16'hB931;
defparam \multiplexer_DRSrc|out[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \inst19|OUT~22 (
// Equation(s):
// \inst19|OUT~22_combout  = \multiplexer_ALUSrcAR|out[3]~12_combout  $ (\multiplexer_ALUSrcBR|out[3]~12_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.datac(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~22 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~83 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~83_combout  = (\multiplexer_DRSrc|out[3]~82_combout  & (((\inst19|Add1~6_combout ) # (!\multiplexer_DRSrc|out[13]~101_combout )))) # (!\multiplexer_DRSrc|out[3]~82_combout  & (\inst19|OUT~22_combout  & 
// (\multiplexer_DRSrc|out[13]~101_combout )))

	.dataa(\multiplexer_DRSrc|out[3]~82_combout ),
	.datab(\inst19|OUT~22_combout ),
	.datac(\multiplexer_DRSrc|out[13]~101_combout ),
	.datad(\inst19|Add1~6_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~83 .lut_mask = 16'hEA4A;
defparam \multiplexer_DRSrc|out[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~84 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~84_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[3]~12_combout ) # ((\multiplexer_ALUSrcBR|out[3]~12_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[3]~83_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.datac(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datad(\multiplexer_DRSrc|out[3]~83_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~84 .lut_mask = 16'hFDA8;
defparam \multiplexer_DRSrc|out[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[3]~85 (
// Equation(s):
// \multiplexer_DRSrc|out[3]~85_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[3]~81_combout )) # (!\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[3]~84_combout )))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[3]~81_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\multiplexer_DRSrc|out[3]~84_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[3]~85 .lut_mask = 16'h0D08;
defparam \multiplexer_DRSrc|out[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \DR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[3]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[3] .is_wysiwyg = "true";
defparam \DR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneive_lcell_comb \multiplexer_memToReg|out[3]~12 (
// Equation(s):
// \multiplexer_memToReg|out[3]~12_combout  = (\inst11|memToReg~0_combout  & (\DR|q [3])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [3])))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [3]),
	.datad(\MDR|q [3]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[3]~12 .lut_mask = 16'hF3C0;
defparam \multiplexer_memToReg|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneive_lcell_comb \PC|q~13 (
// Equation(s):
// \PC|q~13_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[3]~12_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[3]~6_combout ))

	.dataa(\inst18|pc_post[3]~6_combout ),
	.datab(\multiplexer_memToReg|out[3]~12_combout ),
	.datac(gnd),
	.datad(\inst11|branch~3_combout ),
	.cin(gnd),
	.combout(\PC|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~13 .lut_mask = 16'hCCAA;
defparam \PC|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \PC|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[3] .is_wysiwyg = "true";
defparam \PC|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneive_lcell_comb \inst18|pc_post[4]~8 (
// Equation(s):
// \inst18|pc_post[4]~8_combout  = (\PC|q [4] & (\inst18|pc_post[3]~7  $ (GND))) # (!\PC|q [4] & (!\inst18|pc_post[3]~7  & VCC))
// \inst18|pc_post[4]~9  = CARRY((\PC|q [4] & !\inst18|pc_post[3]~7 ))

	.dataa(\PC|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[3]~7 ),
	.combout(\inst18|pc_post[4]~8_combout ),
	.cout(\inst18|pc_post[4]~9 ));
// synopsys translate_off
defparam \inst18|pc_post[4]~8 .lut_mask = 16'hA50A;
defparam \inst18|pc_post[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N20
cycloneive_lcell_comb \multiplexer_memToReg|out[4]~11 (
// Equation(s):
// \multiplexer_memToReg|out[4]~11_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [4]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [4]))

	.dataa(\MDR|q [4]),
	.datab(gnd),
	.datac(\inst11|memToReg~0_combout ),
	.datad(\DR|q [4]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[4]~11 .lut_mask = 16'hFA0A;
defparam \multiplexer_memToReg|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneive_lcell_comb \PC|q~12 (
// Equation(s):
// \PC|q~12_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[4]~11_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[4]~8_combout ))

	.dataa(\inst18|pc_post[4]~8_combout ),
	.datab(\multiplexer_memToReg|out[4]~11_combout ),
	.datac(gnd),
	.datad(\inst11|branch~3_combout ),
	.cin(gnd),
	.combout(\PC|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~12 .lut_mask = 16'hCCAA;
defparam \PC|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \PC|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[4] .is_wysiwyg = "true";
defparam \PC|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \inst18|pc_post[5]~10 (
// Equation(s):
// \inst18|pc_post[5]~10_combout  = (\PC|q [5] & (!\inst18|pc_post[4]~9 )) # (!\PC|q [5] & ((\inst18|pc_post[4]~9 ) # (GND)))
// \inst18|pc_post[5]~11  = CARRY((!\inst18|pc_post[4]~9 ) # (!\PC|q [5]))

	.dataa(gnd),
	.datab(\PC|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[4]~9 ),
	.combout(\inst18|pc_post[5]~10_combout ),
	.cout(\inst18|pc_post[5]~11 ));
// synopsys translate_off
defparam \inst18|pc_post[5]~10 .lut_mask = 16'h3C3F;
defparam \inst18|pc_post[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N10
cycloneive_lcell_comb \multiplexer_memToReg|out[5]~10 (
// Equation(s):
// \multiplexer_memToReg|out[5]~10_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [5]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [5]))

	.dataa(\MDR|q [5]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(gnd),
	.datad(\DR|q [5]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[5]~10 .lut_mask = 16'hEE22;
defparam \multiplexer_memToReg|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneive_lcell_comb \PC|q~11 (
// Equation(s):
// \PC|q~11_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[5]~10_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[5]~10_combout ))

	.dataa(\inst18|pc_post[5]~10_combout ),
	.datab(\inst11|branch~3_combout ),
	.datac(gnd),
	.datad(\multiplexer_memToReg|out[5]~10_combout ),
	.cin(gnd),
	.combout(\PC|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~11 .lut_mask = 16'hEE22;
defparam \PC|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N19
dffeas \PC|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[5] .is_wysiwyg = "true";
defparam \PC|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \inst18|pc_post[6]~12 (
// Equation(s):
// \inst18|pc_post[6]~12_combout  = (\PC|q [6] & (\inst18|pc_post[5]~11  $ (GND))) # (!\PC|q [6] & (!\inst18|pc_post[5]~11  & VCC))
// \inst18|pc_post[6]~13  = CARRY((\PC|q [6] & !\inst18|pc_post[5]~11 ))

	.dataa(\PC|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[5]~11 ),
	.combout(\inst18|pc_post[6]~12_combout ),
	.cout(\inst18|pc_post[6]~13 ));
// synopsys translate_off
defparam \inst18|pc_post[6]~12 .lut_mask = 16'hA50A;
defparam \inst18|pc_post[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N8
cycloneive_io_ibuf \externalInput[6]~input (
	.i(externalInput[6]),
	.ibar(gnd),
	.o(\externalInput[6]~input_o ));
// synopsys translate_off
defparam \externalInput[6]~input .bus_hold = "false";
defparam \externalInput[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneive_lcell_comb \MDR|q~10 (
// Equation(s):
// \MDR|q~10_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & (\externalInput[6]~input_o )) # (!\inst11|Equal8~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])))))

	.dataa(\IR|q [4]),
	.datab(\externalInput[6]~input_o ),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\MDR|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~10 .lut_mask = 16'hEF40;
defparam \MDR|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \MDR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[6] .is_wysiwyg = "true";
defparam \MDR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
cycloneive_lcell_comb \multiplexer_memToReg|out[6]~9 (
// Equation(s):
// \multiplexer_memToReg|out[6]~9_combout  = (\inst11|memToReg~0_combout  & (\DR|q [6])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [6])))

	.dataa(\DR|q [6]),
	.datab(gnd),
	.datac(\inst11|memToReg~0_combout ),
	.datad(\MDR|q [6]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[6]~9 .lut_mask = 16'hAFA0;
defparam \multiplexer_memToReg|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \PC|q~10 (
// Equation(s):
// \PC|q~10_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[6]~9_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[6]~12_combout ))

	.dataa(\inst18|pc_post[6]~12_combout ),
	.datab(gnd),
	.datac(\inst11|branch~3_combout ),
	.datad(\multiplexer_memToReg|out[6]~9_combout ),
	.cin(gnd),
	.combout(\PC|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~10 .lut_mask = 16'hFA0A;
defparam \PC|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \PC|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[6] .is_wysiwyg = "true";
defparam \PC|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneive_lcell_comb \inst18|pc_post[7]~14 (
// Equation(s):
// \inst18|pc_post[7]~14_combout  = (\PC|q [7] & (!\inst18|pc_post[6]~13 )) # (!\PC|q [7] & ((\inst18|pc_post[6]~13 ) # (GND)))
// \inst18|pc_post[7]~15  = CARRY((!\inst18|pc_post[6]~13 ) # (!\PC|q [7]))

	.dataa(gnd),
	.datab(\PC|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|pc_post[6]~13 ),
	.combout(\inst18|pc_post[7]~14_combout ),
	.cout(\inst18|pc_post[7]~15 ));
// synopsys translate_off
defparam \inst18|pc_post[7]~14 .lut_mask = 16'h3C3F;
defparam \inst18|pc_post[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneive_lcell_comb \multiplexer_memToReg|out[7]~8 (
// Equation(s):
// \multiplexer_memToReg|out[7]~8_combout  = (\inst11|memToReg~0_combout  & (\DR|q [7])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [7])))

	.dataa(\DR|q [7]),
	.datab(gnd),
	.datac(\MDR|q [7]),
	.datad(\inst11|memToReg~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[7]~8 .lut_mask = 16'hAAF0;
defparam \multiplexer_memToReg|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_lcell_comb \PC|q~9 (
// Equation(s):
// \PC|q~9_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[7]~8_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[7]~14_combout ))

	.dataa(\inst11|branch~3_combout ),
	.datab(gnd),
	.datac(\inst18|pc_post[7]~14_combout ),
	.datad(\multiplexer_memToReg|out[7]~8_combout ),
	.cin(gnd),
	.combout(\PC|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~9 .lut_mask = 16'hFA50;
defparam \PC|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \PC|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[7] .is_wysiwyg = "true";
defparam \PC|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \inst13|r[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][8] .is_wysiwyg = "true";
defparam \inst13|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N15
dffeas \inst13|r[0][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][8] .is_wysiwyg = "true";
defparam \inst13|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \inst13|r[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][8] .is_wysiwyg = "true";
defparam \inst13|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneive_lcell_comb \inst13|Mux23~2 (
// Equation(s):
// \inst13|Mux23~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][8]~q ))) # (!\IR|q [9] & (\inst13|r[0][8]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][8]~q ),
	.datad(\inst13|r[2][8]~q ),
	.cin(gnd),
	.combout(\inst13|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux23~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N11
dffeas \inst13|r[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][8] .is_wysiwyg = "true";
defparam \inst13|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cycloneive_lcell_comb \inst13|Mux23~3 (
// Equation(s):
// \inst13|Mux23~3_combout  = (\inst13|Mux23~2_combout  & ((\inst13|r[3][8]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux23~2_combout  & (((\inst13|r[1][8]~q  & \IR|q [8]))))

	.dataa(\inst13|r[3][8]~q ),
	.datab(\inst13|Mux23~2_combout ),
	.datac(\inst13|r[1][8]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux23~3 .lut_mask = 16'hB8CC;
defparam \inst13|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N29
dffeas \inst13|r[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][8] .is_wysiwyg = "true";
defparam \inst13|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \inst13|r[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][8] .is_wysiwyg = "true";
defparam \inst13|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cycloneive_lcell_comb \inst13|Mux23~0 (
// Equation(s):
// \inst13|Mux23~0_combout  = (\IR|q [9] & (((\IR|q [8])))) # (!\IR|q [9] & ((\IR|q [8] & (\inst13|r[5][8]~q )) # (!\IR|q [8] & ((\inst13|r[4][8]~q )))))

	.dataa(\IR|q [9]),
	.datab(\inst13|r[5][8]~q ),
	.datac(\inst13|r[4][8]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux23~0 .lut_mask = 16'hEE50;
defparam \inst13|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N17
dffeas \inst13|r[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][8] .is_wysiwyg = "true";
defparam \inst13|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N30
cycloneive_lcell_comb \inst13|Mux23~1 (
// Equation(s):
// \inst13|Mux23~1_combout  = (\inst13|Mux23~0_combout  & (((\inst13|r[7][8]~q )) # (!\IR|q [9]))) # (!\inst13|Mux23~0_combout  & (\IR|q [9] & ((\inst13|r[6][8]~q ))))

	.dataa(\inst13|Mux23~0_combout ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][8]~q ),
	.datad(\inst13|r[6][8]~q ),
	.cin(gnd),
	.combout(\inst13|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux23~1 .lut_mask = 16'hE6A2;
defparam \inst13|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N26
cycloneive_lcell_comb \inst13|Mux23~4 (
// Equation(s):
// \inst13|Mux23~4_combout  = (\IR|q [10] & ((\inst13|Mux23~1_combout ))) # (!\IR|q [10] & (\inst13|Mux23~3_combout ))

	.dataa(\inst13|Mux23~3_combout ),
	.datab(\inst13|Mux23~1_combout ),
	.datac(gnd),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux23~4 .lut_mask = 16'hCCAA;
defparam \inst13|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N27
dffeas \BR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[8] .is_wysiwyg = "true";
defparam \BR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[8]~7 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[8]~7_combout  = (\IR|q [14] & (((\BR|q [8])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[8]~16_combout )) # (!\IR|q [15] & ((\BR|q [8])))))

	.dataa(\inst18|pc_post[8]~16_combout ),
	.datab(\IR|q [14]),
	.datac(\BR|q [8]),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[8]~7 .lut_mask = 16'hE2F0;
defparam \multiplexer_ALUSrcBR|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \inst19|OUT~13 (
// Equation(s):
// \inst19|OUT~13_combout  = (\multiplexer_ALUSrcBR|out[8]~7_combout  & \multiplexer_ALUSrcAR|out[8]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~13 .lut_mask = 16'hF000;
defparam \inst19|OUT~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~52 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~52_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~13_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~16_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\inst19|Add2~16_combout ),
	.datac(\multiplexer_DRSrc|out[13]~102_combout ),
	.datad(\inst19|OUT~13_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~52 .lut_mask = 16'hAD0D;
defparam \multiplexer_DRSrc|out[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \inst19|OUT~12 (
// Equation(s):
// \inst19|OUT~12_combout  = \multiplexer_ALUSrcBR|out[8]~7_combout  $ (\multiplexer_ALUSrcAR|out[8]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~12 .lut_mask = 16'h0FF0;
defparam \inst19|OUT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~53 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~53_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[8]~52_combout  & ((\inst19|Add1~16_combout ))) # (!\multiplexer_DRSrc|out[8]~52_combout  & (\inst19|OUT~12_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (\multiplexer_DRSrc|out[8]~52_combout ))

	.dataa(\multiplexer_DRSrc|out[13]~101_combout ),
	.datab(\multiplexer_DRSrc|out[8]~52_combout ),
	.datac(\inst19|OUT~12_combout ),
	.datad(\inst19|Add1~16_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~53 .lut_mask = 16'hEC64;
defparam \multiplexer_DRSrc|out[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~54 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~54_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[8]~7_combout ) # ((\multiplexer_ALUSrcBR|out[8]~7_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[8]~53_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.datab(\multiplexer_DRSrc|out[13]~14_combout ),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\multiplexer_DRSrc|out[8]~53_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~54 .lut_mask = 16'hFBC8;
defparam \multiplexer_DRSrc|out[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \inst21|ShiftRight1~21 (
// Equation(s):
// \inst21|ShiftRight1~21_combout  = (!\IR|q [2] & ((\IR|q [1] & (\inst21|Mux0~10_combout )) # (!\IR|q [1] & ((\inst21|Mux0~11_combout )))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~10_combout ),
	.datac(\inst21|Mux0~11_combout ),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~21 .lut_mask = 16'h00D8;
defparam \inst21|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \inst21|ShiftRight1~22 (
// Equation(s):
// \inst21|ShiftRight1~22_combout  = (\IR|q [1] & (\inst21|Mux0~7_combout )) # (!\IR|q [1] & ((\inst21|Mux0~9_combout )))

	.dataa(\inst21|Mux0~7_combout ),
	.datab(\IR|q [1]),
	.datac(\inst21|Mux0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~22 .lut_mask = 16'hB8B8;
defparam \inst21|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \inst21|ShiftRight1~23 (
// Equation(s):
// \inst21|ShiftRight1~23_combout  = (!\IR|q [3] & ((\inst21|ShiftRight1~21_combout ) # ((\IR|q [2] & \inst21|ShiftRight1~22_combout ))))

	.dataa(\inst21|ShiftRight1~21_combout ),
	.datab(\IR|q [2]),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~23 .lut_mask = 16'h0E0A;
defparam \inst21|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~52 (
// Equation(s):
// \inst21|ShiftLeft1~52_combout  = (\inst21|Equal4~0_combout  & (!\inst21|ShiftLeft1~35_combout  & ((!\inst21|ShiftLeft1~28_combout ) # (!\inst21|ShiftLeft1~42_combout )))) # (!\inst21|Equal4~0_combout  & (((!\inst21|ShiftLeft1~28_combout )) # 
// (!\inst21|ShiftLeft1~42_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft1~42_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\inst21|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~52 .lut_mask = 16'h153F;
defparam \inst21|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \inst21|ShiftLeft1~53 (
// Equation(s):
// \inst21|ShiftLeft1~53_combout  = ((\multiplexer_ALUSrcBR|out[0]~15_combout  & (!\inst21|ShiftRight1~20_combout  & \IR|q [3]))) # (!\inst21|ShiftLeft1~52_combout )

	.dataa(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datab(\inst21|ShiftRight1~20_combout ),
	.datac(\inst21|ShiftLeft1~52_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~53 .lut_mask = 16'h2F0F;
defparam \inst21|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \inst21|ShiftRight0~17 (
// Equation(s):
// \inst21|ShiftRight0~17_combout  = (\inst21|ShiftRight1~23_combout ) # ((\multiplexer_ALUSrcBR|out[15]~0_combout  & \IR|q [3]))

	.dataa(\inst21|ShiftRight1~23_combout ),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(\IR|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~17 .lut_mask = 16'hEAEA;
defparam \inst21|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \inst21|ShiftLeft0~74 (
// Equation(s):
// \inst21|ShiftLeft0~74_combout  = (\inst21|ShiftLeft1~38_combout  & (\IR|q [2] & \IR|q [3]))

	.dataa(\inst21|ShiftLeft1~38_combout ),
	.datab(gnd),
	.datac(\IR|q [2]),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~74 .lut_mask = 16'hA000;
defparam \inst21|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \inst21|ShiftLeft0~55 (
// Equation(s):
// \inst21|ShiftLeft0~55_combout  = ((\inst21|ShiftLeft0~74_combout ) # ((\inst21|ShiftRight1~10_combout  & \inst21|ShiftLeft0~45_combout ))) # (!\inst21|ShiftLeft1~52_combout )

	.dataa(\inst21|ShiftRight1~10_combout ),
	.datab(\inst21|ShiftLeft0~45_combout ),
	.datac(\inst21|ShiftLeft1~52_combout ),
	.datad(\inst21|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~55 .lut_mask = 16'hFF8F;
defparam \inst21|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~50 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~50_combout  = (\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout ) # ((\inst21|ShiftRight0~17_combout )))) # (!\inst11|ALUOp[1]~4_combout  & (!\inst11|ALUOp[0]~3_combout  & ((\inst21|ShiftLeft0~55_combout ))))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst21|ShiftRight0~17_combout ),
	.datad(\inst21|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~50 .lut_mask = 16'hB9A8;
defparam \multiplexer_DRSrc|out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~51 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~51_combout  = (\inst11|ALUOp[0]~3_combout  & ((\multiplexer_DRSrc|out[8]~50_combout  & (\inst21|ShiftRight1~23_combout )) # (!\multiplexer_DRSrc|out[8]~50_combout  & ((\inst21|ShiftLeft1~53_combout ))))) # 
// (!\inst11|ALUOp[0]~3_combout  & (((\multiplexer_DRSrc|out[8]~50_combout ))))

	.dataa(\inst21|ShiftRight1~23_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst21|ShiftLeft1~53_combout ),
	.datad(\multiplexer_DRSrc|out[8]~50_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~51 .lut_mask = 16'hBBC0;
defparam \multiplexer_DRSrc|out[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[8]~55 (
// Equation(s):
// \multiplexer_DRSrc|out[8]~55_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[8]~51_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[8]~54_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[8]~54_combout ),
	.datad(\multiplexer_DRSrc|out[8]~51_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[8]~55 .lut_mask = 16'h3210;
defparam \multiplexer_DRSrc|out[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \DR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[8]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[8] .is_wysiwyg = "true";
defparam \DR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneive_lcell_comb \inst13|r~15 (
// Equation(s):
// \inst13|r~15_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [8])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [8])))))

	.dataa(\DR|q [8]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [8]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst13|r~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~15 .lut_mask = 16'h00B8;
defparam \inst13|r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \inst13|r[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][8] .is_wysiwyg = "true";
defparam \inst13|r[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneive_lcell_comb \inst13|Mux7~0 (
// Equation(s):
// \inst13|Mux7~0_combout  = (\IR|q [11] & (((\IR|q [12])))) # (!\IR|q [11] & ((\IR|q [12] & ((\inst13|r[6][8]~q ))) # (!\IR|q [12] & (\inst13|r[4][8]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[4][8]~q ),
	.datac(\inst13|r[6][8]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux7~0 .lut_mask = 16'hFA44;
defparam \inst13|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N28
cycloneive_lcell_comb \inst13|Mux7~1 (
// Equation(s):
// \inst13|Mux7~1_combout  = (\IR|q [11] & ((\inst13|Mux7~0_combout  & (\inst13|r[7][8]~q )) # (!\inst13|Mux7~0_combout  & ((\inst13|r[5][8]~q ))))) # (!\IR|q [11] & (((\inst13|Mux7~0_combout ))))

	.dataa(\inst13|r[7][8]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][8]~q ),
	.datad(\inst13|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux7~1 .lut_mask = 16'hBBC0;
defparam \inst13|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneive_lcell_comb \inst13|Mux7~2 (
// Equation(s):
// \inst13|Mux7~2_combout  = (\IR|q [11] & ((\IR|q [12]) # ((\inst13|r[1][8]~q )))) # (!\IR|q [11] & (!\IR|q [12] & ((\inst13|r[0][8]~q ))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[1][8]~q ),
	.datad(\inst13|r[0][8]~q ),
	.cin(gnd),
	.combout(\inst13|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux7~2 .lut_mask = 16'hB9A8;
defparam \inst13|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneive_lcell_comb \inst13|Mux7~3 (
// Equation(s):
// \inst13|Mux7~3_combout  = (\inst13|Mux7~2_combout  & (((\inst13|r[3][8]~q )) # (!\IR|q [12]))) # (!\inst13|Mux7~2_combout  & (\IR|q [12] & (\inst13|r[2][8]~q )))

	.dataa(\inst13|Mux7~2_combout ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[2][8]~q ),
	.datad(\inst13|r[3][8]~q ),
	.cin(gnd),
	.combout(\inst13|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux7~3 .lut_mask = 16'hEA62;
defparam \inst13|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
cycloneive_lcell_comb \inst13|Mux7~4 (
// Equation(s):
// \inst13|Mux7~4_combout  = (\IR|q [13] & (\inst13|Mux7~1_combout )) # (!\IR|q [13] & ((\inst13|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\inst13|Mux7~1_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux7~4 .lut_mask = 16'hCFC0;
defparam \inst13|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \AR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[8] .is_wysiwyg = "true";
defparam \AR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \IR|q~16 (
// Equation(s):
// \IR|q~16_combout  = (!\reset~input_o  & \memory|altsyncram_component|auto_generated|altsyncram1|q_a [8])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~16 .lut_mask = 16'h5050;
defparam \IR|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \IR|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[8] .is_wysiwyg = "true";
defparam \IR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \multiplexer_regDst|out[0]~2 (
// Equation(s):
// \multiplexer_regDst|out[0]~2_combout  = (\IR|q [15] & (\IR|q [8])) # (!\IR|q [15] & ((\IR|q [14] & (\IR|q [8])) # (!\IR|q [14] & ((\IR|q [11])))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [11]),
	.datac(\IR|q [15]),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\multiplexer_regDst|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_regDst|out[0]~2 .lut_mask = 16'hAAAC;
defparam \multiplexer_regDst|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cycloneive_lcell_comb \inst13|r[5][2]~1 (
// Equation(s):
// \inst13|r[5][2]~1_combout  = (\reset~input_o ) # ((\multiplexer_regDst|out[0]~2_combout  & (!\multiplexer_regDst|out[1]~1_combout  & \inst13|Decoder0~4_combout )))

	.dataa(\multiplexer_regDst|out[0]~2_combout ),
	.datab(\multiplexer_regDst|out[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst13|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst13|r[5][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r[5][2]~1 .lut_mask = 16'hF2F0;
defparam \inst13|r[5][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \inst13|r[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[5][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[5][1] .is_wysiwyg = "true";
defparam \inst13|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \inst13|r[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[4][14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[4][1] .is_wysiwyg = "true";
defparam \inst13|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \inst13|Mux30~0 (
// Equation(s):
// \inst13|Mux30~0_combout  = (\IR|q [8] & ((\inst13|r[5][1]~q ) # ((\IR|q [9])))) # (!\IR|q [8] & (((\inst13|r[4][1]~q  & !\IR|q [9]))))

	.dataa(\inst13|r[5][1]~q ),
	.datab(\IR|q [8]),
	.datac(\inst13|r[4][1]~q ),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst13|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux30~0 .lut_mask = 16'hCCB8;
defparam \inst13|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N21
dffeas \inst13|r[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][1] .is_wysiwyg = "true";
defparam \inst13|r[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N19
dffeas \inst13|r[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[6][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[6][1] .is_wysiwyg = "true";
defparam \inst13|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneive_lcell_comb \inst13|Mux30~1 (
// Equation(s):
// \inst13|Mux30~1_combout  = (\inst13|Mux30~0_combout  & (((\inst13|r[7][1]~q )) # (!\IR|q [9]))) # (!\inst13|Mux30~0_combout  & (\IR|q [9] & ((\inst13|r[6][1]~q ))))

	.dataa(\inst13|Mux30~0_combout ),
	.datab(\IR|q [9]),
	.datac(\inst13|r[7][1]~q ),
	.datad(\inst13|r[6][1]~q ),
	.cin(gnd),
	.combout(\inst13|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux30~1 .lut_mask = 16'hE6A2;
defparam \inst13|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \inst13|r[0][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[0][12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[0][1] .is_wysiwyg = "true";
defparam \inst13|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N19
dffeas \inst13|r[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[2][3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[2][1] .is_wysiwyg = "true";
defparam \inst13|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
cycloneive_lcell_comb \inst13|Mux30~2 (
// Equation(s):
// \inst13|Mux30~2_combout  = (\IR|q [8] & (\IR|q [9])) # (!\IR|q [8] & ((\IR|q [9] & ((\inst13|r[2][1]~q ))) # (!\IR|q [9] & (\inst13|r[0][1]~q ))))

	.dataa(\IR|q [8]),
	.datab(\IR|q [9]),
	.datac(\inst13|r[0][1]~q ),
	.datad(\inst13|r[2][1]~q ),
	.cin(gnd),
	.combout(\inst13|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux30~2 .lut_mask = 16'hDC98;
defparam \inst13|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N7
dffeas \inst13|r[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[1][13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[1][1] .is_wysiwyg = "true";
defparam \inst13|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cycloneive_lcell_comb \inst13|Mux30~3 (
// Equation(s):
// \inst13|Mux30~3_combout  = (\inst13|Mux30~2_combout  & ((\inst13|r[3][1]~q ) # ((!\IR|q [8])))) # (!\inst13|Mux30~2_combout  & (((\inst13|r[1][1]~q  & \IR|q [8]))))

	.dataa(\inst13|Mux30~2_combout ),
	.datab(\inst13|r[3][1]~q ),
	.datac(\inst13|r[1][1]~q ),
	.datad(\IR|q [8]),
	.cin(gnd),
	.combout(\inst13|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux30~3 .lut_mask = 16'hD8AA;
defparam \inst13|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N30
cycloneive_lcell_comb \inst13|Mux30~4 (
// Equation(s):
// \inst13|Mux30~4_combout  = (\IR|q [10] & (\inst13|Mux30~1_combout )) # (!\IR|q [10] & ((\inst13|Mux30~3_combout )))

	.dataa(\inst13|Mux30~1_combout ),
	.datab(gnd),
	.datac(\inst13|Mux30~3_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst13|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux30~4 .lut_mask = 16'hAAF0;
defparam \inst13|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N31
dffeas \BR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BR|q[1] .is_wysiwyg = "true";
defparam \BR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[1]~14 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[1]~14_combout  = (\IR|q [14] & (((\BR|q [1])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[1]~2_combout )) # (!\IR|q [15] & ((\BR|q [1])))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\inst18|pc_post[1]~2_combout ),
	.datad(\BR|q [1]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[1]~14 .lut_mask = 16'hFB40;
defparam \multiplexer_ALUSrcBR|out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneive_lcell_comb \inst19|OUT~27 (
// Equation(s):
// \inst19|OUT~27_combout  = (\multiplexer_ALUSrcAR|out[1]~14_combout  & \multiplexer_ALUSrcBR|out[1]~14_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~27 .lut_mask = 16'hC0C0;
defparam \inst19|OUT~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~94 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~94_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~27_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~2_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (!\multiplexer_DRSrc|out[13]~102_combout ))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\multiplexer_DRSrc|out[13]~102_combout ),
	.datac(\inst19|Add2~2_combout ),
	.datad(\inst19|OUT~27_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~94 .lut_mask = 16'hB931;
defparam \multiplexer_DRSrc|out[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneive_lcell_comb \inst19|OUT~26 (
// Equation(s):
// \inst19|OUT~26_combout  = \multiplexer_ALUSrcAR|out[1]~14_combout  $ (\multiplexer_ALUSrcBR|out[1]~14_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|OUT~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~26 .lut_mask = 16'h3C3C;
defparam \inst19|OUT~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~95 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~95_combout  = (\multiplexer_DRSrc|out[1]~94_combout  & (((\inst19|Add1~2_combout )) # (!\multiplexer_DRSrc|out[13]~101_combout ))) # (!\multiplexer_DRSrc|out[1]~94_combout  & (\multiplexer_DRSrc|out[13]~101_combout  & 
// (\inst19|OUT~26_combout )))

	.dataa(\multiplexer_DRSrc|out[1]~94_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|OUT~26_combout ),
	.datad(\inst19|Add1~2_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~95 .lut_mask = 16'hEA62;
defparam \multiplexer_DRSrc|out[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~96 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~96_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & (((\multiplexer_ALUSrcAR|out[1]~14_combout ) # (\multiplexer_ALUSrcBR|out[1]~14_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (\multiplexer_DRSrc|out[1]~95_combout ))

	.dataa(\multiplexer_DRSrc|out[1]~95_combout ),
	.datab(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(\multiplexer_DRSrc|out[13]~14_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~96 .lut_mask = 16'hFCAA;
defparam \multiplexer_DRSrc|out[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \inst21|ShiftRight1~47 (
// Equation(s):
// \inst21|ShiftRight1~47_combout  = (\IR|q [3] & (!\IR|q [2] & ((\inst21|ShiftRight1~17_combout ) # (\inst21|ShiftRight1~16_combout ))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftRight1~17_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~47 .lut_mask = 16'h0A08;
defparam \inst21|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \inst21|ShiftRight0~42 (
// Equation(s):
// \inst21|ShiftRight0~42_combout  = (!\IR|q [1] & ((\IR|q [0] & (\multiplexer_ALUSrcBR|out[2]~13_combout )) # (!\IR|q [0] & ((\multiplexer_ALUSrcBR|out[1]~14_combout )))))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datac(\IR|q [0]),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~42 .lut_mask = 16'h00AC;
defparam \inst21|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \inst21|ShiftRight0~43 (
// Equation(s):
// \inst21|ShiftRight0~43_combout  = (\inst21|Equal4~0_combout  & ((\inst21|ShiftRight0~42_combout ) # ((\IR|q [1] & \inst21|ShiftRight0~34_combout ))))

	.dataa(\IR|q [1]),
	.datab(\inst21|ShiftRight0~34_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~43 .lut_mask = 16'hF080;
defparam \inst21|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \inst21|ShiftRight0~44 (
// Equation(s):
// \inst21|ShiftRight0~44_combout  = (\inst21|ShiftRight0~43_combout ) # ((\inst21|ShiftLeft1~28_combout  & ((\inst21|ShiftRight1~28_combout ) # (\inst21|ShiftRight1~27_combout ))))

	.dataa(\inst21|ShiftRight0~43_combout ),
	.datab(\inst21|ShiftRight1~28_combout ),
	.datac(\inst21|ShiftLeft1~28_combout ),
	.datad(\inst21|ShiftRight1~27_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~44 .lut_mask = 16'hFAEA;
defparam \inst21|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \inst21|ShiftRight1~39 (
// Equation(s):
// \inst21|ShiftRight1~39_combout  = (\inst21|ShiftRight1~47_combout ) # ((\inst21|ShiftRight0~44_combout ) # ((\inst21|ShiftLeft0~29_combout  & \inst21|ShiftRight1~11_combout )))

	.dataa(\inst21|ShiftRight1~47_combout ),
	.datab(\inst21|ShiftLeft0~29_combout ),
	.datac(\inst21|ShiftRight0~44_combout ),
	.datad(\inst21|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~39 .lut_mask = 16'hFEFA;
defparam \inst21|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \inst21|ShiftRight0~45 (
// Equation(s):
// \inst21|ShiftRight0~45_combout  = (\inst21|ShiftRight0~44_combout ) # ((\IR|q [3] & \inst21|ShiftRight0~15_combout ))

	.dataa(\inst21|ShiftRight0~44_combout ),
	.datab(\IR|q [3]),
	.datac(gnd),
	.datad(\inst21|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~45 .lut_mask = 16'hEEAA;
defparam \inst21|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \inst21|ShiftLeft0~64 (
// Equation(s):
// \inst21|ShiftLeft0~64_combout  = (\IR|q [3] & (\inst21|ShiftLeft1~50_combout )) # (!\IR|q [3] & (((\inst21|ShiftLeft0~53_combout ) # (\inst21|ShiftLeft0~51_combout ))))

	.dataa(\inst21|ShiftLeft1~50_combout ),
	.datab(\inst21|ShiftLeft0~53_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~64 .lut_mask = 16'hAFAC;
defparam \inst21|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \inst21|ShiftLeft1~69 (
// Equation(s):
// \inst21|ShiftLeft1~69_combout  = (!\IR|q [2] & (!\IR|q [3] & (\inst21|Mux0~1_combout  & !\IR|q [1])))

	.dataa(\IR|q [2]),
	.datab(\IR|q [3]),
	.datac(\inst21|Mux0~1_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~69 .lut_mask = 16'h0010;
defparam \inst21|ShiftLeft1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~92 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~92_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout )))) # (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & ((\inst21|ShiftLeft1~69_combout ))) # (!\inst11|ALUOp[0]~3_combout  & 
// (\inst21|ShiftLeft0~64_combout ))))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\inst21|ShiftLeft0~64_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftLeft1~69_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~92 .lut_mask = 16'hF4A4;
defparam \multiplexer_DRSrc|out[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~93 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~93_combout  = (\inst11|ALUOp[1]~4_combout  & ((\multiplexer_DRSrc|out[1]~92_combout  & (\inst21|ShiftRight1~39_combout )) # (!\multiplexer_DRSrc|out[1]~92_combout  & ((\inst21|ShiftRight0~45_combout ))))) # 
// (!\inst11|ALUOp[1]~4_combout  & (((\multiplexer_DRSrc|out[1]~92_combout ))))

	.dataa(\inst21|ShiftRight1~39_combout ),
	.datab(\inst21|ShiftRight0~45_combout ),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\multiplexer_DRSrc|out[1]~92_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~93 .lut_mask = 16'hAFC0;
defparam \multiplexer_DRSrc|out[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneive_lcell_comb \multiplexer_DRSrc|out[1]~97 (
// Equation(s):
// \multiplexer_DRSrc|out[1]~97_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[1]~93_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[1]~96_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[1]~96_combout ),
	.datad(\multiplexer_DRSrc|out[1]~93_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[1]~97 .lut_mask = 16'h3210;
defparam \multiplexer_DRSrc|out[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \DR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[1]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[1] .is_wysiwyg = "true";
defparam \DR|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \externalInput[1]~input (
	.i(externalInput[1]),
	.ibar(gnd),
	.o(\externalInput[1]~input_o ));
// synopsys translate_off
defparam \externalInput[1]~input .bus_hold = "false";
defparam \externalInput[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \MDR|q~15 (
// Equation(s):
// \MDR|q~15_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & (\externalInput[1]~input_o )) # (!\inst11|Equal8~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])))))

	.dataa(\externalInput[1]~input_o ),
	.datab(\IR|q [4]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\MDR|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~15 .lut_mask = 16'hEF20;
defparam \MDR|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \MDR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[1] .is_wysiwyg = "true";
defparam \MDR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \inst13|r~22 (
// Equation(s):
// \inst13|r~22_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [1])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [1])))))

	.dataa(\reset~input_o ),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [1]),
	.datad(\MDR|q [1]),
	.cin(gnd),
	.combout(\inst13|r~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~22 .lut_mask = 16'h5140;
defparam \inst13|r~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \inst13|r[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|r~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|r[3][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[3][1] .is_wysiwyg = "true";
defparam \inst13|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
cycloneive_lcell_comb \inst13|Mux14~2 (
// Equation(s):
// \inst13|Mux14~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & ((\inst13|r[1][1]~q ))) # (!\IR|q [11] & (\inst13|r[0][1]~q ))))

	.dataa(\inst13|r[0][1]~q ),
	.datab(\inst13|r[1][1]~q ),
	.datac(\IR|q [12]),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux14~2 .lut_mask = 16'hFC0A;
defparam \inst13|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
cycloneive_lcell_comb \inst13|Mux14~3 (
// Equation(s):
// \inst13|Mux14~3_combout  = (\IR|q [12] & ((\inst13|Mux14~2_combout  & (\inst13|r[3][1]~q )) # (!\inst13|Mux14~2_combout  & ((\inst13|r[2][1]~q ))))) # (!\IR|q [12] & (((\inst13|Mux14~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][1]~q ),
	.datac(\inst13|r[2][1]~q ),
	.datad(\inst13|Mux14~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux14~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneive_lcell_comb \inst13|Mux14~0 (
// Equation(s):
// \inst13|Mux14~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][1]~q )) # (!\IR|q [12] & ((\inst13|r[4][1]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][1]~q ),
	.datad(\inst13|r[4][1]~q ),
	.cin(gnd),
	.combout(\inst13|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux14~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneive_lcell_comb \inst13|Mux14~1 (
// Equation(s):
// \inst13|Mux14~1_combout  = (\inst13|Mux14~0_combout  & (((\inst13|r[7][1]~q )) # (!\IR|q [11]))) # (!\inst13|Mux14~0_combout  & (\IR|q [11] & (\inst13|r[5][1]~q )))

	.dataa(\inst13|Mux14~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][1]~q ),
	.datad(\inst13|r[7][1]~q ),
	.cin(gnd),
	.combout(\inst13|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux14~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
cycloneive_lcell_comb \inst13|Mux14~4 (
// Equation(s):
// \inst13|Mux14~4_combout  = (\IR|q [13] & ((\inst13|Mux14~1_combout ))) # (!\IR|q [13] & (\inst13|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\inst13|Mux14~3_combout ),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst13|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux14~4 .lut_mask = 16'hFC0C;
defparam \inst13|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N3
dffeas \AR|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[1] .is_wysiwyg = "true";
defparam \AR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \IR|q~11 (
// Equation(s):
// \IR|q~11_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\reset~input_o )

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~11 .lut_mask = 16'h00AA;
defparam \IR|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \IR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[2] .is_wysiwyg = "true";
defparam \IR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[2]~13 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[2]~13_combout  = (\IR|q [14] & ((\IR|q [15] & ((\AR|q [2]))) # (!\IR|q [15] & (\IR|q [2])))) # (!\IR|q [14] & (\IR|q [2]))

	.dataa(\IR|q [2]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\AR|q [2]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[2]~13 .lut_mask = 16'hEA2A;
defparam \multiplexer_ALUSrcAR|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \inst19|OUT~24 (
// Equation(s):
// \inst19|OUT~24_combout  = \multiplexer_ALUSrcAR|out[2]~13_combout  $ (\multiplexer_ALUSrcBR|out[2]~13_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~24 .lut_mask = 16'h33CC;
defparam \inst19|OUT~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \inst19|OUT~25 (
// Equation(s):
// \inst19|OUT~25_combout  = (\multiplexer_ALUSrcAR|out[2]~13_combout  & \multiplexer_ALUSrcBR|out[2]~13_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~25 .lut_mask = 16'hCC00;
defparam \inst19|OUT~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~88 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~88_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|OUT~25_combout ))) # (!\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|Add2~4_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (!\multiplexer_DRSrc|out[13]~102_combout ))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\multiplexer_DRSrc|out[13]~102_combout ),
	.datac(\inst19|Add2~4_combout ),
	.datad(\inst19|OUT~25_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~88 .lut_mask = 16'hB931;
defparam \multiplexer_DRSrc|out[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~89 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~89_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[2]~88_combout  & ((\inst19|Add1~4_combout ))) # (!\multiplexer_DRSrc|out[2]~88_combout  & (\inst19|OUT~24_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[2]~88_combout ))))

	.dataa(\inst19|OUT~24_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\multiplexer_DRSrc|out[2]~88_combout ),
	.datad(\inst19|Add1~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~89 .lut_mask = 16'hF838;
defparam \multiplexer_DRSrc|out[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~90 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~90_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[2]~13_combout ) # ((\multiplexer_ALUSrcBR|out[2]~13_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[2]~89_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datac(\multiplexer_DRSrc|out[2]~89_combout ),
	.datad(\multiplexer_DRSrc|out[13]~14_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~90 .lut_mask = 16'hEEF0;
defparam \multiplexer_DRSrc|out[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \inst21|ShiftRight0~39 (
// Equation(s):
// \inst21|ShiftRight0~39_combout  = (\inst21|ShiftLeft1~28_combout  & ((\IR|q [1] & (\inst21|Mux0~11_combout )) # (!\IR|q [1] & ((\inst21|Mux0~12_combout )))))

	.dataa(\inst21|ShiftLeft1~28_combout ),
	.datab(\inst21|Mux0~11_combout ),
	.datac(\inst21|Mux0~12_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~39 .lut_mask = 16'h88A0;
defparam \inst21|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \inst21|Mux0~14 (
// Equation(s):
// \inst21|Mux0~14_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[3]~12_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[2]~13_combout ))

	.dataa(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datac(\IR|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~14 .lut_mask = 16'hCACA;
defparam \inst21|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \inst21|ShiftRight0~40 (
// Equation(s):
// \inst21|ShiftRight0~40_combout  = (\inst21|Equal4~0_combout  & ((\IR|q [1] & ((\inst21|Mux0~13_combout ))) # (!\IR|q [1] & (\inst21|Mux0~14_combout ))))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~14_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|Mux0~13_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~40 .lut_mask = 16'hE040;
defparam \inst21|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \inst21|ShiftRight1~37 (
// Equation(s):
// \inst21|ShiftRight1~37_combout  = (\inst21|ShiftRight0~40_combout ) # ((\inst21|Mux0~7_combout  & (\inst21|ShiftLeft0~29_combout  & !\IR|q [1])))

	.dataa(\inst21|Mux0~7_combout ),
	.datab(\inst21|ShiftRight0~40_combout ),
	.datac(\inst21|ShiftLeft0~29_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~37 .lut_mask = 16'hCCEC;
defparam \inst21|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \inst21|ShiftRight1~38 (
// Equation(s):
// \inst21|ShiftRight1~38_combout  = (\inst21|ShiftRight0~39_combout ) # ((\inst21|ShiftRight1~37_combout ) # ((\inst21|ShiftRight0~11_combout  & \IR|q [3])))

	.dataa(\inst21|ShiftRight0~11_combout ),
	.datab(\IR|q [3]),
	.datac(\inst21|ShiftRight0~39_combout ),
	.datad(\inst21|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~38 .lut_mask = 16'hFFF8;
defparam \inst21|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \inst21|ShiftRight0~41 (
// Equation(s):
// \inst21|ShiftRight0~41_combout  = (\inst21|ShiftRight0~39_combout ) # ((\inst21|ShiftRight0~40_combout ) # ((\inst21|ShiftRight0~12_combout  & \IR|q [3])))

	.dataa(\inst21|ShiftRight0~39_combout ),
	.datab(\inst21|ShiftRight0~12_combout ),
	.datac(\inst21|ShiftRight0~40_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~41 .lut_mask = 16'hFEFA;
defparam \inst21|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \inst21|ShiftLeft0~77 (
// Equation(s):
// \inst21|ShiftLeft0~77_combout  = (!\IR|q [3] & (!\IR|q [2] & ((\inst21|ShiftLeft0~39_combout ) # (\inst21|ShiftLeft1~26_combout ))))

	.dataa(\inst21|ShiftLeft0~39_combout ),
	.datab(\IR|q [3]),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~77 .lut_mask = 16'h0302;
defparam \inst21|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \inst21|ShiftLeft0~62 (
// Equation(s):
// \inst21|ShiftLeft0~62_combout  = (\inst21|ShiftLeft0~37_combout  & ((\inst21|ShiftLeft0~29_combout ) # ((\inst21|ShiftLeft0~32_combout  & \inst21|ShiftRight1~10_combout )))) # (!\inst21|ShiftLeft0~37_combout  & (\inst21|ShiftLeft0~32_combout  & 
// (\inst21|ShiftRight1~10_combout )))

	.dataa(\inst21|ShiftLeft0~37_combout ),
	.datab(\inst21|ShiftLeft0~32_combout ),
	.datac(\inst21|ShiftRight1~10_combout ),
	.datad(\inst21|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~62 .lut_mask = 16'hEAC0;
defparam \inst21|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \inst21|ShiftLeft0~63 (
// Equation(s):
// \inst21|ShiftLeft0~63_combout  = (\inst21|ShiftLeft0~77_combout ) # ((\inst21|ShiftLeft0~62_combout ) # ((\inst21|ShiftLeft1~28_combout  & \inst21|ShiftLeft0~35_combout )))

	.dataa(\inst21|ShiftLeft0~77_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftLeft0~35_combout ),
	.datad(\inst21|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~63 .lut_mask = 16'hFFEA;
defparam \inst21|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~86 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~86_combout  = (\inst11|ALUOp[0]~3_combout  & (((\inst11|ALUOp[1]~4_combout )))) # (!\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout  & (\inst21|ShiftRight0~41_combout )) # (!\inst11|ALUOp[1]~4_combout  & 
// ((\inst21|ShiftLeft0~63_combout )))))

	.dataa(\inst21|ShiftRight0~41_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\inst21|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~86 .lut_mask = 16'hE3E0;
defparam \multiplexer_DRSrc|out[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \inst21|ShiftLeft1~68 (
// Equation(s):
// \inst21|ShiftLeft1~68_combout  = (!\IR|q [2] & (\inst21|ShiftLeft1~27_combout  & !\IR|q [3]))

	.dataa(gnd),
	.datab(\IR|q [2]),
	.datac(\inst21|ShiftLeft1~27_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~68 .lut_mask = 16'h0030;
defparam \inst21|ShiftLeft1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~87 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~87_combout  = (\inst11|ALUOp[0]~3_combout  & ((\multiplexer_DRSrc|out[2]~86_combout  & (\inst21|ShiftRight1~38_combout )) # (!\multiplexer_DRSrc|out[2]~86_combout  & ((\inst21|ShiftLeft1~68_combout ))))) # 
// (!\inst11|ALUOp[0]~3_combout  & (((\multiplexer_DRSrc|out[2]~86_combout ))))

	.dataa(\inst21|ShiftRight1~38_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\multiplexer_DRSrc|out[2]~86_combout ),
	.datad(\inst21|ShiftLeft1~68_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~87 .lut_mask = 16'hBCB0;
defparam \multiplexer_DRSrc|out[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[2]~91 (
// Equation(s):
// \multiplexer_DRSrc|out[2]~91_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[2]~87_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[2]~90_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\multiplexer_DRSrc|out[2]~90_combout ),
	.datac(\inst11|Equal8~1_combout ),
	.datad(\multiplexer_DRSrc|out[2]~87_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[2]~91 .lut_mask = 16'h0E04;
defparam \multiplexer_DRSrc|out[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \DR|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[2]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[2] .is_wysiwyg = "true";
defparam \DR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneive_lcell_comb \multiplexer_memToReg|out[2]~13 (
// Equation(s):
// \multiplexer_memToReg|out[2]~13_combout  = (\inst11|memToReg~0_combout  & (\DR|q [2])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [2])))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [2]),
	.datad(\MDR|q [2]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[2]~13 .lut_mask = 16'hF3C0;
defparam \multiplexer_memToReg|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneive_lcell_comb \PC|q~14 (
// Equation(s):
// \PC|q~14_combout  = (\inst11|branch~3_combout  & (\multiplexer_memToReg|out[2]~13_combout )) # (!\inst11|branch~3_combout  & ((\inst18|pc_post[2]~4_combout )))

	.dataa(gnd),
	.datab(\inst11|branch~3_combout ),
	.datac(\multiplexer_memToReg|out[2]~13_combout ),
	.datad(\inst18|pc_post[2]~4_combout ),
	.cin(gnd),
	.combout(\PC|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~14 .lut_mask = 16'hF3C0;
defparam \PC|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \PC|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[2] .is_wysiwyg = "true";
defparam \PC|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneive_lcell_comb \multiplexer_addressSrc|out[2]~2 (
// Equation(s):
// \multiplexer_addressSrc|out[2]~2_combout  = (\inst10|p4_master~q  & ((\DR|q [2]))) # (!\inst10|p4_master~q  & (\PC|q [2]))

	.dataa(\inst10|p4_master~q ),
	.datab(\PC|q [2]),
	.datac(\DR|q [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[2]~2 .lut_mask = 16'hE4E4;
defparam \multiplexer_addressSrc|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneive_lcell_comb \IR|q~3 (
// Equation(s):
// \IR|q~3_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\reset~input_o )

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~3 .lut_mask = 16'hFFAA;
defparam \IR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \IR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[6] .is_wysiwyg = "true";
defparam \IR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \inst11|ALUOp[2]~2 (
// Equation(s):
// \inst11|ALUOp[2]~2_combout  = (\IR|q [15] & ((\inst11|regWrite~1_combout ) # ((\IR|q [14] & \IR|q [6]))))

	.dataa(\IR|q [14]),
	.datab(\IR|q [15]),
	.datac(\IR|q [6]),
	.datad(\inst11|regWrite~1_combout ),
	.cin(gnd),
	.combout(\inst11|ALUOp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|ALUOp[2]~2 .lut_mask = 16'hCC80;
defparam \inst11|ALUOp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \SZCVSrc|out[3]~9 (
// Equation(s):
// \SZCVSrc|out[3]~9_combout  = (\IR|q [7] & (!\inst11|ALUOp[2]~2_combout  & (\IR|q [14] & \IR|q [15])))

	.dataa(\IR|q [7]),
	.datab(\inst11|ALUOp[2]~2_combout ),
	.datac(\IR|q [14]),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\SZCVSrc|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out[3]~9 .lut_mask = 16'h2000;
defparam \SZCVSrc|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \multiplexer_ALUSrcAR|out[15]~0 (
// Equation(s):
// \multiplexer_ALUSrcAR|out[15]~0_combout  = (\IR|q [15] & ((\IR|q [14] & (\AR|q [15])) # (!\IR|q [14] & ((\IR|q [7]))))) # (!\IR|q [15] & (((\IR|q [7]))))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\AR|q [15]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcAR|out[15]~0 .lut_mask = 16'hF780;
defparam \multiplexer_ALUSrcAR|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \inst19|Add1~30 (
// Equation(s):
// \inst19|Add1~30_combout  = \multiplexer_ALUSrcBR|out[15]~0_combout  $ (\inst19|Add1~29  $ (\multiplexer_ALUSrcAR|out[15]~0_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(\inst19|Add1~29 ),
	.combout(\inst19|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add1~30 .lut_mask = 16'hC33C;
defparam \inst19|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \inst19|Mux4~2 (
// Equation(s):
// \inst19|Mux4~2_combout  = (\inst11|ALUOp[2]~2_combout  & (\multiplexer_ALUSrcBR|out[15]~0_combout  $ (((\multiplexer_ALUSrcAR|out[15]~0_combout ))))) # (!\inst11|ALUOp[2]~2_combout  & (((\inst19|Add1~30_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\inst19|Add1~30_combout ),
	.datac(\inst11|ALUOp[2]~2_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux4~2 .lut_mask = 16'h5CAC;
defparam \inst19|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \inst19|Add0~30 (
// Equation(s):
// \inst19|Add0~30_combout  = \inst19|Add0~29  $ (!\multiplexer_ALUSrcBR|out[15]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(\inst19|Add0~29 ),
	.combout(\inst19|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add0~30 .lut_mask = 16'hF00F;
defparam \inst19|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \inst19|Add2~30 (
// Equation(s):
// \inst19|Add2~30_combout  = \inst19|Add0~30_combout  $ (\inst19|Add2~29  $ (\multiplexer_ALUSrcAR|out[15]~0_combout ))

	.dataa(\inst19|Add0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(\inst19|Add2~29 ),
	.combout(\inst19|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Add2~30 .lut_mask = 16'hA55A;
defparam \inst19|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \inst19|Mux4~3 (
// Equation(s):
// \inst19|Mux4~3_combout  = (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & (\inst19|Mux4~2_combout )) # (!\inst11|ALUOp[0]~3_combout  & ((\inst19|Add2~30_combout )))))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst19|Mux4~2_combout ),
	.datad(\inst19|Add2~30_combout ),
	.cin(gnd),
	.combout(\inst19|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux4~3 .lut_mask = 16'h3120;
defparam \inst19|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \inst19|Mux4~0 (
// Equation(s):
// \inst19|Mux4~0_combout  = (!\inst11|ALUOp[2]~2_combout  & \inst11|ALUOp[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|ALUOp[2]~2_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\inst19|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux4~0 .lut_mask = 16'h0F00;
defparam \inst19|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \inst19|Mux4~1 (
// Equation(s):
// \inst19|Mux4~1_combout  = (\inst19|Mux4~0_combout  & ((\multiplexer_ALUSrcAR|out[15]~0_combout  & ((\multiplexer_ALUSrcBR|out[15]~0_combout ) # (!\inst11|ALUOp[0]~3_combout ))) # (!\multiplexer_ALUSrcAR|out[15]~0_combout  & 
// (\multiplexer_ALUSrcBR|out[15]~0_combout  & !\inst11|ALUOp[0]~3_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.datab(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst19|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux4~1 .lut_mask = 16'h8E00;
defparam \inst19|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \multiplexer_DRSrc|out[15]~4 (
// Equation(s):
// \multiplexer_DRSrc|out[15]~4_combout  = (!\inst11|Equal6~1_combout  & ((\inst19|Mux4~3_combout ) # (\inst19|Mux4~1_combout )))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst19|Mux4~3_combout ),
	.datac(gnd),
	.datad(\inst19|Mux4~1_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[15]~4 .lut_mask = 16'h5544;
defparam \multiplexer_DRSrc|out[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \inst21|ShiftRight1~9 (
// Equation(s):
// \inst21|ShiftRight1~9_combout  = (!\IR|q [3] & (!\IR|q [2] & (!\IR|q [1] & !\IR|q [0])))

	.dataa(\IR|q [3]),
	.datab(\IR|q [2]),
	.datac(\IR|q [1]),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~9 .lut_mask = 16'h0001;
defparam \inst21|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[15]~6 (
// Equation(s):
// \multiplexer_DRSrc|out[15]~6_combout  = (\multiplexer_ALUSrcBR|out[15]~0_combout  & (\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftRight1~9_combout ) # (!\inst11|ALUOp[0]~3_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[15]~6 .lut_mask = 16'h8808;
defparam \multiplexer_DRSrc|out[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \inst21|ShiftLeft1~61 (
// Equation(s):
// \inst21|ShiftLeft1~61_combout  = (\inst21|ShiftLeft1~60_combout ) # ((!\IR|q [1] & (\inst21|Mux0~3_combout  & !\IR|q [2])))

	.dataa(\IR|q [1]),
	.datab(\inst21|Mux0~3_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|ShiftLeft1~60_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~61 .lut_mask = 16'hFF04;
defparam \inst21|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[15]~5 (
// Equation(s):
// \multiplexer_DRSrc|out[15]~5_combout  = (!\inst11|ALUOp[1]~4_combout  & ((\IR|q [3] & (\inst21|ShiftLeft1~61_combout )) # (!\IR|q [3] & ((\inst21|ShiftLeft1~25_combout )))))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~61_combout ),
	.datac(\inst21|ShiftLeft1~25_combout ),
	.datad(\inst11|ALUOp[1]~4_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[15]~5 .lut_mask = 16'h00D8;
defparam \multiplexer_DRSrc|out[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[15]~7 (
// Equation(s):
// \multiplexer_DRSrc|out[15]~7_combout  = (\multiplexer_DRSrc|out[15]~4_combout ) # ((\SZCVSrc|out[3]~9_combout  & ((\multiplexer_DRSrc|out[15]~6_combout ) # (\multiplexer_DRSrc|out[15]~5_combout ))))

	.dataa(\SZCVSrc|out[3]~9_combout ),
	.datab(\multiplexer_DRSrc|out[15]~4_combout ),
	.datac(\multiplexer_DRSrc|out[15]~6_combout ),
	.datad(\multiplexer_DRSrc|out[15]~5_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[15]~7 .lut_mask = 16'hEEEC;
defparam \multiplexer_DRSrc|out[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \DR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[15]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[15] .is_wysiwyg = "true";
defparam \DR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneive_lcell_comb \multiplexer_memToReg|out[15]~0 (
// Equation(s):
// \multiplexer_memToReg|out[15]~0_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [15]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [15]))

	.dataa(\MDR|q [15]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[15]~0 .lut_mask = 16'hE2E2;
defparam \multiplexer_memToReg|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N8
cycloneive_lcell_comb \PC|q~0 (
// Equation(s):
// \PC|q~0_combout  = (\inst11|branch~3_combout  & (\multiplexer_memToReg|out[15]~0_combout )) # (!\inst11|branch~3_combout  & ((\inst18|pc_post[15]~30_combout )))

	.dataa(\multiplexer_memToReg|out[15]~0_combout ),
	.datab(\inst18|pc_post[15]~30_combout ),
	.datac(gnd),
	.datad(\inst11|branch~3_combout ),
	.cin(gnd),
	.combout(\PC|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~0 .lut_mask = 16'hAACC;
defparam \PC|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \PC|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[15] .is_wysiwyg = "true";
defparam \PC|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneive_lcell_comb \inst18|pc_post[15]~30 (
// Equation(s):
// \inst18|pc_post[15]~30_combout  = \inst18|pc_post[14]~29  $ (\PC|q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q [15]),
	.cin(\inst18|pc_post[14]~29 ),
	.combout(\inst18|pc_post[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|pc_post[15]~30 .lut_mask = 16'h0FF0;
defparam \inst18|pc_post[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \multiplexer_ALUSrcBR|out[15]~0 (
// Equation(s):
// \multiplexer_ALUSrcBR|out[15]~0_combout  = (\IR|q [14] & (((\BR|q [15])))) # (!\IR|q [14] & ((\IR|q [15] & (\inst18|pc_post[15]~30_combout )) # (!\IR|q [15] & ((\BR|q [15])))))

	.dataa(\inst18|pc_post[15]~30_combout ),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\BR|q [15]),
	.cin(gnd),
	.combout(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_ALUSrcBR|out[15]~0 .lut_mask = 16'hEF20;
defparam \multiplexer_ALUSrcBR|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \SZCVSrc|out~5 (
// Equation(s):
// \SZCVSrc|out~5_combout  = (\inst11|ALUOp[2]~2_combout ) # ((\multiplexer_ALUSrcBR|out[15]~0_combout  & ((\inst19|Add1~30_combout ) # (!\multiplexer_ALUSrcAR|out[15]~0_combout ))) # (!\multiplexer_ALUSrcBR|out[15]~0_combout  & 
// ((\multiplexer_ALUSrcAR|out[15]~0_combout ) # (!\inst19|Add1~30_combout ))))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\inst19|Add1~30_combout ),
	.datac(\inst11|ALUOp[2]~2_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\SZCVSrc|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out~5 .lut_mask = 16'hFDFB;
defparam \SZCVSrc|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \SZCVSrc|out~4 (
// Equation(s):
// \SZCVSrc|out~4_combout  = (!\inst11|ALUOp[0]~3_combout  & ((\inst19|Add2~30_combout  & ((\inst19|Add0~30_combout ) # (\multiplexer_ALUSrcAR|out[15]~0_combout ))) # (!\inst19|Add2~30_combout  & ((!\multiplexer_ALUSrcAR|out[15]~0_combout ) # 
// (!\inst19|Add0~30_combout )))))

	.dataa(\inst19|Add2~30_combout ),
	.datab(\inst19|Add0~30_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\SZCVSrc|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out~4 .lut_mask = 16'h0B0D;
defparam \SZCVSrc|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \SZCVSrc|out~10 (
// Equation(s):
// \SZCVSrc|out~10_combout  = (\inst11|ALUOp[1]~4_combout ) # ((\IR|q [7] & (\IR|q [14] & \IR|q [15])))

	.dataa(\IR|q [7]),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\IR|q [14]),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\SZCVSrc|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out~10 .lut_mask = 16'hECCC;
defparam \SZCVSrc|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \SZCVSrc|out~6 (
// Equation(s):
// \SZCVSrc|out~6_combout  = (!\SZCVSrc|out~4_combout  & (!\SZCVSrc|out~10_combout  & ((!\SZCVSrc|out~5_combout ) # (!\inst11|ALUOp[0]~3_combout ))))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\SZCVSrc|out~5_combout ),
	.datac(\SZCVSrc|out~4_combout ),
	.datad(\SZCVSrc|out~10_combout ),
	.cin(gnd),
	.combout(\SZCVSrc|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out~6 .lut_mask = 16'h0007;
defparam \SZCVSrc|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \register_SZCV|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\SZCVSrc|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_SZCV|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_SZCV|q[0] .is_wysiwyg = "true";
defparam \register_SZCV|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \SZCV_pre|q[0]~feeder (
// Equation(s):
// \SZCV_pre|q[0]~feeder_combout  = \register_SZCV|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_SZCV|q [0]),
	.cin(gnd),
	.combout(\SZCV_pre|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SZCV_pre|q[0]~feeder .lut_mask = 16'hFF00;
defparam \SZCV_pre|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \SZCV_pre|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\SZCV_pre|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV_pre|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV_pre|q[0] .is_wysiwyg = "true";
defparam \SZCV_pre|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \inst21|Add1~0 (
// Equation(s):
// \inst21|Add1~0_combout  = \IR|q [3] $ (((\IR|q [0]) # ((\IR|q [2]) # (\IR|q [1]))))

	.dataa(\IR|q [0]),
	.datab(\IR|q [2]),
	.datac(\IR|q [3]),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Add1~0 .lut_mask = 16'h0F1E;
defparam \inst21|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \inst21|Mux0~15 (
// Equation(s):
// \inst21|Mux0~15_combout  = (\IR|q [0] & ((\multiplexer_ALUSrcBR|out[1]~14_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[0]~15_combout ))

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\IR|q [0]),
	.datad(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~15 .lut_mask = 16'hFC0C;
defparam \inst21|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \inst21|Mux0~20 (
// Equation(s):
// \inst21|Mux0~20_combout  = (\IR|q [0] & ((\IR|q [2] & ((\inst21|Mux0~15_combout ))) # (!\IR|q [2] & (\inst21|Mux0~13_combout )))) # (!\IR|q [0] & ((\IR|q [2] & (\inst21|Mux0~13_combout )) # (!\IR|q [2] & ((\inst21|Mux0~15_combout )))))

	.dataa(\IR|q [0]),
	.datab(\inst21|Mux0~13_combout ),
	.datac(\inst21|Mux0~15_combout ),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~20 .lut_mask = 16'hE4D8;
defparam \inst21|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \inst21|Mux0~19 (
// Equation(s):
// \inst21|Mux0~19_combout  = (\IR|q [2] & (\inst21|Mux0~14_combout )) # (!\IR|q [2] & ((\inst21|Mux0~12_combout )))

	.dataa(gnd),
	.datab(\inst21|Mux0~14_combout ),
	.datac(\inst21|Mux0~12_combout ),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~19 .lut_mask = 16'hCCF0;
defparam \inst21|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \inst21|Mux0~21 (
// Equation(s):
// \inst21|Mux0~21_combout  = (\IR|q [0] & ((\IR|q [1] & (\inst21|Mux0~20_combout )) # (!\IR|q [1] & ((\inst21|Mux0~19_combout ))))) # (!\IR|q [0] & ((\IR|q [1] & ((\inst21|Mux0~19_combout ))) # (!\IR|q [1] & (\inst21|Mux0~20_combout ))))

	.dataa(\IR|q [0]),
	.datab(\inst21|Mux0~20_combout ),
	.datac(\inst21|Mux0~19_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~21 .lut_mask = 16'hD8E4;
defparam \inst21|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \inst21|Mux0~16 (
// Equation(s):
// \inst21|Mux0~16_combout  = (\IR|q [2] & (\inst21|Mux0~10_combout )) # (!\IR|q [2] & ((\inst21|Mux0~7_combout )))

	.dataa(\inst21|Mux0~10_combout ),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~16 .lut_mask = 16'hB8B8;
defparam \inst21|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \inst21|Mux0~17 (
// Equation(s):
// \inst21|Mux0~17_combout  = (\inst21|Mux0~11_combout  & ((\inst21|Mux0~9_combout ) # (\IR|q [0] $ (!\IR|q [2])))) # (!\inst21|Mux0~11_combout  & (\inst21|Mux0~9_combout  & (\IR|q [0] $ (\IR|q [2]))))

	.dataa(\inst21|Mux0~11_combout ),
	.datab(\IR|q [0]),
	.datac(\inst21|Mux0~9_combout ),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~17 .lut_mask = 16'hB8E2;
defparam \inst21|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \inst21|Mux0~18 (
// Equation(s):
// \inst21|Mux0~18_combout  = (\inst21|Mux0~16_combout  & ((\inst21|Mux0~17_combout ) # (\IR|q [0] $ (\IR|q [1])))) # (!\inst21|Mux0~16_combout  & (\inst21|Mux0~17_combout  & (\IR|q [0] $ (!\IR|q [1]))))

	.dataa(\inst21|Mux0~16_combout ),
	.datab(\IR|q [0]),
	.datac(\IR|q [1]),
	.datad(\inst21|Mux0~17_combout ),
	.cin(gnd),
	.combout(\inst21|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux0~18 .lut_mask = 16'hEB28;
defparam \inst21|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \inst21|Mux3~0 (
// Equation(s):
// \inst21|Mux3~0_combout  = (\inst21|Add1~0_combout  & ((\inst11|ALUOp[1]~4_combout ) # ((\inst21|Mux0~18_combout )))) # (!\inst21|Add1~0_combout  & (!\inst11|ALUOp[1]~4_combout  & (\inst21|Mux0~21_combout )))

	.dataa(\inst21|Add1~0_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|Mux0~21_combout ),
	.datad(\inst21|Mux0~18_combout ),
	.cin(gnd),
	.combout(\inst21|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux3~0 .lut_mask = 16'hBA98;
defparam \inst21|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \inst21|Mux2~0 (
// Equation(s):
// \inst21|Mux2~0_combout  = (\IR|q [2] & ((\inst21|Mux0~6_combout ))) # (!\IR|q [2] & (\inst21|Mux0~4_combout ))

	.dataa(\inst21|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst21|Mux0~6_combout ),
	.datad(\IR|q [2]),
	.cin(gnd),
	.combout(\inst21|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~0 .lut_mask = 16'hF0AA;
defparam \inst21|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \inst21|Mux2~1 (
// Equation(s):
// \inst21|Mux2~1_combout  = (\inst21|Mux0~5_combout  & ((\inst21|Mux0~8_combout ) # (\IR|q [2] $ (\IR|q [0])))) # (!\inst21|Mux0~5_combout  & (\inst21|Mux0~8_combout  & (\IR|q [2] $ (!\IR|q [0]))))

	.dataa(\inst21|Mux0~5_combout ),
	.datab(\IR|q [2]),
	.datac(\inst21|Mux0~8_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~1 .lut_mask = 16'hE2B8;
defparam \inst21|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \inst21|Mux2~2 (
// Equation(s):
// \inst21|Mux2~2_combout  = (\IR|q [1] & ((\IR|q [0] & ((\inst21|Mux2~1_combout ))) # (!\IR|q [0] & (\inst21|Mux2~0_combout )))) # (!\IR|q [1] & ((\IR|q [0] & (\inst21|Mux2~0_combout )) # (!\IR|q [0] & ((\inst21|Mux2~1_combout )))))

	.dataa(\IR|q [1]),
	.datab(\IR|q [0]),
	.datac(\inst21|Mux2~0_combout ),
	.datad(\inst21|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst21|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~2 .lut_mask = 16'hF960;
defparam \inst21|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \inst21|Mux2~4 (
// Equation(s):
// \inst21|Mux2~4_combout  = (\IR|q [2] & ((\IR|q [0] & ((\inst21|Mux0~3_combout ))) # (!\IR|q [0] & (\inst21|Mux0~2_combout )))) # (!\IR|q [2] & ((\IR|q [0] & (\inst21|Mux0~2_combout )) # (!\IR|q [0] & ((\inst21|Mux0~3_combout )))))

	.dataa(\IR|q [2]),
	.datab(\IR|q [0]),
	.datac(\inst21|Mux0~2_combout ),
	.datad(\inst21|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst21|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~4 .lut_mask = 16'hF960;
defparam \inst21|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \inst21|Mux2~3 (
// Equation(s):
// \inst21|Mux2~3_combout  = (\IR|q [2] & ((\inst21|Mux0~0_combout ))) # (!\IR|q [2] & (\inst21|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\inst21|Mux0~1_combout ),
	.datac(\IR|q [2]),
	.datad(\inst21|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst21|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~3 .lut_mask = 16'hFC0C;
defparam \inst21|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \inst21|Mux2~5 (
// Equation(s):
// \inst21|Mux2~5_combout  = (\IR|q [1] & ((\IR|q [0] & (\inst21|Mux2~4_combout )) # (!\IR|q [0] & ((\inst21|Mux2~3_combout ))))) # (!\IR|q [1] & ((\IR|q [0] & ((\inst21|Mux2~3_combout ))) # (!\IR|q [0] & (\inst21|Mux2~4_combout ))))

	.dataa(\IR|q [1]),
	.datab(\IR|q [0]),
	.datac(\inst21|Mux2~4_combout ),
	.datad(\inst21|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst21|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux2~5 .lut_mask = 16'hF690;
defparam \inst21|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \inst21|Mux3~1 (
// Equation(s):
// \inst21|Mux3~1_combout  = (\inst21|Mux3~0_combout  & (((\inst21|Mux2~5_combout ) # (!\inst11|ALUOp[1]~4_combout )))) # (!\inst21|Mux3~0_combout  & (\inst21|Mux2~2_combout  & (\inst11|ALUOp[1]~4_combout )))

	.dataa(\inst21|Mux3~0_combout ),
	.datab(\inst21|Mux2~2_combout ),
	.datac(\inst11|ALUOp[1]~4_combout ),
	.datad(\inst21|Mux2~5_combout ),
	.cin(gnd),
	.combout(\inst21|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux3~1 .lut_mask = 16'hEA4A;
defparam \inst21|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \inst21|Mux3~2 (
// Equation(s):
// \inst21|Mux3~2_combout  = (\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & ((\inst21|Mux3~1_combout ))) # (!\inst11|ALUOp[0]~3_combout  & (\multiplexer_ALUSrcBR|out[15]~0_combout )))) # (!\inst11|ALUOp[1]~4_combout  & 
// (((\inst21|Mux3~1_combout ))))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datad(\inst21|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst21|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux3~2 .lut_mask = 16'hFD20;
defparam \inst21|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \SZCVSrc|out[3]~7 (
// Equation(s):
// \SZCVSrc|out[3]~7_combout  = (\multiplexer_DRSrc|out[15]~4_combout ) # ((\SZCVSrc|out[3]~9_combout  & (!\inst21|ShiftRight1~9_combout  & \inst21|Mux3~2_combout )))

	.dataa(\SZCVSrc|out[3]~9_combout ),
	.datab(\inst21|ShiftRight1~9_combout ),
	.datac(\inst21|Mux3~2_combout ),
	.datad(\multiplexer_DRSrc|out[15]~4_combout ),
	.cin(gnd),
	.combout(\SZCVSrc|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out[3]~7 .lut_mask = 16'hFF20;
defparam \SZCVSrc|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \register_SZCV|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\SZCVSrc|out[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_SZCV|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_SZCV|q[3] .is_wysiwyg = "true";
defparam \register_SZCV|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \SZCV_pre|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\register_SZCV|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV_pre|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV_pre|q[3] .is_wysiwyg = "true";
defparam \SZCV_pre|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \inst11|branch~0 (
// Equation(s):
// \inst11|branch~0_combout  = (\SZCV_pre|q [0] & (!\SZCV_pre|q [3] & (\IR|q [8] $ (\IR|q [9])))) # (!\SZCV_pre|q [0] & (\SZCV_pre|q [3] & (\IR|q [8] $ (\IR|q [9]))))

	.dataa(\SZCV_pre|q [0]),
	.datab(\IR|q [8]),
	.datac(\SZCV_pre|q [3]),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst11|branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|branch~0 .lut_mask = 16'h1248;
defparam \inst11|branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \inst19|Mux1~30 (
// Equation(s):
// \inst19|Mux1~30_combout  = (!\inst19|OUT~24_combout  & (!\inst19|OUT~22_combout  & (!\inst19|OUT~26_combout  & !\inst19|OUT~20_combout )))

	.dataa(\inst19|OUT~24_combout ),
	.datab(\inst19|OUT~22_combout ),
	.datac(\inst19|OUT~26_combout ),
	.datad(\inst19|OUT~20_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~30 .lut_mask = 16'h0001;
defparam \inst19|Mux1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \inst19|Mux1~32 (
// Equation(s):
// \inst19|Mux1~32_combout  = (!\inst19|OUT~4_combout  & (!\inst19|OUT~6_combout  & (!\inst19|OUT~10_combout  & !\inst19|OUT~8_combout )))

	.dataa(\inst19|OUT~4_combout ),
	.datab(\inst19|OUT~6_combout ),
	.datac(\inst19|OUT~10_combout ),
	.datad(\inst19|OUT~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~32 .lut_mask = 16'h0001;
defparam \inst19|Mux1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \inst19|Mux1~33 (
// Equation(s):
// \inst19|Mux1~33_combout  = (\inst11|ALUOp[2]~2_combout  & (!\inst19|OUT~2_combout  & (\multiplexer_ALUSrcBR|out[14]~1_combout  $ (!\multiplexer_ALUSrcAR|out[14]~1_combout ))))

	.dataa(\inst11|ALUOp[2]~2_combout ),
	.datab(\inst19|OUT~2_combout ),
	.datac(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~33 .lut_mask = 16'h2002;
defparam \inst19|Mux1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \inst19|Mux1~34 (
// Equation(s):
// \inst19|Mux1~34_combout  = (\inst19|Mux1~32_combout  & (\inst19|Mux1~33_combout  & (\multiplexer_ALUSrcAR|out[15]~0_combout  $ (!\multiplexer_ALUSrcBR|out[15]~0_combout ))))

	.dataa(\inst19|Mux1~32_combout ),
	.datab(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.datac(\inst19|Mux1~33_combout ),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~34 .lut_mask = 16'h8020;
defparam \inst19|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \inst19|OUT~16 (
// Equation(s):
// \inst19|OUT~16_combout  = \multiplexer_ALUSrcBR|out[6]~9_combout  $ (\multiplexer_ALUSrcAR|out[6]~9_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~16 .lut_mask = 16'h33CC;
defparam \inst19|OUT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \inst19|Mux1~31 (
// Equation(s):
// \inst19|Mux1~31_combout  = (!\inst19|OUT~12_combout  & (!\inst19|OUT~14_combout  & (!\inst19|OUT~16_combout  & !\inst19|OUT~18_combout )))

	.dataa(\inst19|OUT~12_combout ),
	.datab(\inst19|OUT~14_combout ),
	.datac(\inst19|OUT~16_combout ),
	.datad(\inst19|OUT~18_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~31 .lut_mask = 16'h0001;
defparam \inst19|Mux1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \inst19|Mux1~25 (
// Equation(s):
// \inst19|Mux1~25_combout  = (!\inst19|Add1~10_combout  & (!\inst19|Add1~12_combout  & (!\inst19|Add1~8_combout  & !\inst19|Add1~14_combout )))

	.dataa(\inst19|Add1~10_combout ),
	.datab(\inst19|Add1~12_combout ),
	.datac(\inst19|Add1~8_combout ),
	.datad(\inst19|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~25 .lut_mask = 16'h0001;
defparam \inst19|Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \inst19|Mux1~26 (
// Equation(s):
// \inst19|Mux1~26_combout  = (!\inst11|ALUOp[2]~2_combout  & (!\inst19|Add1~6_combout  & (!\inst19|Add1~4_combout  & !\inst19|Add1~2_combout )))

	.dataa(\inst11|ALUOp[2]~2_combout ),
	.datab(\inst19|Add1~6_combout ),
	.datac(\inst19|Add1~4_combout ),
	.datad(\inst19|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~26 .lut_mask = 16'h0001;
defparam \inst19|Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \inst19|Mux1~27 (
// Equation(s):
// \inst19|Mux1~27_combout  = (!\inst19|Add1~16_combout  & (\inst19|Mux1~25_combout  & (!\inst19|Add1~18_combout  & \inst19|Mux1~26_combout )))

	.dataa(\inst19|Add1~16_combout ),
	.datab(\inst19|Mux1~25_combout ),
	.datac(\inst19|Add1~18_combout ),
	.datad(\inst19|Mux1~26_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~27 .lut_mask = 16'h0400;
defparam \inst19|Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \inst19|Mux1~28 (
// Equation(s):
// \inst19|Mux1~28_combout  = (!\inst19|Add1~24_combout  & (!\inst19|Add1~20_combout  & (\inst19|Mux1~27_combout  & !\inst19|Add1~22_combout )))

	.dataa(\inst19|Add1~24_combout ),
	.datab(\inst19|Add1~20_combout ),
	.datac(\inst19|Mux1~27_combout ),
	.datad(\inst19|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~28 .lut_mask = 16'h0010;
defparam \inst19|Mux1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \inst19|Mux1~29 (
// Equation(s):
// \inst19|Mux1~29_combout  = (\inst19|Mux1~28_combout  & (!\inst19|Add1~30_combout  & (!\inst19|Add1~26_combout  & !\inst19|Add1~28_combout )))

	.dataa(\inst19|Mux1~28_combout ),
	.datab(\inst19|Add1~30_combout ),
	.datac(\inst19|Add1~26_combout ),
	.datad(\inst19|Add1~28_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~29 .lut_mask = 16'h0002;
defparam \inst19|Mux1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \inst19|Mux1~35 (
// Equation(s):
// \inst19|Mux1~35_combout  = (\inst19|Mux1~29_combout ) # ((\inst19|Mux1~30_combout  & (\inst19|Mux1~34_combout  & \inst19|Mux1~31_combout )))

	.dataa(\inst19|Mux1~30_combout ),
	.datab(\inst19|Mux1~34_combout ),
	.datac(\inst19|Mux1~31_combout ),
	.datad(\inst19|Mux1~29_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~35 .lut_mask = 16'hFF80;
defparam \inst19|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \inst19|Mux1~20 (
// Equation(s):
// \inst19|Mux1~20_combout  = (!\inst19|Add2~8_combout  & (!\inst19|Add2~12_combout  & (!\inst19|Add2~6_combout  & !\inst19|Add2~10_combout )))

	.dataa(\inst19|Add2~8_combout ),
	.datab(\inst19|Add2~12_combout ),
	.datac(\inst19|Add2~6_combout ),
	.datad(\inst19|Add2~10_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~20 .lut_mask = 16'h0001;
defparam \inst19|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \inst19|Mux1~19 (
// Equation(s):
// \inst19|Mux1~19_combout  = (!\inst19|Add2~2_combout  & (!\inst19|Add2~4_combout  & !\inst19|Add2~0_combout ))

	.dataa(\inst19|Add2~2_combout ),
	.datab(gnd),
	.datac(\inst19|Add2~4_combout ),
	.datad(\inst19|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~19 .lut_mask = 16'h0005;
defparam \inst19|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \inst19|Mux1~21 (
// Equation(s):
// \inst19|Mux1~21_combout  = (!\inst11|ALUOp[0]~3_combout  & (\inst19|Mux1~20_combout  & (!\inst19|Add2~14_combout  & \inst19|Mux1~19_combout )))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst19|Mux1~20_combout ),
	.datac(\inst19|Add2~14_combout ),
	.datad(\inst19|Mux1~19_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~21 .lut_mask = 16'h0400;
defparam \inst19|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \inst19|Mux1~22 (
// Equation(s):
// \inst19|Mux1~22_combout  = (!\inst19|Add2~16_combout  & (!\inst19|Add2~20_combout  & (\inst19|Mux1~21_combout  & !\inst19|Add2~18_combout )))

	.dataa(\inst19|Add2~16_combout ),
	.datab(\inst19|Add2~20_combout ),
	.datac(\inst19|Mux1~21_combout ),
	.datad(\inst19|Add2~18_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~22 .lut_mask = 16'h0010;
defparam \inst19|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \inst19|Mux1~23 (
// Equation(s):
// \inst19|Mux1~23_combout  = (!\inst19|Add2~22_combout  & (!\inst19|Add2~24_combout  & \inst19|Mux1~22_combout ))

	.dataa(\inst19|Add2~22_combout ),
	.datab(gnd),
	.datac(\inst19|Add2~24_combout ),
	.datad(\inst19|Mux1~22_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~23 .lut_mask = 16'h0500;
defparam \inst19|Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \inst19|Mux1~24 (
// Equation(s):
// \inst19|Mux1~24_combout  = (!\inst19|Add2~26_combout  & (!\inst19|Add2~30_combout  & (!\inst19|Add2~28_combout  & \inst19|Mux1~23_combout )))

	.dataa(\inst19|Add2~26_combout ),
	.datab(\inst19|Add2~30_combout ),
	.datac(\inst19|Add2~28_combout ),
	.datad(\inst19|Mux1~23_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~24 .lut_mask = 16'h0100;
defparam \inst19|Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \inst19|Mux1~36 (
// Equation(s):
// \inst19|Mux1~36_combout  = (\inst19|Mux1~24_combout ) # ((\inst11|ALUOp[0]~3_combout  & (\inst19|Mux1~35_combout  & !\inst19|Add1~0_combout )))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst19|Mux1~35_combout ),
	.datac(\inst19|Add1~0_combout ),
	.datad(\inst19|Mux1~24_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~36 .lut_mask = 16'hFF08;
defparam \inst19|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \inst19|OUT~28 (
// Equation(s):
// \inst19|OUT~28_combout  = (!\multiplexer_ALUSrcAR|out[15]~0_combout ) # (!\multiplexer_ALUSrcBR|out[15]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~28 .lut_mask = 16'h0FFF;
defparam \inst19|OUT~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \inst19|Mux1~6 (
// Equation(s):
// \inst19|Mux1~6_combout  = (!\inst19|OUT~5_combout  & (\inst19|OUT~28_combout  & (!\inst19|OUT~1_combout  & !\inst19|OUT~3_combout )))

	.dataa(\inst19|OUT~5_combout ),
	.datab(\inst19|OUT~28_combout ),
	.datac(\inst19|OUT~1_combout ),
	.datad(\inst19|OUT~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~6 .lut_mask = 16'h0004;
defparam \inst19|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \inst19|Mux1~2 (
// Equation(s):
// \inst19|Mux1~2_combout  = (\multiplexer_ALUSrcAR|out[0]~15_combout  & (!\multiplexer_ALUSrcBR|out[0]~15_combout  & ((!\multiplexer_ALUSrcAR|out[1]~14_combout ) # (!\multiplexer_ALUSrcBR|out[1]~14_combout )))) # (!\multiplexer_ALUSrcAR|out[0]~15_combout  & 
// (((!\multiplexer_ALUSrcAR|out[1]~14_combout ) # (!\multiplexer_ALUSrcBR|out[1]~14_combout ))))

	.dataa(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~2 .lut_mask = 16'h0777;
defparam \inst19|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \inst19|OUT~17 (
// Equation(s):
// \inst19|OUT~17_combout  = (\multiplexer_ALUSrcBR|out[6]~9_combout  & \multiplexer_ALUSrcAR|out[6]~9_combout )

	.dataa(gnd),
	.datab(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datac(gnd),
	.datad(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.cin(gnd),
	.combout(\inst19|OUT~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|OUT~17 .lut_mask = 16'hCC00;
defparam \inst19|OUT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \inst19|Mux1~3 (
// Equation(s):
// \inst19|Mux1~3_combout  = (!\inst19|OUT~15_combout  & (!\inst19|OUT~19_combout  & (!\inst19|OUT~17_combout  & !\inst19|OUT~21_combout )))

	.dataa(\inst19|OUT~15_combout ),
	.datab(\inst19|OUT~19_combout ),
	.datac(\inst19|OUT~17_combout ),
	.datad(\inst19|OUT~21_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~3 .lut_mask = 16'h0001;
defparam \inst19|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \inst19|Mux1~4 (
// Equation(s):
// \inst19|Mux1~4_combout  = (\inst19|Mux1~2_combout  & (!\inst19|OUT~25_combout  & (!\inst19|OUT~23_combout  & \inst19|Mux1~3_combout )))

	.dataa(\inst19|Mux1~2_combout ),
	.datab(\inst19|OUT~25_combout ),
	.datac(\inst19|OUT~23_combout ),
	.datad(\inst19|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~4 .lut_mask = 16'h0200;
defparam \inst19|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \inst19|Mux1~5 (
// Equation(s):
// \inst19|Mux1~5_combout  = (!\inst19|OUT~7_combout  & (!\inst19|OUT~11_combout  & (!\inst19|OUT~9_combout  & !\inst19|OUT~13_combout )))

	.dataa(\inst19|OUT~7_combout ),
	.datab(\inst19|OUT~11_combout ),
	.datac(\inst19|OUT~9_combout ),
	.datad(\inst19|OUT~13_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~5 .lut_mask = 16'h0001;
defparam \inst19|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \inst19|Mux1~7 (
// Equation(s):
// \inst19|Mux1~7_combout  = (\inst19|Mux1~6_combout  & (\inst11|ALUOp[0]~3_combout  & (\inst19|Mux1~4_combout  & \inst19|Mux1~5_combout )))

	.dataa(\inst19|Mux1~6_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst19|Mux1~4_combout ),
	.datad(\inst19|Mux1~5_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~7 .lut_mask = 16'h8000;
defparam \inst19|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \inst19|Mux1~14 (
// Equation(s):
// \inst19|Mux1~14_combout  = (!\multiplexer_ALUSrcAR|out[0]~15_combout  & (!\multiplexer_ALUSrcBR|out[0]~15_combout  & (!\multiplexer_ALUSrcBR|out[1]~14_combout  & !\multiplexer_ALUSrcAR|out[1]~14_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\multiplexer_ALUSrcBR|out[1]~14_combout ),
	.datad(\multiplexer_ALUSrcAR|out[1]~14_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~14 .lut_mask = 16'h0001;
defparam \inst19|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \inst19|Mux1~13 (
// Equation(s):
// \inst19|Mux1~13_combout  = (!\multiplexer_ALUSrcAR|out[2]~13_combout  & (!\multiplexer_ALUSrcBR|out[2]~13_combout  & (!\multiplexer_ALUSrcBR|out[3]~12_combout  & !\multiplexer_ALUSrcAR|out[3]~12_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[2]~13_combout ),
	.datab(\multiplexer_ALUSrcBR|out[2]~13_combout ),
	.datac(\multiplexer_ALUSrcBR|out[3]~12_combout ),
	.datad(\multiplexer_ALUSrcAR|out[3]~12_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~13 .lut_mask = 16'h0001;
defparam \inst19|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \inst19|Mux1~16 (
// Equation(s):
// \inst19|Mux1~16_combout  = (!\multiplexer_ALUSrcBR|out[6]~9_combout  & (!\multiplexer_ALUSrcAR|out[4]~11_combout  & (!\multiplexer_ALUSrcBR|out[4]~11_combout  & !\multiplexer_ALUSrcAR|out[6]~9_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.datab(\multiplexer_ALUSrcAR|out[4]~11_combout ),
	.datac(\multiplexer_ALUSrcBR|out[4]~11_combout ),
	.datad(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~16 .lut_mask = 16'h0001;
defparam \inst19|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \inst19|Mux1~15 (
// Equation(s):
// \inst19|Mux1~15_combout  = (!\multiplexer_ALUSrcBR|out[11]~4_combout  & (!\multiplexer_ALUSrcAR|out[7]~8_combout  & (!\multiplexer_ALUSrcAR|out[11]~4_combout  & !\multiplexer_ALUSrcBR|out[7]~8_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datab(\multiplexer_ALUSrcAR|out[7]~8_combout ),
	.datac(\multiplexer_ALUSrcAR|out[11]~4_combout ),
	.datad(\multiplexer_ALUSrcBR|out[7]~8_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~15 .lut_mask = 16'h0001;
defparam \inst19|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \inst19|Mux1~17 (
// Equation(s):
// \inst19|Mux1~17_combout  = (\inst19|Mux1~14_combout  & (\inst19|Mux1~13_combout  & (\inst19|Mux1~16_combout  & \inst19|Mux1~15_combout )))

	.dataa(\inst19|Mux1~14_combout ),
	.datab(\inst19|Mux1~13_combout ),
	.datac(\inst19|Mux1~16_combout ),
	.datad(\inst19|Mux1~15_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~17 .lut_mask = 16'h8000;
defparam \inst19|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \inst19|Mux1~8 (
// Equation(s):
// \inst19|Mux1~8_combout  = (!\multiplexer_ALUSrcBR|out[15]~0_combout  & (!\multiplexer_ALUSrcBR|out[14]~1_combout  & (!\multiplexer_ALUSrcAR|out[14]~1_combout  & !\multiplexer_ALUSrcAR|out[15]~0_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(\multiplexer_ALUSrcBR|out[14]~1_combout ),
	.datac(\multiplexer_ALUSrcAR|out[14]~1_combout ),
	.datad(\multiplexer_ALUSrcAR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~8 .lut_mask = 16'h0001;
defparam \inst19|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \inst19|Mux1~11 (
// Equation(s):
// \inst19|Mux1~11_combout  = (!\multiplexer_ALUSrcAR|out[5]~10_combout  & (!\multiplexer_ALUSrcBR|out[5]~10_combout  & (!\multiplexer_ALUSrcBR|out[8]~7_combout  & !\multiplexer_ALUSrcAR|out[8]~7_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[5]~10_combout ),
	.datab(\multiplexer_ALUSrcBR|out[5]~10_combout ),
	.datac(\multiplexer_ALUSrcBR|out[8]~7_combout ),
	.datad(\multiplexer_ALUSrcAR|out[8]~7_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~11 .lut_mask = 16'h0001;
defparam \inst19|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \inst19|Mux1~10 (
// Equation(s):
// \inst19|Mux1~10_combout  = (!\multiplexer_ALUSrcAR|out[10]~5_combout  & (!\multiplexer_ALUSrcAR|out[9]~6_combout  & (!\multiplexer_ALUSrcBR|out[10]~5_combout  & !\multiplexer_ALUSrcBR|out[9]~6_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[10]~5_combout ),
	.datab(\multiplexer_ALUSrcAR|out[9]~6_combout ),
	.datac(\multiplexer_ALUSrcBR|out[10]~5_combout ),
	.datad(\multiplexer_ALUSrcBR|out[9]~6_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~10 .lut_mask = 16'h0001;
defparam \inst19|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \inst19|Mux1~9 (
// Equation(s):
// \inst19|Mux1~9_combout  = (!\multiplexer_ALUSrcAR|out[13]~2_combout  & (!\multiplexer_ALUSrcBR|out[13]~2_combout  & (!\multiplexer_ALUSrcAR|out[12]~3_combout  & !\multiplexer_ALUSrcBR|out[12]~3_combout )))

	.dataa(\multiplexer_ALUSrcAR|out[13]~2_combout ),
	.datab(\multiplexer_ALUSrcBR|out[13]~2_combout ),
	.datac(\multiplexer_ALUSrcAR|out[12]~3_combout ),
	.datad(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~9 .lut_mask = 16'h0001;
defparam \inst19|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \inst19|Mux1~12 (
// Equation(s):
// \inst19|Mux1~12_combout  = (\inst19|Mux1~8_combout  & (\inst19|Mux1~11_combout  & (\inst19|Mux1~10_combout  & \inst19|Mux1~9_combout )))

	.dataa(\inst19|Mux1~8_combout ),
	.datab(\inst19|Mux1~11_combout ),
	.datac(\inst19|Mux1~10_combout ),
	.datad(\inst19|Mux1~9_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~12 .lut_mask = 16'h8000;
defparam \inst19|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \inst19|Mux1~18 (
// Equation(s):
// \inst19|Mux1~18_combout  = (\inst19|Mux1~7_combout ) # ((!\inst11|ALUOp[0]~3_combout  & (\inst19|Mux1~17_combout  & \inst19|Mux1~12_combout )))

	.dataa(\inst19|Mux1~7_combout ),
	.datab(\inst11|ALUOp[0]~3_combout ),
	.datac(\inst19|Mux1~17_combout ),
	.datad(\inst19|Mux1~12_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~18 .lut_mask = 16'hBAAA;
defparam \inst19|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \inst19|Mux1~37 (
// Equation(s):
// \inst19|Mux1~37_combout  = (\inst11|ALUOp[1]~4_combout  & (((!\inst11|ALUOp[2]~2_combout  & \inst19|Mux1~18_combout )))) # (!\inst11|ALUOp[1]~4_combout  & (\inst19|Mux1~36_combout ))

	.dataa(\inst11|ALUOp[1]~4_combout ),
	.datab(\inst19|Mux1~36_combout ),
	.datac(\inst11|ALUOp[2]~2_combout ),
	.datad(\inst19|Mux1~18_combout ),
	.cin(gnd),
	.combout(\inst19|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux1~37 .lut_mask = 16'h4E44;
defparam \inst19|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \inst21|Equal2~2 (
// Equation(s):
// \inst21|Equal2~2_combout  = (!\inst21|ShiftRight1~14_combout  & (!\inst21|ShiftRight1~15_combout  & (!\inst21|ShiftRight1~23_combout  & !\inst21|ShiftRight1~24_combout )))

	.dataa(\inst21|ShiftRight1~14_combout ),
	.datab(\inst21|ShiftRight1~15_combout ),
	.datac(\inst21|ShiftRight1~23_combout ),
	.datad(\inst21|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~2 .lut_mask = 16'h0001;
defparam \inst21|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \inst21|ShiftRight1~40 (
// Equation(s):
// \inst21|ShiftRight1~40_combout  = (\IR|q [1] & (\inst21|Mux0~14_combout )) # (!\IR|q [1] & ((\inst21|Mux0~15_combout )))

	.dataa(gnd),
	.datab(\inst21|Mux0~14_combout ),
	.datac(\inst21|Mux0~15_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~40 .lut_mask = 16'hCCF0;
defparam \inst21|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \inst21|ShiftRight1~41 (
// Equation(s):
// \inst21|ShiftRight1~41_combout  = (\IR|q [1] & ((\inst21|Mux0~12_combout ))) # (!\IR|q [1] & (\inst21|Mux0~13_combout ))

	.dataa(gnd),
	.datab(\inst21|Mux0~13_combout ),
	.datac(\inst21|Mux0~12_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~41 .lut_mask = 16'hF0CC;
defparam \inst21|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \inst21|ShiftRight1~42 (
// Equation(s):
// \inst21|ShiftRight1~42_combout  = (\IR|q [2] & (((\IR|q [3]) # (\inst21|ShiftRight1~41_combout )))) # (!\IR|q [2] & (\inst21|ShiftRight1~40_combout  & (!\IR|q [3])))

	.dataa(\inst21|ShiftRight1~40_combout ),
	.datab(\IR|q [2]),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~42 .lut_mask = 16'hCEC2;
defparam \inst21|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \inst21|ShiftRight1~43 (
// Equation(s):
// \inst21|ShiftRight1~43_combout  = (\IR|q [3] & ((\inst21|ShiftRight1~21_combout ) # ((\inst21|ShiftRight1~42_combout  & \inst21|ShiftRight1~22_combout )))) # (!\IR|q [3] & (\inst21|ShiftRight1~42_combout ))

	.dataa(\inst21|ShiftRight1~42_combout ),
	.datab(\inst21|ShiftRight1~22_combout ),
	.datac(\IR|q [3]),
	.datad(\inst21|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~43 .lut_mask = 16'hFA8A;
defparam \inst21|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \inst21|Equal2~0 (
// Equation(s):
// \inst21|Equal2~0_combout  = (!\inst21|ShiftRight1~36_combout  & (!\inst21|ShiftRight1~39_combout  & !\inst21|ShiftRight1~43_combout ))

	.dataa(\inst21|ShiftRight1~36_combout ),
	.datab(gnd),
	.datac(\inst21|ShiftRight1~39_combout ),
	.datad(\inst21|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~0 .lut_mask = 16'h0005;
defparam \inst21|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \inst21|ShiftRight0~27 (
// Equation(s):
// \inst21|ShiftRight0~27_combout  = (\inst21|Equal4~0_combout  & ((\IR|q [1] & (\inst21|Mux0~11_combout )) # (!\IR|q [1] & ((\inst21|Mux0~12_combout )))))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|Mux0~11_combout ),
	.datac(\inst21|Mux0~12_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~27 .lut_mask = 16'h88A0;
defparam \inst21|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \inst21|ShiftRight1~25 (
// Equation(s):
// \inst21|ShiftRight1~25_combout  = (!\IR|q [2] & (\IR|q [3] & (\inst21|Mux0~7_combout  & !\IR|q [1])))

	.dataa(\IR|q [2]),
	.datab(\IR|q [3]),
	.datac(\inst21|Mux0~7_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~25 .lut_mask = 16'h0040;
defparam \inst21|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \inst21|ShiftRight0~26 (
// Equation(s):
// \inst21|ShiftRight0~26_combout  = (\inst21|ShiftLeft1~28_combout  & ((\IR|q [1] & ((\inst21|Mux0~9_combout ))) # (!\IR|q [1] & (\inst21|Mux0~10_combout ))))

	.dataa(\inst21|Mux0~10_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|Mux0~9_combout ),
	.datad(\IR|q [1]),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~26 .lut_mask = 16'hC088;
defparam \inst21|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \inst21|ShiftRight1~26 (
// Equation(s):
// \inst21|ShiftRight1~26_combout  = (\inst21|ShiftRight0~27_combout ) # ((\inst21|ShiftRight1~25_combout ) # (\inst21|ShiftRight0~26_combout ))

	.dataa(\inst21|ShiftRight0~27_combout ),
	.datab(\inst21|ShiftRight1~25_combout ),
	.datac(\inst21|ShiftRight0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight1~26 .lut_mask = 16'hFEFE;
defparam \inst21|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \inst21|Equal2~1 (
// Equation(s):
// \inst21|Equal2~1_combout  = (!\inst21|ShiftRight1~38_combout  & (!\inst21|ShiftRight1~19_combout  & (\inst21|ShiftRight1~35_combout  & !\inst21|ShiftRight1~26_combout )))

	.dataa(\inst21|ShiftRight1~38_combout ),
	.datab(\inst21|ShiftRight1~19_combout ),
	.datac(\inst21|ShiftRight1~35_combout ),
	.datad(\inst21|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~1 .lut_mask = 16'h0010;
defparam \inst21|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \inst21|Equal2~3 (
// Equation(s):
// \inst21|Equal2~3_combout  = (!\inst21|ShiftRight1~12_combout  & ((!\inst21|ShiftRight1~9_combout ) # (!\multiplexer_ALUSrcBR|out[15]~0_combout )))

	.dataa(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datab(gnd),
	.datac(\inst21|ShiftRight1~9_combout ),
	.datad(\inst21|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~3 .lut_mask = 16'h005F;
defparam \inst21|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \inst21|Equal2~4 (
// Equation(s):
// \inst21|Equal2~4_combout  = (!\inst21|ShiftRight1~44_combout  & (!\inst21|ShiftRight1~45_combout  & (\inst21|Equal2~3_combout  & !\inst21|ShiftRight1~46_combout )))

	.dataa(\inst21|ShiftRight1~44_combout ),
	.datab(\inst21|ShiftRight1~45_combout ),
	.datac(\inst21|Equal2~3_combout ),
	.datad(\inst21|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~4 .lut_mask = 16'h0010;
defparam \inst21|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \inst21|Equal2~5 (
// Equation(s):
// \inst21|Equal2~5_combout  = (\inst21|Equal2~2_combout  & (\inst21|Equal2~0_combout  & (\inst21|Equal2~1_combout  & \inst21|Equal2~4_combout )))

	.dataa(\inst21|Equal2~2_combout ),
	.datab(\inst21|Equal2~0_combout ),
	.datac(\inst21|Equal2~1_combout ),
	.datad(\inst21|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst21|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal2~5 .lut_mask = 16'h8000;
defparam \inst21|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \inst21|Equal3~5 (
// Equation(s):
// \inst21|Equal3~5_combout  = (!\inst21|ShiftRight0~37_combout  & ((\IR|q [3] & (!\multiplexer_ALUSrcBR|out[15]~0_combout )) # (!\IR|q [3] & ((!\inst21|ShiftRight0~15_combout )))))

	.dataa(\inst21|ShiftRight0~37_combout ),
	.datab(\IR|q [3]),
	.datac(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.datad(\inst21|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~5 .lut_mask = 16'h0415;
defparam \inst21|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \inst21|Equal3~6 (
// Equation(s):
// \inst21|Equal3~6_combout  = (!\inst21|ShiftRight1~23_combout  & (\inst21|Equal3~5_combout  & (!\inst21|ShiftRight0~41_combout  & !\inst21|ShiftRight0~13_combout )))

	.dataa(\inst21|ShiftRight1~23_combout ),
	.datab(\inst21|Equal3~5_combout ),
	.datac(\inst21|ShiftRight0~41_combout ),
	.datad(\inst21|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~6 .lut_mask = 16'h0004;
defparam \inst21|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \inst21|Equal3~4 (
// Equation(s):
// \inst21|Equal3~4_combout  = (!\inst21|ShiftRight0~44_combout  & (!\inst21|ShiftRight1~43_combout  & ((!\inst21|ShiftRight0~15_combout ) # (!\IR|q [3]))))

	.dataa(\inst21|ShiftRight0~44_combout ),
	.datab(\IR|q [3]),
	.datac(\inst21|ShiftRight1~43_combout ),
	.datad(\inst21|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~4 .lut_mask = 16'h0105;
defparam \inst21|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \inst21|ShiftRight0~25 (
// Equation(s):
// \inst21|ShiftRight0~25_combout  = (\IR|q [3] & ((\inst21|ShiftRight1~8_combout  & (\inst21|Mux0~7_combout )) # (!\inst21|ShiftRight1~8_combout  & ((\multiplexer_ALUSrcBR|out[15]~0_combout )))))

	.dataa(\inst21|ShiftRight1~8_combout ),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\IR|q [3]),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~25 .lut_mask = 16'hD080;
defparam \inst21|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \inst21|ShiftRight0~28 (
// Equation(s):
// \inst21|ShiftRight0~28_combout  = (\inst21|ShiftRight0~27_combout ) # ((\inst21|ShiftRight0~26_combout ) # (\inst21|ShiftRight0~25_combout ))

	.dataa(\inst21|ShiftRight0~27_combout ),
	.datab(gnd),
	.datac(\inst21|ShiftRight0~26_combout ),
	.datad(\inst21|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftRight0~28 .lut_mask = 16'hFFFA;
defparam \inst21|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \inst21|Equal3~10 (
// Equation(s):
// \inst21|Equal3~10_combout  = (!\multiplexer_ALUSrcBR|out[15]~0_combout  & (((\IR|q [3]) # (!\inst21|Mux0~7_combout )) # (!\inst21|ShiftRight1~8_combout )))

	.dataa(\inst21|ShiftRight1~8_combout ),
	.datab(\inst21|Mux0~7_combout ),
	.datac(\IR|q [3]),
	.datad(\multiplexer_ALUSrcBR|out[15]~0_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~10 .lut_mask = 16'h00F7;
defparam \inst21|Equal3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \inst21|Equal3~8 (
// Equation(s):
// \inst21|Equal3~8_combout  = (!\inst21|ShiftRight0~32_combout  & (!\inst21|ShiftRight0~28_combout  & (\inst21|Equal3~10_combout  & !\inst21|ShiftRight1~12_combout )))

	.dataa(\inst21|ShiftRight0~32_combout ),
	.datab(\inst21|ShiftRight0~28_combout ),
	.datac(\inst21|Equal3~10_combout ),
	.datad(\inst21|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~8 .lut_mask = 16'h0010;
defparam \inst21|Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \inst21|Equal3~7 (
// Equation(s):
// \inst21|Equal3~7_combout  = (!\inst21|ShiftRight0~24_combout  & (!\inst21|ShiftRight0~6_combout  & (!\inst21|ShiftRight0~30_combout  & !\inst21|ShiftRight0~9_combout )))

	.dataa(\inst21|ShiftRight0~24_combout ),
	.datab(\inst21|ShiftRight0~6_combout ),
	.datac(\inst21|ShiftRight0~30_combout ),
	.datad(\inst21|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~7 .lut_mask = 16'h0001;
defparam \inst21|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \inst21|Equal3~9 (
// Equation(s):
// \inst21|Equal3~9_combout  = (\inst21|Equal3~6_combout  & (\inst21|Equal3~4_combout  & (\inst21|Equal3~8_combout  & \inst21|Equal3~7_combout )))

	.dataa(\inst21|Equal3~6_combout ),
	.datab(\inst21|Equal3~4_combout ),
	.datac(\inst21|Equal3~8_combout ),
	.datad(\inst21|Equal3~7_combout ),
	.cin(gnd),
	.combout(\inst21|Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal3~9 .lut_mask = 16'h8000;
defparam \inst21|Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \inst21|Equal0~0 (
// Equation(s):
// \inst21|Equal0~0_combout  = (!\inst21|ShiftLeft1~61_combout  & ((\IR|q [3]) # (!\inst21|ShiftLeft1~25_combout )))

	.dataa(\IR|q [3]),
	.datab(\inst21|ShiftLeft1~61_combout ),
	.datac(\inst21|ShiftLeft1~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~0 .lut_mask = 16'h2323;
defparam \inst21|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \inst21|Equal1~4 (
// Equation(s):
// \inst21|Equal1~4_combout  = (\inst21|Equal0~0_combout  & (!\inst21|ShiftLeft0~73_combout  & !\inst21|ShiftLeft0~71_combout ))

	.dataa(gnd),
	.datab(\inst21|Equal0~0_combout ),
	.datac(\inst21|ShiftLeft0~73_combout ),
	.datad(\inst21|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~4 .lut_mask = 16'h000C;
defparam \inst21|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \inst21|ShiftLeft0~57 (
// Equation(s):
// \inst21|ShiftLeft0~57_combout  = (\inst21|ShiftLeft0~37_combout  & ((\inst21|Equal4~0_combout ) # ((\inst21|ShiftLeft0~35_combout  & \inst21|ShiftRight1~10_combout )))) # (!\inst21|ShiftLeft0~37_combout  & (\inst21|ShiftLeft0~35_combout  & 
// ((\inst21|ShiftRight1~10_combout ))))

	.dataa(\inst21|ShiftLeft0~37_combout ),
	.datab(\inst21|ShiftLeft0~35_combout ),
	.datac(\inst21|Equal4~0_combout ),
	.datad(\inst21|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~57 .lut_mask = 16'hECA0;
defparam \inst21|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \inst21|ShiftLeft0~58 (
// Equation(s):
// \inst21|ShiftLeft0~58_combout  = (\inst21|ShiftLeft0~57_combout ) # ((\inst21|ShiftLeft1~28_combout  & ((\inst21|ShiftLeft0~39_combout ) # (\inst21|ShiftLeft1~26_combout ))))

	.dataa(\inst21|ShiftLeft0~39_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftLeft0~57_combout ),
	.datad(\inst21|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~58 .lut_mask = 16'hFCF8;
defparam \inst21|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_lcell_comb \inst21|ShiftLeft0~59 (
// Equation(s):
// \inst21|ShiftLeft0~59_combout  = (\inst21|ShiftLeft0~58_combout ) # ((\inst21|ShiftLeft0~29_combout  & ((\inst21|ShiftLeft0~31_combout ) # (\inst21|ShiftLeft0~30_combout ))))

	.dataa(\inst21|ShiftLeft0~31_combout ),
	.datab(\inst21|ShiftLeft0~29_combout ),
	.datac(\inst21|ShiftLeft0~30_combout ),
	.datad(\inst21|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~59 .lut_mask = 16'hFFC8;
defparam \inst21|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \inst21|Equal1~1 (
// Equation(s):
// \inst21|Equal1~1_combout  = (!\inst21|ShiftLeft1~50_combout  & (!\inst21|ShiftLeft0~53_combout  & !\inst21|ShiftLeft0~51_combout ))

	.dataa(\inst21|ShiftLeft1~50_combout ),
	.datab(\inst21|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\inst21|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~1 .lut_mask = 16'h0011;
defparam \inst21|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \inst21|ShiftLeft1~33 (
// Equation(s):
// \inst21|ShiftLeft1~33_combout  = (\inst21|ShiftLeft1~31_combout ) # (\inst21|ShiftLeft1~30_combout )

	.dataa(gnd),
	.datab(\inst21|ShiftLeft1~31_combout ),
	.datac(gnd),
	.datad(\inst21|ShiftLeft1~30_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~33 .lut_mask = 16'hFFCC;
defparam \inst21|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \inst21|Equal1~2 (
// Equation(s):
// \inst21|Equal1~2_combout  = (!\inst21|ShiftLeft0~42_combout  & (!\inst21|ShiftLeft0~59_combout  & (\inst21|Equal1~1_combout  & !\inst21|ShiftLeft1~33_combout )))

	.dataa(\inst21|ShiftLeft0~42_combout ),
	.datab(\inst21|ShiftLeft0~59_combout ),
	.datac(\inst21|Equal1~1_combout ),
	.datad(\inst21|ShiftLeft1~33_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~2 .lut_mask = 16'h0010;
defparam \inst21|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \inst21|Equal1~3 (
// Equation(s):
// \inst21|Equal1~3_combout  = (!\inst21|ShiftLeft0~63_combout  & (!\inst21|ShiftLeft0~76_combout  & (\inst21|Equal1~2_combout  & !\inst21|ShiftLeft0~56_combout )))

	.dataa(\inst21|ShiftLeft0~63_combout ),
	.datab(\inst21|ShiftLeft0~76_combout ),
	.datac(\inst21|Equal1~2_combout ),
	.datad(\inst21|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~3 .lut_mask = 16'h0010;
defparam \inst21|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \inst21|ShiftLeft1~59 (
// Equation(s):
// \inst21|ShiftLeft1~59_combout  = (!\IR|q [1] & ((\IR|q [0] & ((\multiplexer_ALUSrcBR|out[11]~4_combout ))) # (!\IR|q [0] & (\multiplexer_ALUSrcBR|out[12]~3_combout ))))

	.dataa(\IR|q [1]),
	.datab(\multiplexer_ALUSrcBR|out[12]~3_combout ),
	.datac(\multiplexer_ALUSrcBR|out[11]~4_combout ),
	.datad(\IR|q [0]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~59 .lut_mask = 16'h5044;
defparam \inst21|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \inst21|ShiftLeft0~66 (
// Equation(s):
// \inst21|ShiftLeft0~66_combout  = (\IR|q [2] & (!\IR|q [3] & ((\inst21|ShiftLeft1~59_combout ) # (\inst21|ShiftLeft1~36_combout ))))

	.dataa(\IR|q [2]),
	.datab(\inst21|ShiftLeft1~59_combout ),
	.datac(\inst21|ShiftLeft1~36_combout ),
	.datad(\IR|q [3]),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~66 .lut_mask = 16'h00A8;
defparam \inst21|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \inst21|ShiftLeft0~65 (
// Equation(s):
// \inst21|ShiftLeft0~65_combout  = (\inst21|ShiftRight1~10_combout  & ((\inst21|ShiftLeft1~35_combout ) # ((\inst21|ShiftLeft0~29_combout  & \inst21|ShiftLeft1~42_combout )))) # (!\inst21|ShiftRight1~10_combout  & (\inst21|ShiftLeft0~29_combout  & 
// (\inst21|ShiftLeft1~42_combout )))

	.dataa(\inst21|ShiftRight1~10_combout ),
	.datab(\inst21|ShiftLeft0~29_combout ),
	.datac(\inst21|ShiftLeft1~42_combout ),
	.datad(\inst21|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~65 .lut_mask = 16'hEAC0;
defparam \inst21|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \inst21|ShiftLeft0~67 (
// Equation(s):
// \inst21|ShiftLeft0~67_combout  = (\inst21|ShiftLeft0~66_combout ) # ((\inst21|ShiftLeft0~65_combout ) # ((\inst21|Equal4~0_combout  & \inst21|ShiftLeft0~45_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft0~45_combout ),
	.datac(\inst21|ShiftLeft0~66_combout ),
	.datad(\inst21|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft0~67 .lut_mask = 16'hFFF8;
defparam \inst21|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \inst21|Equal1~0 (
// Equation(s):
// \inst21|Equal1~0_combout  = (!\inst21|ShiftLeft0~61_combout  & (!\inst21|ShiftLeft0~50_combout  & (!\inst21|ShiftLeft0~67_combout  & !\inst21|ShiftLeft0~55_combout )))

	.dataa(\inst21|ShiftLeft0~61_combout ),
	.datab(\inst21|ShiftLeft0~50_combout ),
	.datac(\inst21|ShiftLeft0~67_combout ),
	.datad(\inst21|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~0 .lut_mask = 16'h0001;
defparam \inst21|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \inst21|Equal1~5 (
// Equation(s):
// \inst21|Equal1~5_combout  = (!\inst21|ShiftLeft0~68_combout  & (\inst21|Equal1~4_combout  & (\inst21|Equal1~3_combout  & \inst21|Equal1~0_combout )))

	.dataa(\inst21|ShiftLeft0~68_combout ),
	.datab(\inst21|Equal1~4_combout ),
	.datac(\inst21|Equal1~3_combout ),
	.datad(\inst21|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst21|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal1~5 .lut_mask = 16'h4000;
defparam \inst21|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \inst21|Mux4~0 (
// Equation(s):
// \inst21|Mux4~0_combout  = (\inst11|ALUOp[0]~3_combout  & (\inst11|ALUOp[1]~4_combout )) # (!\inst11|ALUOp[0]~3_combout  & ((\inst11|ALUOp[1]~4_combout  & (\inst21|Equal3~9_combout )) # (!\inst11|ALUOp[1]~4_combout  & ((\inst21|Equal1~5_combout )))))

	.dataa(\inst11|ALUOp[0]~3_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|Equal3~9_combout ),
	.datad(\inst21|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst21|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux4~0 .lut_mask = 16'hD9C8;
defparam \inst21|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \inst21|Equal0~1 (
// Equation(s):
// \inst21|Equal0~1_combout  = (!\inst21|ShiftLeft1~57_combout  & (!\inst21|ShiftLeft1~65_combout  & \inst21|Equal0~0_combout ))

	.dataa(\inst21|ShiftLeft1~57_combout ),
	.datab(\inst21|ShiftLeft1~65_combout ),
	.datac(\inst21|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~1 .lut_mask = 16'h1010;
defparam \inst21|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \inst21|Equal0~4 (
// Equation(s):
// \inst21|Equal0~4_combout  = (!\inst21|ShiftLeft1~68_combout  & (!\inst21|ShiftLeft1~53_combout  & ((!\multiplexer_ALUSrcBR|out[0]~15_combout ) # (!\inst21|ShiftRight1~9_combout ))))

	.dataa(\inst21|ShiftRight1~9_combout ),
	.datab(\inst21|ShiftLeft1~68_combout ),
	.datac(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datad(\inst21|ShiftLeft1~53_combout ),
	.cin(gnd),
	.combout(\inst21|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~4 .lut_mask = 16'h0013;
defparam \inst21|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \inst21|ShiftLeft1~55 (
// Equation(s):
// \inst21|ShiftLeft1~55_combout  = (\inst21|Equal4~0_combout  & ((\inst21|ShiftLeft0~37_combout ) # ((\inst21|ShiftLeft1~28_combout  & \inst21|ShiftLeft1~27_combout )))) # (!\inst21|Equal4~0_combout  & (\inst21|ShiftLeft1~28_combout  & 
// (\inst21|ShiftLeft1~27_combout )))

	.dataa(\inst21|Equal4~0_combout ),
	.datab(\inst21|ShiftLeft1~28_combout ),
	.datac(\inst21|ShiftLeft1~27_combout ),
	.datad(\inst21|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\inst21|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|ShiftLeft1~55 .lut_mask = 16'hEAC0;
defparam \inst21|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \inst21|Equal0~2 (
// Equation(s):
// \inst21|Equal0~2_combout  = ((!\inst21|Mux0~1_combout  & ((\IR|q [1]) # (!\inst21|Mux0~2_combout )))) # (!\inst21|Equal4~0_combout )

	.dataa(\IR|q [1]),
	.datab(\inst21|Equal4~0_combout ),
	.datac(\inst21|Mux0~1_combout ),
	.datad(\inst21|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst21|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~2 .lut_mask = 16'h3B3F;
defparam \inst21|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \inst21|Equal0~3 (
// Equation(s):
// \inst21|Equal0~3_combout  = (\inst21|Equal0~2_combout  & (!\inst21|ShiftLeft1~66_combout  & (!\inst21|ShiftLeft1~56_combout  & !\inst21|ShiftLeft1~51_combout )))

	.dataa(\inst21|Equal0~2_combout ),
	.datab(\inst21|ShiftLeft1~66_combout ),
	.datac(\inst21|ShiftLeft1~56_combout ),
	.datad(\inst21|ShiftLeft1~51_combout ),
	.cin(gnd),
	.combout(\inst21|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~3 .lut_mask = 16'h0002;
defparam \inst21|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \inst21|Equal0~5 (
// Equation(s):
// \inst21|Equal0~5_combout  = (!\inst21|ShiftLeft1~32_combout  & (\inst21|Equal0~4_combout  & (!\inst21|ShiftLeft1~55_combout  & \inst21|Equal0~3_combout )))

	.dataa(\inst21|ShiftLeft1~32_combout ),
	.datab(\inst21|Equal0~4_combout ),
	.datac(\inst21|ShiftLeft1~55_combout ),
	.datad(\inst21|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst21|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~5 .lut_mask = 16'h0400;
defparam \inst21|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \inst21|Equal0~6 (
// Equation(s):
// \inst21|Equal0~6_combout  = (\inst21|Equal0~1_combout  & (\inst21|Equal0~5_combout  & (!\inst21|ShiftLeft1~43_combout  & !\inst21|ShiftLeft1~63_combout )))

	.dataa(\inst21|Equal0~1_combout ),
	.datab(\inst21|Equal0~5_combout ),
	.datac(\inst21|ShiftLeft1~43_combout ),
	.datad(\inst21|ShiftLeft1~63_combout ),
	.cin(gnd),
	.combout(\inst21|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Equal0~6 .lut_mask = 16'h0008;
defparam \inst21|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \inst21|Mux4~1 (
// Equation(s):
// \inst21|Mux4~1_combout  = (\inst21|Mux4~0_combout  & ((\inst21|Equal2~5_combout ) # ((!\inst11|ALUOp[0]~3_combout )))) # (!\inst21|Mux4~0_combout  & (((\inst11|ALUOp[0]~3_combout  & \inst21|Equal0~6_combout ))))

	.dataa(\inst21|Equal2~5_combout ),
	.datab(\inst21|Mux4~0_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst21|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Mux4~1 .lut_mask = 16'hBC8C;
defparam \inst21|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \SZCVSrc|out[2]~8 (
// Equation(s):
// \SZCVSrc|out[2]~8_combout  = (\inst11|Equal6~1_combout  & (((\inst21|Mux4~1_combout  & \SZCVSrc|out[3]~9_combout )))) # (!\inst11|Equal6~1_combout  & ((\inst19|Mux1~37_combout ) # ((\inst21|Mux4~1_combout  & \SZCVSrc|out[3]~9_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst19|Mux1~37_combout ),
	.datac(\inst21|Mux4~1_combout ),
	.datad(\SZCVSrc|out[3]~9_combout ),
	.cin(gnd),
	.combout(\SZCVSrc|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SZCVSrc|out[2]~8 .lut_mask = 16'hF444;
defparam \SZCVSrc|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \register_SZCV|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\SZCVSrc|out[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_SZCV|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_SZCV|q[2] .is_wysiwyg = "true";
defparam \register_SZCV|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \SZCV_pre|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\register_SZCV|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SZCV_pre|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SZCV_pre|q[2] .is_wysiwyg = "true";
defparam \SZCV_pre|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \inst11|branch~1 (
// Equation(s):
// \inst11|branch~1_combout  = (\inst11|branch~0_combout ) # ((\IR|q [8] & (!\SZCV_pre|q [2] & \IR|q [9])) # (!\IR|q [8] & (\SZCV_pre|q [2])))

	.dataa(\inst11|branch~0_combout ),
	.datab(\IR|q [8]),
	.datac(\SZCV_pre|q [2]),
	.datad(\IR|q [9]),
	.cin(gnd),
	.combout(\inst11|branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|branch~1 .lut_mask = 16'hBEBA;
defparam \inst11|branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \inst11|branch~2 (
// Equation(s):
// \inst11|branch~2_combout  = (\IR|q [12] & (\IR|q [11] & (\inst11|branch~1_combout  & !\IR|q [10]))) # (!\IR|q [12] & (!\IR|q [11]))

	.dataa(\IR|q [12]),
	.datab(\IR|q [11]),
	.datac(\inst11|branch~1_combout ),
	.datad(\IR|q [10]),
	.cin(gnd),
	.combout(\inst11|branch~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|branch~2 .lut_mask = 16'h1191;
defparam \inst11|branch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \inst11|branch~3 (
// Equation(s):
// \inst11|branch~3_combout  = (\IR|q [13] & (!\IR|q [14] & (\IR|q [15] & \inst11|branch~2_combout )))

	.dataa(\IR|q [13]),
	.datab(\IR|q [14]),
	.datac(\IR|q [15]),
	.datad(\inst11|branch~2_combout ),
	.cin(gnd),
	.combout(\inst11|branch~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|branch~3 .lut_mask = 16'h2000;
defparam \inst11|branch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneive_lcell_comb \multiplexer_memToReg|out[1]~14 (
// Equation(s):
// \multiplexer_memToReg|out[1]~14_combout  = (\inst11|memToReg~0_combout  & (\DR|q [1])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [1])))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\DR|q [1]),
	.datad(\MDR|q [1]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[1]~14 .lut_mask = 16'hF3C0;
defparam \multiplexer_memToReg|out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneive_lcell_comb \PC|q~15 (
// Equation(s):
// \PC|q~15_combout  = (\inst11|branch~3_combout  & ((\multiplexer_memToReg|out[1]~14_combout ))) # (!\inst11|branch~3_combout  & (\inst18|pc_post[1]~2_combout ))

	.dataa(\inst11|branch~3_combout ),
	.datab(gnd),
	.datac(\inst18|pc_post[1]~2_combout ),
	.datad(\multiplexer_memToReg|out[1]~14_combout ),
	.cin(gnd),
	.combout(\PC|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~15 .lut_mask = 16'hFA50;
defparam \PC|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \PC|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[1] .is_wysiwyg = "true";
defparam \PC|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneive_lcell_comb \multiplexer_addressSrc|out[1]~1 (
// Equation(s):
// \multiplexer_addressSrc|out[1]~1_combout  = (\inst10|p4_master~q  & ((\DR|q [1]))) # (!\inst10|p4_master~q  & (\PC|q [1]))

	.dataa(\inst10|p4_master~q ),
	.datab(\PC|q [1]),
	.datac(\DR|q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[1]~1 .lut_mask = 16'hE4E4;
defparam \multiplexer_addressSrc|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \IR|q~6 (
// Equation(s):
// \IR|q~6_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~6 .lut_mask = 16'h00F0;
defparam \IR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N17
dffeas \IR|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[12] .is_wysiwyg = "true";
defparam \IR|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cycloneive_lcell_comb \inst13|Mux4~2 (
// Equation(s):
// \inst13|Mux4~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[1][11]~q )) # (!\IR|q [11] & ((\inst13|r[0][11]~q )))))

	.dataa(\inst13|r[1][11]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[0][11]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~2 .lut_mask = 16'hEE30;
defparam \inst13|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneive_lcell_comb \inst13|Mux4~3 (
// Equation(s):
// \inst13|Mux4~3_combout  = (\IR|q [12] & ((\inst13|Mux4~2_combout  & (\inst13|r[3][11]~q )) # (!\inst13|Mux4~2_combout  & ((\inst13|r[2][11]~q ))))) # (!\IR|q [12] & (((\inst13|Mux4~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][11]~q ),
	.datac(\inst13|r[2][11]~q ),
	.datad(\inst13|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cycloneive_lcell_comb \inst13|Mux4~0 (
// Equation(s):
// \inst13|Mux4~0_combout  = (\IR|q [12] & (((\inst13|r[6][11]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][11]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][11]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][11]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cycloneive_lcell_comb \inst13|Mux4~1 (
// Equation(s):
// \inst13|Mux4~1_combout  = (\inst13|Mux4~0_combout  & (((\inst13|r[7][11]~q )) # (!\IR|q [11]))) # (!\inst13|Mux4~0_combout  & (\IR|q [11] & (\inst13|r[5][11]~q )))

	.dataa(\inst13|Mux4~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][11]~q ),
	.datad(\inst13|r[7][11]~q ),
	.cin(gnd),
	.combout(\inst13|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
cycloneive_lcell_comb \inst13|Mux4~4 (
// Equation(s):
// \inst13|Mux4~4_combout  = (\IR|q [13] & ((\inst13|Mux4~1_combout ))) # (!\IR|q [13] & (\inst13|Mux4~3_combout ))

	.dataa(\inst13|Mux4~3_combout ),
	.datab(gnd),
	.datac(\IR|q [13]),
	.datad(\inst13|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst13|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~4 .lut_mask = 16'hFA0A;
defparam \inst13|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N31
dffeas \AR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[11] .is_wysiwyg = "true";
defparam \AR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \IR|q~5 (
// Equation(s):
// \IR|q~5_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] & !\reset~input_o )

	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~5 .lut_mask = 16'h00CC;
defparam \IR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N15
dffeas \IR|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[11] .is_wysiwyg = "true";
defparam \IR|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneive_lcell_comb \inst13|Mux12~0 (
// Equation(s):
// \inst13|Mux12~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][3]~q )) # (!\IR|q [12] & ((\inst13|r[4][3]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][3]~q ),
	.datad(\inst13|r[4][3]~q ),
	.cin(gnd),
	.combout(\inst13|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux12~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
cycloneive_lcell_comb \inst13|Mux12~1 (
// Equation(s):
// \inst13|Mux12~1_combout  = (\inst13|Mux12~0_combout  & (((\inst13|r[7][3]~q )) # (!\IR|q [11]))) # (!\inst13|Mux12~0_combout  & (\IR|q [11] & (\inst13|r[5][3]~q )))

	.dataa(\inst13|Mux12~0_combout ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][3]~q ),
	.datad(\inst13|r[7][3]~q ),
	.cin(gnd),
	.combout(\inst13|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux12~1 .lut_mask = 16'hEA62;
defparam \inst13|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneive_lcell_comb \inst13|Mux12~2 (
// Equation(s):
// \inst13|Mux12~2_combout  = (\IR|q [12] & (((\IR|q [11])))) # (!\IR|q [12] & ((\IR|q [11] & (\inst13|r[1][3]~q )) # (!\IR|q [11] & ((\inst13|r[0][3]~q )))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[1][3]~q ),
	.datac(\inst13|r[0][3]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux12~2 .lut_mask = 16'hEE50;
defparam \inst13|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneive_lcell_comb \inst13|Mux12~3 (
// Equation(s):
// \inst13|Mux12~3_combout  = (\inst13|Mux12~2_combout  & (((\inst13|r[3][3]~q )) # (!\IR|q [12]))) # (!\inst13|Mux12~2_combout  & (\IR|q [12] & (\inst13|r[2][3]~q )))

	.dataa(\inst13|Mux12~2_combout ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[2][3]~q ),
	.datad(\inst13|r[3][3]~q ),
	.cin(gnd),
	.combout(\inst13|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux12~3 .lut_mask = 16'hEA62;
defparam \inst13|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneive_lcell_comb \inst13|Mux12~4 (
// Equation(s):
// \inst13|Mux12~4_combout  = (\IR|q [13] & (\inst13|Mux12~1_combout )) # (!\IR|q [13] & ((\inst13|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\IR|q [13]),
	.datac(\inst13|Mux12~1_combout ),
	.datad(\inst13|Mux12~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux12~4 .lut_mask = 16'hF3C0;
defparam \inst13|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \AR|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[3] .is_wysiwyg = "true";
defparam \AR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneive_lcell_comb \IR|q~9 (
// Equation(s):
// \IR|q~9_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~9 .lut_mask = 16'hFFF0;
defparam \IR|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N15
dffeas \IR|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[5] .is_wysiwyg = "true";
defparam \IR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneive_lcell_comb \inst11|Equal6~0 (
// Equation(s):
// \inst11|Equal6~0_combout  = (\IR|q [14] & \IR|q [15])

	.dataa(gnd),
	.datab(\IR|q [14]),
	.datac(gnd),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\inst11|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal6~0 .lut_mask = 16'hCC00;
defparam \inst11|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[13]~14 (
// Equation(s):
// \multiplexer_DRSrc|out[13]~14_combout  = (\IR|q [4] & (\IR|q [5] & (!\IR|q [6] & \inst11|Equal6~0_combout )))

	.dataa(\IR|q [4]),
	.datab(\IR|q [5]),
	.datac(\IR|q [6]),
	.datad(\inst11|Equal6~0_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[13]~14 .lut_mask = 16'h0800;
defparam \multiplexer_DRSrc|out[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~64 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~64_combout  = (\multiplexer_DRSrc|out[13]~11_combout  & ((\multiplexer_DRSrc|out[13]~102_combout  & (\inst19|OUT~17_combout )) # (!\multiplexer_DRSrc|out[13]~102_combout  & ((\inst19|Add2~12_combout ))))) # 
// (!\multiplexer_DRSrc|out[13]~11_combout  & (((!\multiplexer_DRSrc|out[13]~102_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~11_combout ),
	.datab(\inst19|OUT~17_combout ),
	.datac(\inst19|Add2~12_combout ),
	.datad(\multiplexer_DRSrc|out[13]~102_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~64 .lut_mask = 16'h88F5;
defparam \multiplexer_DRSrc|out[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~65 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~65_combout  = (\multiplexer_DRSrc|out[13]~101_combout  & ((\multiplexer_DRSrc|out[6]~64_combout  & ((\inst19|Add1~12_combout ))) # (!\multiplexer_DRSrc|out[6]~64_combout  & (\inst19|OUT~16_combout )))) # 
// (!\multiplexer_DRSrc|out[13]~101_combout  & (((\multiplexer_DRSrc|out[6]~64_combout ))))

	.dataa(\inst19|OUT~16_combout ),
	.datab(\multiplexer_DRSrc|out[13]~101_combout ),
	.datac(\inst19|Add1~12_combout ),
	.datad(\multiplexer_DRSrc|out[6]~64_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~65 .lut_mask = 16'hF388;
defparam \multiplexer_DRSrc|out[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~66 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~66_combout  = (\multiplexer_DRSrc|out[13]~14_combout  & ((\multiplexer_ALUSrcAR|out[6]~9_combout ) # ((\multiplexer_ALUSrcBR|out[6]~9_combout )))) # (!\multiplexer_DRSrc|out[13]~14_combout  & 
// (((\multiplexer_DRSrc|out[6]~65_combout ))))

	.dataa(\multiplexer_DRSrc|out[13]~14_combout ),
	.datab(\multiplexer_ALUSrcAR|out[6]~9_combout ),
	.datac(\multiplexer_DRSrc|out[6]~65_combout ),
	.datad(\multiplexer_ALUSrcBR|out[6]~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~66 .lut_mask = 16'hFAD8;
defparam \multiplexer_DRSrc|out[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~62 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~62_combout  = (\inst11|ALUOp[1]~4_combout  & (((\inst11|ALUOp[0]~3_combout ) # (\inst21|ShiftRight0~28_combout )))) # (!\inst11|ALUOp[1]~4_combout  & (\inst21|ShiftLeft0~59_combout  & (!\inst11|ALUOp[0]~3_combout )))

	.dataa(\inst21|ShiftLeft0~59_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~62 .lut_mask = 16'hCEC2;
defparam \multiplexer_DRSrc|out[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~63 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~63_combout  = (\inst11|ALUOp[0]~3_combout  & ((\multiplexer_DRSrc|out[6]~62_combout  & ((\inst21|ShiftRight1~26_combout ))) # (!\multiplexer_DRSrc|out[6]~62_combout  & (\inst21|ShiftLeft1~55_combout )))) # 
// (!\inst11|ALUOp[0]~3_combout  & (((\multiplexer_DRSrc|out[6]~62_combout ))))

	.dataa(\inst21|ShiftLeft1~55_combout ),
	.datab(\inst21|ShiftRight1~26_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\multiplexer_DRSrc|out[6]~62_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~63 .lut_mask = 16'hCFA0;
defparam \multiplexer_DRSrc|out[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneive_lcell_comb \multiplexer_DRSrc|out[6]~67 (
// Equation(s):
// \multiplexer_DRSrc|out[6]~67_combout  = (!\inst11|Equal8~1_combout  & ((\inst11|Equal6~1_combout  & ((\multiplexer_DRSrc|out[6]~63_combout ))) # (!\inst11|Equal6~1_combout  & (\multiplexer_DRSrc|out[6]~66_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst11|Equal8~1_combout ),
	.datac(\multiplexer_DRSrc|out[6]~66_combout ),
	.datad(\multiplexer_DRSrc|out[6]~63_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[6]~67 .lut_mask = 16'h3210;
defparam \multiplexer_DRSrc|out[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \DR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[6]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[6] .is_wysiwyg = "true";
defparam \DR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N26
cycloneive_lcell_comb \inst13|r~17 (
// Equation(s):
// \inst13|r~17_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & (\DR|q [6])) # (!\inst11|memToReg~0_combout  & ((\MDR|q [6])))))

	.dataa(\DR|q [6]),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\reset~input_o ),
	.datad(\MDR|q [6]),
	.cin(gnd),
	.combout(\inst13|r~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~17 .lut_mask = 16'h0B08;
defparam \inst13|r~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N9
dffeas \inst13|r[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][6] .is_wysiwyg = "true";
defparam \inst13|r[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneive_lcell_comb \inst13|Mux9~0 (
// Equation(s):
// \inst13|Mux9~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][6]~q )) # (!\IR|q [12] & ((\inst13|r[4][6]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][6]~q ),
	.datad(\inst13|r[4][6]~q ),
	.cin(gnd),
	.combout(\inst13|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux9~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
cycloneive_lcell_comb \inst13|Mux9~1 (
// Equation(s):
// \inst13|Mux9~1_combout  = (\IR|q [11] & ((\inst13|Mux9~0_combout  & (\inst13|r[7][6]~q )) # (!\inst13|Mux9~0_combout  & ((\inst13|r[5][6]~q ))))) # (!\IR|q [11] & (((\inst13|Mux9~0_combout ))))

	.dataa(\inst13|r[7][6]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][6]~q ),
	.datad(\inst13|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux9~1 .lut_mask = 16'hBBC0;
defparam \inst13|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N16
cycloneive_lcell_comb \inst13|Mux9~2 (
// Equation(s):
// \inst13|Mux9~2_combout  = (\IR|q [11] & ((\inst13|r[1][6]~q ) # ((\IR|q [12])))) # (!\IR|q [11] & (((\inst13|r[0][6]~q  & !\IR|q [12]))))

	.dataa(\inst13|r[1][6]~q ),
	.datab(\inst13|r[0][6]~q ),
	.datac(\IR|q [11]),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux9~2 .lut_mask = 16'hF0AC;
defparam \inst13|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N22
cycloneive_lcell_comb \inst13|Mux9~3 (
// Equation(s):
// \inst13|Mux9~3_combout  = (\IR|q [12] & ((\inst13|Mux9~2_combout  & (\inst13|r[3][6]~q )) # (!\inst13|Mux9~2_combout  & ((\inst13|r[2][6]~q ))))) # (!\IR|q [12] & (((\inst13|Mux9~2_combout ))))

	.dataa(\inst13|r[3][6]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[2][6]~q ),
	.datad(\inst13|Mux9~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux9~3 .lut_mask = 16'hBBC0;
defparam \inst13|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneive_lcell_comb \inst13|Mux9~4 (
// Equation(s):
// \inst13|Mux9~4_combout  = (\IR|q [13] & (\inst13|Mux9~1_combout )) # (!\IR|q [13] & ((\inst13|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\IR|q [13]),
	.datac(\inst13|Mux9~1_combout ),
	.datad(\inst13|Mux9~3_combout ),
	.cin(gnd),
	.combout(\inst13|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux9~4 .lut_mask = 16'hF3C0;
defparam \inst13|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N19
dffeas \AR|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[6] .is_wysiwyg = "true";
defparam \AR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneive_lcell_comb \IR|q~4 (
// Equation(s):
// \IR|q~4_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~4 .lut_mask = 16'hFFF0;
defparam \IR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N11
dffeas \IR|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[7] .is_wysiwyg = "true";
defparam \IR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneive_lcell_comb \inst11|Equal8~0 (
// Equation(s):
// \inst11|Equal8~0_combout  = (\IR|q [7] & (\inst11|Equal6~0_combout  & (!\IR|q [5] & \IR|q [6])))

	.dataa(\IR|q [7]),
	.datab(\inst11|Equal6~0_combout ),
	.datac(\IR|q [5]),
	.datad(\IR|q [6]),
	.cin(gnd),
	.combout(\inst11|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal8~0 .lut_mask = 16'h0800;
defparam \inst11|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \externalInput[0]~input (
	.i(externalInput[0]),
	.ibar(gnd),
	.o(\externalInput[0]~input_o ));
// synopsys translate_off
defparam \externalInput[0]~input .bus_hold = "false";
defparam \externalInput[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cycloneive_lcell_comb \MDR|q~16 (
// Equation(s):
// \MDR|q~16_combout  = (\IR|q [4] & (((\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\IR|q [4] & ((\inst11|Equal8~0_combout  & ((\externalInput[0]~input_o ))) # (!\inst11|Equal8~0_combout  & 
// (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\IR|q [4]),
	.datab(\inst11|Equal8~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\externalInput[0]~input_o ),
	.cin(gnd),
	.combout(\MDR|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|q~16 .lut_mask = 16'hF4B0;
defparam \MDR|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N29
dffeas \MDR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MDR|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\MDR|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|q[0] .is_wysiwyg = "true";
defparam \MDR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \inst19|Mux19~1 (
// Equation(s):
// \inst19|Mux19~1_combout  = (!\inst11|ALUOp[1]~4_combout  & ((\inst11|ALUOp[0]~3_combout  & ((\inst19|Add1~0_combout ))) # (!\inst11|ALUOp[0]~3_combout  & (\inst19|Add2~0_combout ))))

	.dataa(\inst19|Add2~0_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst19|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst19|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux19~1 .lut_mask = 16'h3202;
defparam \inst19|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \inst19|Mux19~0 (
// Equation(s):
// \inst19|Mux19~0_combout  = (\inst19|Mux4~0_combout  & ((\multiplexer_ALUSrcAR|out[0]~15_combout  & ((\multiplexer_ALUSrcBR|out[0]~15_combout ) # (!\inst11|ALUOp[0]~3_combout ))) # (!\multiplexer_ALUSrcAR|out[0]~15_combout  & (!\inst11|ALUOp[0]~3_combout  
// & \multiplexer_ALUSrcBR|out[0]~15_combout ))))

	.dataa(\inst19|Mux4~0_combout ),
	.datab(\multiplexer_ALUSrcAR|out[0]~15_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.cin(gnd),
	.combout(\inst19|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Mux19~0 .lut_mask = 16'h8A08;
defparam \inst19|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~98 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~98_combout  = (\inst11|ALUOp[0]~3_combout  & (((\multiplexer_ALUSrcBR|out[0]~15_combout  & \inst21|ShiftRight1~9_combout )))) # (!\inst11|ALUOp[0]~3_combout  & (\inst21|ShiftLeft0~67_combout ))

	.dataa(\inst21|ShiftLeft0~67_combout ),
	.datab(\multiplexer_ALUSrcBR|out[0]~15_combout ),
	.datac(\inst11|ALUOp[0]~3_combout ),
	.datad(\inst21|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~98 .lut_mask = 16'hCA0A;
defparam \multiplexer_DRSrc|out[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~99 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~99_combout  = (\SZCVSrc|out[3]~9_combout  & ((\inst11|ALUOp[1]~4_combout  & ((\inst21|ShiftRight1~43_combout ))) # (!\inst11|ALUOp[1]~4_combout  & (\multiplexer_DRSrc|out[0]~98_combout ))))

	.dataa(\multiplexer_DRSrc|out[0]~98_combout ),
	.datab(\inst11|ALUOp[1]~4_combout ),
	.datac(\inst21|ShiftRight1~43_combout ),
	.datad(\SZCVSrc|out[3]~9_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~99 .lut_mask = 16'hE200;
defparam \multiplexer_DRSrc|out[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \multiplexer_DRSrc|out[0]~100 (
// Equation(s):
// \multiplexer_DRSrc|out[0]~100_combout  = (\multiplexer_DRSrc|out[0]~99_combout ) # ((!\inst11|Equal6~1_combout  & ((\inst19|Mux19~1_combout ) # (\inst19|Mux19~0_combout ))))

	.dataa(\inst11|Equal6~1_combout ),
	.datab(\inst19|Mux19~1_combout ),
	.datac(\inst19|Mux19~0_combout ),
	.datad(\multiplexer_DRSrc|out[0]~99_combout ),
	.cin(gnd),
	.combout(\multiplexer_DRSrc|out[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_DRSrc|out[0]~100 .lut_mask = 16'hFF54;
defparam \multiplexer_DRSrc|out[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \DR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\multiplexer_DRSrc|out[0]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR|q[0] .is_wysiwyg = "true";
defparam \DR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneive_lcell_comb \multiplexer_memToReg|out[0]~15 (
// Equation(s):
// \multiplexer_memToReg|out[0]~15_combout  = (\inst11|memToReg~0_combout  & ((\DR|q [0]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [0]))

	.dataa(gnd),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [0]),
	.datad(\DR|q [0]),
	.cin(gnd),
	.combout(\multiplexer_memToReg|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_memToReg|out[0]~15 .lut_mask = 16'hFC30;
defparam \multiplexer_memToReg|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \PC|q~16 (
// Equation(s):
// \PC|q~16_combout  = (\inst11|branch~3_combout  & (\multiplexer_memToReg|out[0]~15_combout )) # (!\inst11|branch~3_combout  & ((\inst18|pc_post[0]~0_combout )))

	.dataa(gnd),
	.datab(\multiplexer_memToReg|out[0]~15_combout ),
	.datac(\inst11|branch~3_combout ),
	.datad(\inst18|pc_post[0]~0_combout ),
	.cin(gnd),
	.combout(\PC|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q~16 .lut_mask = 16'hCFC0;
defparam \PC|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \PC|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[0] .is_wysiwyg = "true";
defparam \PC|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \multiplexer_addressSrc|out[0]~0 (
// Equation(s):
// \multiplexer_addressSrc|out[0]~0_combout  = (\inst10|p4_master~q  & ((\DR|q [0]))) # (!\inst10|p4_master~q  & (\PC|q [0]))

	.dataa(\PC|q [0]),
	.datab(\DR|q [0]),
	.datac(\inst10|p4_master~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer_addressSrc|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer_addressSrc|out[0]~0 .lut_mask = 16'hCACA;
defparam \multiplexer_addressSrc|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \IR|q~7 (
// Equation(s):
// \IR|q~7_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~7 .lut_mask = 16'h00F0;
defparam \IR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \IR|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[13] .is_wysiwyg = "true";
defparam \IR|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N0
cycloneive_lcell_comb \inst13|Mux11~2 (
// Equation(s):
// \inst13|Mux11~2_combout  = (\IR|q [11] & (((\inst13|r[1][4]~q ) # (\IR|q [12])))) # (!\IR|q [11] & (\inst13|r[0][4]~q  & ((!\IR|q [12]))))

	.dataa(\inst13|r[0][4]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[1][4]~q ),
	.datad(\IR|q [12]),
	.cin(gnd),
	.combout(\inst13|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux11~2 .lut_mask = 16'hCCE2;
defparam \inst13|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N14
cycloneive_lcell_comb \inst13|Mux11~3 (
// Equation(s):
// \inst13|Mux11~3_combout  = (\IR|q [12] & ((\inst13|Mux11~2_combout  & (\inst13|r[3][4]~q )) # (!\inst13|Mux11~2_combout  & ((\inst13|r[2][4]~q ))))) # (!\IR|q [12] & (((\inst13|Mux11~2_combout ))))

	.dataa(\inst13|r[3][4]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[2][4]~q ),
	.datad(\inst13|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux11~3 .lut_mask = 16'hBBC0;
defparam \inst13|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneive_lcell_comb \inst13|Mux11~0 (
// Equation(s):
// \inst13|Mux11~0_combout  = (\IR|q [11] & (\IR|q [12])) # (!\IR|q [11] & ((\IR|q [12] & (\inst13|r[6][4]~q )) # (!\IR|q [12] & ((\inst13|r[4][4]~q )))))

	.dataa(\IR|q [11]),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][4]~q ),
	.datad(\inst13|r[4][4]~q ),
	.cin(gnd),
	.combout(\inst13|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux11~0 .lut_mask = 16'hD9C8;
defparam \inst13|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cycloneive_lcell_comb \inst13|Mux11~1 (
// Equation(s):
// \inst13|Mux11~1_combout  = (\inst13|Mux11~0_combout  & ((\inst13|r[7][4]~q ) # ((!\IR|q [11])))) # (!\inst13|Mux11~0_combout  & (((\inst13|r[5][4]~q  & \IR|q [11]))))

	.dataa(\inst13|r[7][4]~q ),
	.datab(\inst13|Mux11~0_combout ),
	.datac(\inst13|r[5][4]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux11~1 .lut_mask = 16'hB8CC;
defparam \inst13|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cycloneive_lcell_comb \inst13|Mux11~4 (
// Equation(s):
// \inst13|Mux11~4_combout  = (\IR|q [13] & ((\inst13|Mux11~1_combout ))) # (!\IR|q [13] & (\inst13|Mux11~3_combout ))

	.dataa(\IR|q [13]),
	.datab(\inst13|Mux11~3_combout ),
	.datac(\inst13|Mux11~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux11~4 .lut_mask = 16'hE4E4;
defparam \inst13|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \AR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[4] .is_wysiwyg = "true";
defparam \AR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \IR|q~8 (
// Equation(s):
// \IR|q~8_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~8 .lut_mask = 16'h00F0;
defparam \IR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \IR|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[4] .is_wysiwyg = "true";
defparam \IR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneive_lcell_comb \inst11|memToReg~0 (
// Equation(s):
// \inst11|memToReg~0_combout  = (\IR|q [4] & ((\IR|q [14]) # ((\IR|q [15])))) # (!\IR|q [4] & (!\inst11|Equal8~0_combout  & ((\IR|q [14]) # (\IR|q [15]))))

	.dataa(\IR|q [4]),
	.datab(\IR|q [14]),
	.datac(\inst11|Equal8~0_combout ),
	.datad(\IR|q [15]),
	.cin(gnd),
	.combout(\inst11|memToReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|memToReg~0 .lut_mask = 16'hAF8C;
defparam \inst11|memToReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \inst13|r~23 (
// Equation(s):
// \inst13|r~23_combout  = (!\reset~input_o  & ((\inst11|memToReg~0_combout  & ((\DR|q [0]))) # (!\inst11|memToReg~0_combout  & (\MDR|q [0]))))

	.dataa(\reset~input_o ),
	.datab(\inst11|memToReg~0_combout ),
	.datac(\MDR|q [0]),
	.datad(\DR|q [0]),
	.cin(gnd),
	.combout(\inst13|r~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|r~23 .lut_mask = 16'h5410;
defparam \inst13|r~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N23
dffeas \inst13|r[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst13|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|r[7][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|r[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|r[7][0] .is_wysiwyg = "true";
defparam \inst13|r[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneive_lcell_comb \inst13|Mux15~0 (
// Equation(s):
// \inst13|Mux15~0_combout  = (\IR|q [12] & (((\inst13|r[6][0]~q ) # (\IR|q [11])))) # (!\IR|q [12] & (\inst13|r[4][0]~q  & ((!\IR|q [11]))))

	.dataa(\inst13|r[4][0]~q ),
	.datab(\IR|q [12]),
	.datac(\inst13|r[6][0]~q ),
	.datad(\IR|q [11]),
	.cin(gnd),
	.combout(\inst13|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux15~0 .lut_mask = 16'hCCE2;
defparam \inst13|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneive_lcell_comb \inst13|Mux15~1 (
// Equation(s):
// \inst13|Mux15~1_combout  = (\IR|q [11] & ((\inst13|Mux15~0_combout  & (\inst13|r[7][0]~q )) # (!\inst13|Mux15~0_combout  & ((\inst13|r[5][0]~q ))))) # (!\IR|q [11] & (((\inst13|Mux15~0_combout ))))

	.dataa(\inst13|r[7][0]~q ),
	.datab(\IR|q [11]),
	.datac(\inst13|r[5][0]~q ),
	.datad(\inst13|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst13|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux15~1 .lut_mask = 16'hBBC0;
defparam \inst13|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneive_lcell_comb \inst13|Mux15~2 (
// Equation(s):
// \inst13|Mux15~2_combout  = (\IR|q [11] & ((\inst13|r[1][0]~q ) # ((\IR|q [12])))) # (!\IR|q [11] & (((!\IR|q [12] & \inst13|r[0][0]~q ))))

	.dataa(\IR|q [11]),
	.datab(\inst13|r[1][0]~q ),
	.datac(\IR|q [12]),
	.datad(\inst13|r[0][0]~q ),
	.cin(gnd),
	.combout(\inst13|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux15~2 .lut_mask = 16'hADA8;
defparam \inst13|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneive_lcell_comb \inst13|Mux15~3 (
// Equation(s):
// \inst13|Mux15~3_combout  = (\IR|q [12] & ((\inst13|Mux15~2_combout  & (\inst13|r[3][0]~q )) # (!\inst13|Mux15~2_combout  & ((\inst13|r[2][0]~q ))))) # (!\IR|q [12] & (((\inst13|Mux15~2_combout ))))

	.dataa(\IR|q [12]),
	.datab(\inst13|r[3][0]~q ),
	.datac(\inst13|r[2][0]~q ),
	.datad(\inst13|Mux15~2_combout ),
	.cin(gnd),
	.combout(\inst13|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux15~3 .lut_mask = 16'hDDA0;
defparam \inst13|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneive_lcell_comb \inst13|Mux15~4 (
// Equation(s):
// \inst13|Mux15~4_combout  = (\IR|q [13] & (\inst13|Mux15~1_combout )) # (!\IR|q [13] & ((\inst13|Mux15~3_combout )))

	.dataa(\inst13|Mux15~1_combout ),
	.datab(\inst13|Mux15~3_combout ),
	.datac(gnd),
	.datad(\IR|q [13]),
	.cin(gnd),
	.combout(\inst13|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux15~4 .lut_mask = 16'hAACC;
defparam \inst13|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N3
dffeas \AR|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst13|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR|q[0] .is_wysiwyg = "true";
defparam \AR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF3C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hA8A8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h1200;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 .lut_mask = 16'hF2F0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0FFF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h3002;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 .lut_mask = 16'hF7FF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 16'h1222;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h2AAA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N31
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h20A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 16'hFAF8;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h20A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0E02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h2180;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0B08;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hFE0E;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hA0A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h1331;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h00B0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h2230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h2230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h3222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h3022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 .lut_mask = 16'hCDCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h491B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h222E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h83BC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h4F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0C6E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h480C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h1820;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hEF44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \IR|q~2 (
// Equation(s):
// \IR|q~2_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]) # (\reset~input_o )

	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~2 .lut_mask = 16'hFFCC;
defparam \IR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \IR|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[14] .is_wysiwyg = "true";
defparam \IR|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneive_lcell_comb \inst4~0 (
// Equation(s):
// \inst4~0_combout  = (\inst11|systemRunning~q  & (!\IR|q [15] & (\inst10|p4_master~q  & \IR|q [14])))

	.dataa(\inst11|systemRunning~q ),
	.datab(\IR|q [15]),
	.datac(\inst10|p4_master~q ),
	.datad(\IR|q [14]),
	.cin(gnd),
	.combout(\inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4~0 .lut_mask = 16'h2000;
defparam \inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneive_lcell_comb \IR|q~0 (
// Equation(s):
// \IR|q~0_combout  = (\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (\reset~input_o )

	.dataa(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\IR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR|q~0 .lut_mask = 16'hFFAA;
defparam \IR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N7
dffeas \IR|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR|q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|q[15] .is_wysiwyg = "true";
defparam \IR|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \inst11|Equal8~1 (
// Equation(s):
// \inst11|Equal8~1_combout  = (\IR|q [15] & (\IR|q [14] & (\IR|q [6] & \IR|q [7])))

	.dataa(\IR|q [15]),
	.datab(\IR|q [14]),
	.datac(\IR|q [6]),
	.datad(\IR|q [7]),
	.cin(gnd),
	.combout(\inst11|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal8~1 .lut_mask = 16'h8000;
defparam \inst11|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneive_lcell_comb \inst11|always0~0 (
// Equation(s):
// \inst11|always0~0_combout  = (\IR|q [4] & (\IR|q [5] & ((\inst10|p5_slave~q )))) # (!\IR|q [4] & (!\IR|q [5] & (\inst10|p3_slave~q )))

	.dataa(\IR|q [4]),
	.datab(\IR|q [5]),
	.datac(\inst10|p3_slave~q ),
	.datad(\inst10|p5_slave~q ),
	.cin(gnd),
	.combout(\inst11|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|always0~0 .lut_mask = 16'h9810;
defparam \inst11|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \inst11|always0~1 (
// Equation(s):
// \inst11|always0~1_combout  = (\inst11|Equal8~1_combout  & (\inst11|systemRunning~q  & \inst11|always0~0_combout ))

	.dataa(\inst11|Equal8~1_combout ),
	.datab(\inst11|systemRunning~q ),
	.datac(gnd),
	.datad(\inst11|always0~0_combout ),
	.cin(gnd),
	.combout(\inst11|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|always0~1 .lut_mask = 16'h8800;
defparam \inst11|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N1
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \inst11|exec_pre~2 (
// Equation(s):
// \inst11|exec_pre~2_combout  = ((\reset~input_o ) # ((!\inst11|Equal8~1_combout ) # (!\inst11|always0~0_combout ))) # (!\inst11|systemRunning~q )

	.dataa(\inst11|systemRunning~q ),
	.datab(\reset~input_o ),
	.datac(\inst11|always0~0_combout ),
	.datad(\inst11|Equal8~1_combout ),
	.cin(gnd),
	.combout(\inst11|exec_pre~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|exec_pre~2 .lut_mask = 16'hDFFF;
defparam \inst11|exec_pre~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \inst11|exec_pre (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exec~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|exec_pre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|exec_pre .is_wysiwyg = "true";
defparam \inst11|exec_pre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneive_lcell_comb \inst11|systemRunning~0 (
// Equation(s):
// \inst11|systemRunning~0_combout  = (\exec~input_o  & \inst11|exec_pre~q )

	.dataa(\exec~input_o ),
	.datab(gnd),
	.datac(\inst11|exec_pre~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|systemRunning~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|systemRunning~0 .lut_mask = 16'hA0A0;
defparam \inst11|systemRunning~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \inst11|Add0~0 (
// Equation(s):
// \inst11|Add0~0_combout  = \inst11|counter [0] $ (VCC)
// \inst11|Add0~1  = CARRY(\inst11|counter [0])

	.dataa(\inst11|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|Add0~0_combout ),
	.cout(\inst11|Add0~1 ));
// synopsys translate_off
defparam \inst11|Add0~0 .lut_mask = 16'h55AA;
defparam \inst11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \inst11|counter~19 (
// Equation(s):
// \inst11|counter~19_combout  = (\inst11|Equal0~4_combout  & (\exec~input_o  $ (((\inst11|exec_pre~q ))))) # (!\inst11|Equal0~4_combout  & (\inst11|Add0~0_combout  & (\exec~input_o  $ (!\inst11|exec_pre~q ))))

	.dataa(\exec~input_o ),
	.datab(\inst11|Add0~0_combout ),
	.datac(\inst11|exec_pre~q ),
	.datad(\inst11|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst11|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~19 .lut_mask = 16'h5A84;
defparam \inst11|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \inst11|counter~18 (
// Equation(s):
// \inst11|counter~18_combout  = (\inst11|always0~1_combout  & ((\inst11|counter [0]))) # (!\inst11|always0~1_combout  & (\inst11|counter~19_combout ))

	.dataa(\inst11|always0~1_combout ),
	.datab(\inst11|counter~19_combout ),
	.datac(\inst11|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~18 .lut_mask = 16'hE4E4;
defparam \inst11|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \inst11|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[0] .is_wysiwyg = "true";
defparam \inst11|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \inst11|Add0~2 (
// Equation(s):
// \inst11|Add0~2_combout  = (\inst11|counter [1] & (!\inst11|Add0~1 )) # (!\inst11|counter [1] & ((\inst11|Add0~1 ) # (GND)))
// \inst11|Add0~3  = CARRY((!\inst11|Add0~1 ) # (!\inst11|counter [1]))

	.dataa(gnd),
	.datab(\inst11|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~1 ),
	.combout(\inst11|Add0~2_combout ),
	.cout(\inst11|Add0~3 ));
// synopsys translate_off
defparam \inst11|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst11|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \inst11|counter~17 (
// Equation(s):
// \inst11|counter~17_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~2_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst11|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~17 .lut_mask = 16'h3300;
defparam \inst11|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \inst11|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[1] .is_wysiwyg = "true";
defparam \inst11|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \inst11|Add0~4 (
// Equation(s):
// \inst11|Add0~4_combout  = (\inst11|counter [2] & (\inst11|Add0~3  $ (GND))) # (!\inst11|counter [2] & (!\inst11|Add0~3  & VCC))
// \inst11|Add0~5  = CARRY((\inst11|counter [2] & !\inst11|Add0~3 ))

	.dataa(\inst11|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~3 ),
	.combout(\inst11|Add0~4_combout ),
	.cout(\inst11|Add0~5 ));
// synopsys translate_off
defparam \inst11|Add0~4 .lut_mask = 16'hA50A;
defparam \inst11|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \inst11|counter~16 (
// Equation(s):
// \inst11|counter~16_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~4_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst11|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~16 .lut_mask = 16'h3300;
defparam \inst11|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N13
dffeas \inst11|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[2] .is_wysiwyg = "true";
defparam \inst11|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb \inst11|Add0~6 (
// Equation(s):
// \inst11|Add0~6_combout  = (\inst11|counter [3] & (!\inst11|Add0~5 )) # (!\inst11|counter [3] & ((\inst11|Add0~5 ) # (GND)))
// \inst11|Add0~7  = CARRY((!\inst11|Add0~5 ) # (!\inst11|counter [3]))

	.dataa(\inst11|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~5 ),
	.combout(\inst11|Add0~6_combout ),
	.cout(\inst11|Add0~7 ));
// synopsys translate_off
defparam \inst11|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst11|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \inst11|counter~15 (
// Equation(s):
// \inst11|counter~15_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~6_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(\inst11|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~15 .lut_mask = 16'h3030;
defparam \inst11|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \inst11|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[3] .is_wysiwyg = "true";
defparam \inst11|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \inst11|Equal0~3 (
// Equation(s):
// \inst11|Equal0~3_combout  = (!\inst11|counter [1] & (!\inst11|counter [3] & (!\inst11|counter [0] & !\inst11|counter [2])))

	.dataa(\inst11|counter [1]),
	.datab(\inst11|counter [3]),
	.datac(\inst11|counter [0]),
	.datad(\inst11|counter [2]),
	.cin(gnd),
	.combout(\inst11|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal0~3 .lut_mask = 16'h0001;
defparam \inst11|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \inst11|Add0~8 (
// Equation(s):
// \inst11|Add0~8_combout  = (\inst11|counter [4] & (\inst11|Add0~7  $ (GND))) # (!\inst11|counter [4] & (!\inst11|Add0~7  & VCC))
// \inst11|Add0~9  = CARRY((\inst11|counter [4] & !\inst11|Add0~7 ))

	.dataa(\inst11|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~7 ),
	.combout(\inst11|Add0~8_combout ),
	.cout(\inst11|Add0~9 ));
// synopsys translate_off
defparam \inst11|Add0~8 .lut_mask = 16'hA50A;
defparam \inst11|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \inst11|counter~6 (
// Equation(s):
// \inst11|counter~6_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~8_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst11|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~6 .lut_mask = 16'h3300;
defparam \inst11|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \inst11|counter[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[4] .is_wysiwyg = "true";
defparam \inst11|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \inst11|Add0~10 (
// Equation(s):
// \inst11|Add0~10_combout  = (\inst11|counter [5] & (!\inst11|Add0~9 )) # (!\inst11|counter [5] & ((\inst11|Add0~9 ) # (GND)))
// \inst11|Add0~11  = CARRY((!\inst11|Add0~9 ) # (!\inst11|counter [5]))

	.dataa(\inst11|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~9 ),
	.combout(\inst11|Add0~10_combout ),
	.cout(\inst11|Add0~11 ));
// synopsys translate_off
defparam \inst11|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst11|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \inst11|counter~5 (
// Equation(s):
// \inst11|counter~5_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~10_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst11|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~5 .lut_mask = 16'h3300;
defparam \inst11|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \inst11|counter[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[5] .is_wysiwyg = "true";
defparam \inst11|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \inst11|Add0~12 (
// Equation(s):
// \inst11|Add0~12_combout  = (\inst11|counter [6] & (\inst11|Add0~11  $ (GND))) # (!\inst11|counter [6] & (!\inst11|Add0~11  & VCC))
// \inst11|Add0~13  = CARRY((\inst11|counter [6] & !\inst11|Add0~11 ))

	.dataa(\inst11|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~11 ),
	.combout(\inst11|Add0~12_combout ),
	.cout(\inst11|Add0~13 ));
// synopsys translate_off
defparam \inst11|Add0~12 .lut_mask = 16'hA50A;
defparam \inst11|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \inst11|counter~4 (
// Equation(s):
// \inst11|counter~4_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~12_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst11|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~4 .lut_mask = 16'h3300;
defparam \inst11|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \inst11|counter[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[6] .is_wysiwyg = "true";
defparam \inst11|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \inst11|Add0~14 (
// Equation(s):
// \inst11|Add0~14_combout  = (\inst11|counter [7] & (!\inst11|Add0~13 )) # (!\inst11|counter [7] & ((\inst11|Add0~13 ) # (GND)))
// \inst11|Add0~15  = CARRY((!\inst11|Add0~13 ) # (!\inst11|counter [7]))

	.dataa(gnd),
	.datab(\inst11|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~13 ),
	.combout(\inst11|Add0~14_combout ),
	.cout(\inst11|Add0~15 ));
// synopsys translate_off
defparam \inst11|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst11|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \inst11|counter~3 (
// Equation(s):
// \inst11|counter~3_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~14_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst11|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~3 .lut_mask = 16'h3300;
defparam \inst11|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \inst11|counter[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[7] .is_wysiwyg = "true";
defparam \inst11|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \inst11|Add0~16 (
// Equation(s):
// \inst11|Add0~16_combout  = (\inst11|counter [8] & (\inst11|Add0~15  $ (GND))) # (!\inst11|counter [8] & (!\inst11|Add0~15  & VCC))
// \inst11|Add0~17  = CARRY((\inst11|counter [8] & !\inst11|Add0~15 ))

	.dataa(gnd),
	.datab(\inst11|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~15 ),
	.combout(\inst11|Add0~16_combout ),
	.cout(\inst11|Add0~17 ));
// synopsys translate_off
defparam \inst11|Add0~16 .lut_mask = 16'hC30C;
defparam \inst11|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \inst11|counter~7 (
// Equation(s):
// \inst11|counter~7_combout  = (\inst11|Add0~16_combout  & !\inst11|counter[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|Add0~16_combout ),
	.datad(\inst11|counter[14]~2_combout ),
	.cin(gnd),
	.combout(\inst11|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~7 .lut_mask = 16'h00F0;
defparam \inst11|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \inst11|counter[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[8] .is_wysiwyg = "true";
defparam \inst11|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \inst11|Add0~18 (
// Equation(s):
// \inst11|Add0~18_combout  = (\inst11|counter [9] & (!\inst11|Add0~17 )) # (!\inst11|counter [9] & ((\inst11|Add0~17 ) # (GND)))
// \inst11|Add0~19  = CARRY((!\inst11|Add0~17 ) # (!\inst11|counter [9]))

	.dataa(\inst11|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~17 ),
	.combout(\inst11|Add0~18_combout ),
	.cout(\inst11|Add0~19 ));
// synopsys translate_off
defparam \inst11|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst11|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \inst11|counter~8 (
// Equation(s):
// \inst11|counter~8_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~18_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst11|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~8 .lut_mask = 16'h3300;
defparam \inst11|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \inst11|counter[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[9] .is_wysiwyg = "true";
defparam \inst11|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \inst11|Add0~20 (
// Equation(s):
// \inst11|Add0~20_combout  = (\inst11|counter [10] & (\inst11|Add0~19  $ (GND))) # (!\inst11|counter [10] & (!\inst11|Add0~19  & VCC))
// \inst11|Add0~21  = CARRY((\inst11|counter [10] & !\inst11|Add0~19 ))

	.dataa(gnd),
	.datab(\inst11|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~19 ),
	.combout(\inst11|Add0~20_combout ),
	.cout(\inst11|Add0~21 ));
// synopsys translate_off
defparam \inst11|Add0~20 .lut_mask = 16'hC30C;
defparam \inst11|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb \inst11|Add0~22 (
// Equation(s):
// \inst11|Add0~22_combout  = (\inst11|counter [11] & (!\inst11|Add0~21 )) # (!\inst11|counter [11] & ((\inst11|Add0~21 ) # (GND)))
// \inst11|Add0~23  = CARRY((!\inst11|Add0~21 ) # (!\inst11|counter [11]))

	.dataa(gnd),
	.datab(\inst11|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~21 ),
	.combout(\inst11|Add0~22_combout ),
	.cout(\inst11|Add0~23 ));
// synopsys translate_off
defparam \inst11|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst11|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \inst11|counter~10 (
// Equation(s):
// \inst11|counter~10_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~22_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst11|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~10 .lut_mask = 16'h3300;
defparam \inst11|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \inst11|counter[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[11] .is_wysiwyg = "true";
defparam \inst11|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \inst11|Add0~24 (
// Equation(s):
// \inst11|Add0~24_combout  = (\inst11|counter [12] & (\inst11|Add0~23  $ (GND))) # (!\inst11|counter [12] & (!\inst11|Add0~23  & VCC))
// \inst11|Add0~25  = CARRY((\inst11|counter [12] & !\inst11|Add0~23 ))

	.dataa(gnd),
	.datab(\inst11|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~23 ),
	.combout(\inst11|Add0~24_combout ),
	.cout(\inst11|Add0~25 ));
// synopsys translate_off
defparam \inst11|Add0~24 .lut_mask = 16'hC30C;
defparam \inst11|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \inst11|counter~11 (
// Equation(s):
// \inst11|counter~11_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~24_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst11|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~11 .lut_mask = 16'h3300;
defparam \inst11|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \inst11|counter[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[12] .is_wysiwyg = "true";
defparam \inst11|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \inst11|Add0~26 (
// Equation(s):
// \inst11|Add0~26_combout  = (\inst11|counter [13] & (!\inst11|Add0~25 )) # (!\inst11|counter [13] & ((\inst11|Add0~25 ) # (GND)))
// \inst11|Add0~27  = CARRY((!\inst11|Add0~25 ) # (!\inst11|counter [13]))

	.dataa(\inst11|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~25 ),
	.combout(\inst11|Add0~26_combout ),
	.cout(\inst11|Add0~27 ));
// synopsys translate_off
defparam \inst11|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst11|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \inst11|counter~12 (
// Equation(s):
// \inst11|counter~12_combout  = (\inst11|Add0~26_combout  & !\inst11|counter[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|Add0~26_combout ),
	.datad(\inst11|counter[14]~2_combout ),
	.cin(gnd),
	.combout(\inst11|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~12 .lut_mask = 16'h00F0;
defparam \inst11|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \inst11|counter[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[13] .is_wysiwyg = "true";
defparam \inst11|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \inst11|Add0~28 (
// Equation(s):
// \inst11|Add0~28_combout  = (\inst11|counter [14] & (\inst11|Add0~27  $ (GND))) # (!\inst11|counter [14] & (!\inst11|Add0~27  & VCC))
// \inst11|Add0~29  = CARRY((\inst11|counter [14] & !\inst11|Add0~27 ))

	.dataa(gnd),
	.datab(\inst11|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|Add0~27 ),
	.combout(\inst11|Add0~28_combout ),
	.cout(\inst11|Add0~29 ));
// synopsys translate_off
defparam \inst11|Add0~28 .lut_mask = 16'hC30C;
defparam \inst11|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \inst11|counter~13 (
// Equation(s):
// \inst11|counter~13_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~28_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst11|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~13 .lut_mask = 16'h3300;
defparam \inst11|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \inst11|counter[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[14] .is_wysiwyg = "true";
defparam \inst11|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \inst11|Add0~30 (
// Equation(s):
// \inst11|Add0~30_combout  = \inst11|Add0~29  $ (\inst11|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|counter [15]),
	.cin(\inst11|Add0~29 ),
	.combout(\inst11|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Add0~30 .lut_mask = 16'h0FF0;
defparam \inst11|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \inst11|counter~14 (
// Equation(s):
// \inst11|counter~14_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~30_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst11|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~14 .lut_mask = 16'h3300;
defparam \inst11|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \inst11|counter[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[15] .is_wysiwyg = "true";
defparam \inst11|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \inst11|Equal0~2 (
// Equation(s):
// \inst11|Equal0~2_combout  = (!\inst11|counter [12] & (!\inst11|counter [14] & (!\inst11|counter [13] & !\inst11|counter [15])))

	.dataa(\inst11|counter [12]),
	.datab(\inst11|counter [14]),
	.datac(\inst11|counter [13]),
	.datad(\inst11|counter [15]),
	.cin(gnd),
	.combout(\inst11|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal0~2 .lut_mask = 16'h0001;
defparam \inst11|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \inst11|Equal0~0 (
// Equation(s):
// \inst11|Equal0~0_combout  = (!\inst11|counter [5] & (!\inst11|counter [7] & (!\inst11|counter [6] & !\inst11|counter [4])))

	.dataa(\inst11|counter [5]),
	.datab(\inst11|counter [7]),
	.datac(\inst11|counter [6]),
	.datad(\inst11|counter [4]),
	.cin(gnd),
	.combout(\inst11|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal0~0 .lut_mask = 16'h0001;
defparam \inst11|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \inst11|Equal0~4 (
// Equation(s):
// \inst11|Equal0~4_combout  = (\inst11|Equal0~1_combout  & (\inst11|Equal0~3_combout  & (\inst11|Equal0~2_combout  & \inst11|Equal0~0_combout )))

	.dataa(\inst11|Equal0~1_combout ),
	.datab(\inst11|Equal0~3_combout ),
	.datac(\inst11|Equal0~2_combout ),
	.datad(\inst11|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst11|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal0~4 .lut_mask = 16'h8000;
defparam \inst11|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneive_lcell_comb \inst11|always0~2 (
// Equation(s):
// \inst11|always0~2_combout  = \exec~input_o  $ (\inst11|exec_pre~q )

	.dataa(\exec~input_o ),
	.datab(gnd),
	.datac(\inst11|exec_pre~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|always0~2 .lut_mask = 16'h5A5A;
defparam \inst11|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \inst11|counter[14]~2 (
// Equation(s):
// \inst11|counter[14]~2_combout  = (\inst11|Equal0~4_combout ) # ((\inst11|Equal1~1_combout ) # ((\reset~input_o ) # (\inst11|always0~2_combout )))

	.dataa(\inst11|Equal0~4_combout ),
	.datab(\inst11|Equal1~1_combout ),
	.datac(\reset~input_o ),
	.datad(\inst11|always0~2_combout ),
	.cin(gnd),
	.combout(\inst11|counter[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter[14]~2 .lut_mask = 16'hFFFE;
defparam \inst11|counter[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \inst11|counter~9 (
// Equation(s):
// \inst11|counter~9_combout  = (!\inst11|counter[14]~2_combout  & \inst11|Add0~20_combout )

	.dataa(gnd),
	.datab(\inst11|counter[14]~2_combout ),
	.datac(gnd),
	.datad(\inst11|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst11|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|counter~9 .lut_mask = 16'h3300;
defparam \inst11|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \inst11|counter[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|exec_pre~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|counter[10] .is_wysiwyg = "true";
defparam \inst11|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \inst11|Equal0~1 (
// Equation(s):
// \inst11|Equal0~1_combout  = (!\inst11|counter [10] & (!\inst11|counter [9] & (!\inst11|counter [11] & !\inst11|counter [8])))

	.dataa(\inst11|counter [10]),
	.datab(\inst11|counter [9]),
	.datac(\inst11|counter [11]),
	.datad(\inst11|counter [8]),
	.cin(gnd),
	.combout(\inst11|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal0~1 .lut_mask = 16'h0001;
defparam \inst11|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \inst11|Equal1~0 (
// Equation(s):
// \inst11|Equal1~0_combout  = (\inst11|counter [1] & (\inst11|counter [3] & (\inst11|counter [0] & \inst11|counter [2])))

	.dataa(\inst11|counter [1]),
	.datab(\inst11|counter [3]),
	.datac(\inst11|counter [0]),
	.datad(\inst11|counter [2]),
	.cin(gnd),
	.combout(\inst11|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal1~0 .lut_mask = 16'h8000;
defparam \inst11|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \inst11|Equal1~1 (
// Equation(s):
// \inst11|Equal1~1_combout  = (\inst11|Equal0~1_combout  & (\inst11|Equal1~0_combout  & (\inst11|Equal0~2_combout  & \inst11|Equal0~0_combout )))

	.dataa(\inst11|Equal0~1_combout ),
	.datab(\inst11|Equal1~0_combout ),
	.datac(\inst11|Equal0~2_combout ),
	.datad(\inst11|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst11|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Equal1~1 .lut_mask = 16'h8000;
defparam \inst11|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \inst11|systemRunning~1 (
// Equation(s):
// \inst11|systemRunning~1_combout  = (!\inst11|always0~1_combout  & (\inst11|systemRunning~q  $ (((\inst11|systemRunning~0_combout  & \inst11|Equal1~1_combout )))))

	.dataa(\inst11|always0~1_combout ),
	.datab(\inst11|systemRunning~0_combout ),
	.datac(\inst11|systemRunning~q ),
	.datad(\inst11|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst11|systemRunning~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|systemRunning~1 .lut_mask = 16'h1450;
defparam \inst11|systemRunning~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \inst11|systemRunning (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst11|systemRunning~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|systemRunning~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|systemRunning .is_wysiwyg = "true";
defparam \inst11|systemRunning .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneive_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = (!\inst10|p1_slave~q ) # (!\inst11|systemRunning~q )

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|p1_slave~q ),
	.cin(gnd),
	.combout(\inst12~combout ),
	.cout());
// synopsys translate_off
defparam inst12.lut_mask = 16'h55FF;
defparam inst12.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneive_lcell_comb inst16(
// Equation(s):
// \inst16~combout  = (!\inst11|systemRunning~q ) # (!\inst10|p4_slave~q )

	.dataa(\inst10|p4_slave~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|systemRunning~q ),
	.cin(gnd),
	.combout(\inst16~combout ),
	.cout());
// synopsys translate_off
defparam inst16.lut_mask = 16'h55FF;
defparam inst16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneive_lcell_comb inst17(
// Equation(s):
// \inst17~combout  = (!\inst10|p5_slave~q ) # (!\inst11|systemRunning~q )

	.dataa(\inst11|systemRunning~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|p5_slave~q ),
	.cin(gnd),
	.combout(\inst17~combout ),
	.cout());
// synopsys translate_off
defparam inst17.lut_mask = 16'h55FF;
defparam inst17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneive_lcell_comb \externalOutput|q~0 (
// Equation(s):
// \externalOutput|q~0_combout  = (\AR|q [15] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR|q [15]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~0 .lut_mask = 16'h00F0;
defparam \externalOutput|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \externalOutput|q[7]~1 (
// Equation(s):
// \externalOutput|q[7]~1_combout  = (\reset~input_o ) # ((\IR|q [4] & (\inst15~combout  & \inst11|Equal8~0_combout )))

	.dataa(\IR|q [4]),
	.datab(\inst15~combout ),
	.datac(\reset~input_o ),
	.datad(\inst11|Equal8~0_combout ),
	.cin(gnd),
	.combout(\externalOutput|q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q[7]~1 .lut_mask = 16'hF8F0;
defparam \externalOutput|q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \externalOutput|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[15] .is_wysiwyg = "true";
defparam \externalOutput|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneive_lcell_comb \externalOutput|q~2 (
// Equation(s):
// \externalOutput|q~2_combout  = (\AR|q [14] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [14]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~2 .lut_mask = 16'h00CC;
defparam \externalOutput|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N19
dffeas \externalOutput|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[14] .is_wysiwyg = "true";
defparam \externalOutput|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \externalOutput|q~3 (
// Equation(s):
// \externalOutput|q~3_combout  = (\AR|q [13] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR|q [13]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~3 .lut_mask = 16'h00F0;
defparam \externalOutput|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \externalOutput|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[13] .is_wysiwyg = "true";
defparam \externalOutput|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \externalOutput|q~4 (
// Equation(s):
// \externalOutput|q~4_combout  = (\AR|q [12] & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AR|q [12]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~4 .lut_mask = 16'h00F0;
defparam \externalOutput|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N31
dffeas \externalOutput|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[12] .is_wysiwyg = "true";
defparam \externalOutput|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneive_lcell_comb \externalOutput|q~5 (
// Equation(s):
// \externalOutput|q~5_combout  = (\AR|q [11] & !\reset~input_o )

	.dataa(\AR|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~5 .lut_mask = 16'h00AA;
defparam \externalOutput|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \externalOutput|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[11] .is_wysiwyg = "true";
defparam \externalOutput|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
cycloneive_lcell_comb \externalOutput|q~6 (
// Equation(s):
// \externalOutput|q~6_combout  = (!\reset~input_o  & \AR|q [10])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\AR|q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\externalOutput|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~6 .lut_mask = 16'h3030;
defparam \externalOutput|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \externalOutput|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[10] .is_wysiwyg = "true";
defparam \externalOutput|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \externalOutput|q~7 (
// Equation(s):
// \externalOutput|q~7_combout  = (\AR|q [9] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [9]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~7 .lut_mask = 16'h00CC;
defparam \externalOutput|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \externalOutput|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[9] .is_wysiwyg = "true";
defparam \externalOutput|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
cycloneive_lcell_comb \externalOutput|q~8 (
// Equation(s):
// \externalOutput|q~8_combout  = (\AR|q [8] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [8]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\externalOutput|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~8 .lut_mask = 16'h0C0C;
defparam \externalOutput|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N17
dffeas \externalOutput|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[8] .is_wysiwyg = "true";
defparam \externalOutput|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneive_lcell_comb \externalOutput|q~9 (
// Equation(s):
// \externalOutput|q~9_combout  = (\AR|q [7] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [7]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~9 .lut_mask = 16'h00CC;
defparam \externalOutput|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \externalOutput|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[7] .is_wysiwyg = "true";
defparam \externalOutput|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneive_lcell_comb \externalOutput|q~10 (
// Equation(s):
// \externalOutput|q~10_combout  = (\AR|q [6] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [6]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~10 .lut_mask = 16'h00CC;
defparam \externalOutput|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \externalOutput|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[6] .is_wysiwyg = "true";
defparam \externalOutput|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneive_lcell_comb \externalOutput|q~11 (
// Equation(s):
// \externalOutput|q~11_combout  = (\AR|q [5] & !\reset~input_o )

	.dataa(\AR|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~11 .lut_mask = 16'h00AA;
defparam \externalOutput|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N11
dffeas \externalOutput|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[5] .is_wysiwyg = "true";
defparam \externalOutput|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneive_lcell_comb \externalOutput|q~12 (
// Equation(s):
// \externalOutput|q~12_combout  = (\AR|q [4] & !\reset~input_o )

	.dataa(\AR|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~12 .lut_mask = 16'h00AA;
defparam \externalOutput|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \externalOutput|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[4] .is_wysiwyg = "true";
defparam \externalOutput|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneive_lcell_comb \externalOutput|q~13 (
// Equation(s):
// \externalOutput|q~13_combout  = (!\reset~input_o  & \AR|q [3])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\AR|q [3]),
	.cin(gnd),
	.combout(\externalOutput|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~13 .lut_mask = 16'h5500;
defparam \externalOutput|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N21
dffeas \externalOutput|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[3] .is_wysiwyg = "true";
defparam \externalOutput|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneive_lcell_comb \externalOutput|q~14 (
// Equation(s):
// \externalOutput|q~14_combout  = (\AR|q [2] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [2]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\externalOutput|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~14 .lut_mask = 16'h0C0C;
defparam \externalOutput|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \externalOutput|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[2] .is_wysiwyg = "true";
defparam \externalOutput|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
cycloneive_lcell_comb \externalOutput|q~15 (
// Equation(s):
// \externalOutput|q~15_combout  = (\AR|q [1] & !\reset~input_o )

	.dataa(gnd),
	.datab(\AR|q [1]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\externalOutput|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~15 .lut_mask = 16'h0C0C;
defparam \externalOutput|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N11
dffeas \externalOutput|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[1] .is_wysiwyg = "true";
defparam \externalOutput|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneive_lcell_comb \externalOutput|q~16 (
// Equation(s):
// \externalOutput|q~16_combout  = (\AR|q [0] & !\reset~input_o )

	.dataa(\AR|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\externalOutput|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \externalOutput|q~16 .lut_mask = 16'h00AA;
defparam \externalOutput|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \externalOutput|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\externalOutput|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\externalOutput|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOutput|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOutput|q[0] .is_wysiwyg = "true";
defparam \externalOutput|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
