library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PC is
  port(
    CLK      		: in std_logic;
    curnt_ins	: in std_logic_vector(7 downto 0);   -- current instruction
    nxt_ins     : out std_logic_vector(7 downto 0)   -- next instruction
  );
end PC;


architecture logic of PC is

begin
  process(CLK)
  begin
    if rising_edge(CLK) then
      nxt_ins <= curnt_ins
    end if;
  end process;
end logic;