library verilog;
use verilog.vl_types.all;
entity expansion_2 is
    port(
        data_in         : in     vl_logic_vector(31 downto 0);
        data_out        : out    vl_logic_vector(47 downto 0)
    );
end expansion_2;
