Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lcd_verification.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_verification.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_verification"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : lcd_verification
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd" into library work
Parsing entity <lcd_timer>.
Parsing architecture <Behavioral> of entity <lcd_timer>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\char_gen.vhd" into library work
Parsing entity <char_gen>.
Parsing architecture <Behavioral> of entity <char_gen>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_bus\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd" into library work
Parsing entity <lcd_driver>.
Parsing architecture <Behavioral> of entity <lcd_driver>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_verification.vhd" into library work
Parsing entity <lcd_verification>.
Parsing architecture <Behavioral> of entity <lcd_verification>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lcd_verification> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_driver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <char_gen> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd_verification>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_verification.vhd".
        DATA_WIDTH = 8
        LCD_DATA_WIDTH = 4
    Found 1-bit register for signal <sCURRENT_STATE>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ioD<3> may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lcd_verification> synthesized.

Synthesizing Unit <lcd_driver>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd".
        INIT_SEQ_NUMBER = 4
        CMD_SEQ_NUMBER = 3
        LCD_BUS_WIDTH = 4
        DATA_WIDTH = 8
        CHAR_NUMBER = 27
    Found 1-bit register for signal <sMODE_FF>.
    Found 5-bit register for signal <sCURRENT_STATE>.
    Found 5-bit register for signal <sCHAR_CNT>.
    Found 3-bit register for signal <sSEQ_CNT>.
    Found 2-bit register for signal <sCMD_PER_CNT>.
    Found finite state machine <FSM_0> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 36                                             |
    | Inputs             | 7                                              |
    | Outputs            | 18                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <sSEQ_CNT[2]_GND_5_o_add_116_OUT> created at line 1241.
    Found 2-bit adder for signal <sCMD_PER_CNT[1]_GND_5_o_add_120_OUT> created at line 1241.
    Found 5-bit adder for signal <sCHAR_CNT[4]_GND_5_o_add_124_OUT> created at line 1241.
    Found 4x20-bit Read Only RAM for signal <_n0240>
    Found 4-bit 4-to-1 multiplexer for signal <_n0187> created at line 747.
    Found 1-bit tristate buffer for signal <sIN_DATA<3>> created at line 982
    Found 1-bit tristate buffer for signal <ioD<3>> created at line 986
    Found 1-bit tristate buffer for signal <ioD<2>> created at line 986
    Found 1-bit tristate buffer for signal <ioD<1>> created at line 986
    Found 1-bit tristate buffer for signal <ioD<0>> created at line 986
    Found 3-bit comparator greater for signal <GND_5_o_sSEQ_CNT[2]_LessThan_34_o> created at line 395
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  72 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_driver> synthesized.

Synthesizing Unit <lcd_timer_1>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 1080000
        CLK_CNT_WIDHT = 21
    Found 21-bit register for signal <sCLK_CNT>.
    Found 21-bit adder for signal <sCLK_CNT[20]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_1> synthesized.

Synthesizing Unit <lcd_timer_2>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 6000
        CLK_CNT_WIDHT = 13
    Found 13-bit register for signal <sCLK_CNT>.
    Found 13-bit adder for signal <sCLK_CNT[12]_GND_7_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_2> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_bus\reg.vhd".
        DATA_WIDTH = 8
    Found 8-bit register for signal <sREG>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <char_gen>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\char_gen.vhd".
        DATA_WIDTH = 8
        CHAR_WIDTH = 16
    Found 16x8-bit Read Only RAM for signal <sLOWER_CHAR>
    Found 16x8-bit Read Only RAM for signal <sUPPER_CHAR>
    Summary:
	inferred   2 RAM(s).
Unit <char_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x8-bit single-port Read Only RAM                    : 8
 4x20-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 2
 13-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 37
 13-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <char_gen>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sLOWER_CHAR> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sLOWER_CHAR>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sUPPER_CHAR> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA<7:4>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sUPPER_CHAR>   |          |
    -----------------------------------------------------------------------
Unit <char_gen> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_driver>.
The following registers are absorbed into counter <sCHAR_CNT>: 1 register on signal <sCHAR_CNT>.
The following registers are absorbed into counter <sSEQ_CNT>: 1 register on signal <sSEQ_CNT>.
The following registers are absorbed into counter <sCMD_PER_CNT>: 1 register on signal <sCMD_PER_CNT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0240> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 20-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sSEQ_CNT<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lcd_driver> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_1>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_2>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x8-bit single-port distributed Read Only RAM        : 8
 4x20-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 5
 13-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 37
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eLCD_DRIVER/FSM_0> on signal <sCURRENT_STATE[1:18]> with one-hot encoding.
-----------------------------------------
 State             | Encoding
-----------------------------------------
 idle              | 000000000000000001
 lcd_init_seq      | 000000000000000010
 lcd_config        | 000000000000000100
 display_config    | 000000000000010000
 display_config_bf | 000000000000001000
 clear_screen_bf   | 000000000000100000
 clear_screen      | 000000000001000000
 entry_mode_bf     | 000000000010000000
 entry_mode        | 000000000100000000
 read_input_data   | 000000010000000000
 check_cursor      | 100000000000000000
 address_set_bf    | 000000001000000000
 address_set       | 000010000000000000
 print_char_bf     | 000000100000000000
 print_char        | 000100000000000000
 cursor_new_line   | 000001000000000000
 cursor_back       | 010000000000000000
 stop_print        | 001000000000000000
-----------------------------------------
WARNING:Xst:2041 - Unit lcd_verification: 1 internal tristate is replaced by logic (pull-up yes): eLCD_DRIVER/sIN_DATA<3>.

Optimizing unit <lcd_verification> ...

Optimizing unit <reg> ...
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_6> in Unit <lcd_verification> is equivalent to the following 2 FFs/Latches, which will be removed : <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_5> <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_1> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_7> in Unit <lcd_verification> is equivalent to the following 4 FFs/Latches, which will be removed : <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_4> <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_3> <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_2> <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_0> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_6> in Unit <lcd_verification> is equivalent to the following 3 FFs/Latches, which will be removed : <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_5> <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_1> <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_0> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_7> in Unit <lcd_verification> is equivalent to the following 3 FFs/Latches, which will be removed : <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_4> <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_3> <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_2> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eREG_ADDR_REG/sREG_7> in Unit <lcd_verification> is equivalent to the following 6 FFs/Latches, which will be removed : <eLCD_DRIVER/eREG_ADDR_REG/sREG_6> <eLCD_DRIVER/eREG_ADDR_REG/sREG_5> <eLCD_DRIVER/eREG_ADDR_REG/sREG_4> <eLCD_DRIVER/eREG_ADDR_REG/sREG_3> <eLCD_DRIVER/eREG_ADDR_REG/sREG_2> <eLCD_DRIVER/eREG_ADDR_REG/sREG_1> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_6> in Unit <lcd_verification> is equivalent to the following 2 FFs/Latches, which will be removed : <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_5> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_2> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_7> in Unit <lcd_verification> is equivalent to the following 4 FFs/Latches, which will be removed : <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_4> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_3> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_1> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_6> in Unit <lcd_verification> is equivalent to the following 3 FFs/Latches, which will be removed : <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_6> <eLCD_DRIVER/eREG_ADDR_REG/sREG_0> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_6> 
INFO:Xst:2261 - The FF/Latch <eLCD_DRIVER/sMODE_FF> in Unit <lcd_verification> is equivalent to the following 4 FFs/Latches, which will be removed : <eLCD_DRIVER/eUPPER_BYTE_REG/sREG_7> <eLCD_DRIVER/eLOWER_BYTE_REG/sREG_7> <eLCD_DRIVER/eREG_ADDR_REG/sREG_7> <eLCD_DRIVER/eSLAVE_ADDR_REG/sREG_7> 
Found area constraint ratio of 100 (+ 5) on block lcd_verification, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lcd_verification.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 262
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 33
#      LUT2                        : 31
#      LUT3                        : 13
#      LUT4                        : 23
#      LUT5                        : 20
#      LUT6                        : 65
#      MUXCY                       : 32
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 65
#      FDC                         : 23
#      FDCE                        : 41
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      IOBUF                       : 1
#      OBUF                        : 11
#      OBUFT                       : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  54576     0%  
 Number of Slice LUTs:                  189  out of  27288     0%  
    Number used as Logic:               189  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    189
   Number with an unused Flip Flop:     124  out of    189    65%  
   Number with an unused LUT:             0  out of    189     0%  
   Number of fully used LUT-FF pairs:    65  out of    189    34%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    358     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.864ns (Maximum Frequency: 170.532MHz)
   Minimum input arrival time before clock: 4.659ns
   Maximum output required time after clock: 10.393ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 5.864ns (frequency: 170.532MHz)
  Total number of paths / destination ports: 2470 / 106
-------------------------------------------------------------------------
Delay:               5.864ns (Levels of Logic = 3)
  Source:            eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_4 (FF)
  Destination:       eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_4 to eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_4 (eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_4)
     LUT6:I0->O           14   0.254   1.235  eLCD_DRIVER/eLCD_CMD_TIMER/oTC<12>2 (eLCD_DRIVER/eLCD_CMD_TIMER/oTC<12>1)
     LUT3:I1->O            3   0.250   0.766  eLCD_DRIVER/eLCD_CMD_TIMER/oTC<12>3 (eLCD_DRIVER/sCMD_PERIOD_TC)
     LUT6:I5->O           13   0.254   1.097  eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv3 (eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv)
     FDCE:CE                   0.302          eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_0
    ----------------------------------------
    Total                      5.864ns (1.585ns logic, 4.279ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 84 / 81
-------------------------------------------------------------------------
Offset:              4.659ns (Levels of Logic = 2)
  Source:            inRST (PAD)
  Destination:       sCURRENT_STATE (FF)
  Destination Clock: iCLK rising

  Data Path: inRST to sCURRENT_STATE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  inRST_IBUF (inRST_IBUF)
     INV:I->O             65   0.255   1.936  eLCD_DRIVER/inRST_inv1_INV_0 (eLCD_DRIVER/eLOWER_BYTE_REG/inRST_inv)
     FDCE:CLR                  0.459          eLCD_DRIVER/eUPPER_BYTE_REG/sREG_6
    ----------------------------------------
    Total                      4.659ns (2.042ns logic, 2.617ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 287 / 15
-------------------------------------------------------------------------
Offset:              10.393ns (Levels of Logic = 7)
  Source:            eLCD_DRIVER/sMODE_FF (FF)
  Destination:       ioD<0> (PAD)
  Source Clock:      iCLK rising

  Data Path: eLCD_DRIVER/sMODE_FF to ioD<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.525   1.403  eLCD_DRIVER/sMODE_FF (eLCD_DRIVER/sMODE_FF)
     LUT2:I1->O            4   0.254   1.080  eLCD_DRIVER/eSLAVE_ADDR_CHAR_GEN/Mram_sUPPER_CHAR41 (eLCD_DRIVER/eLOWER_BYTE_CHAR_GEN/Mram_sUPPER_CHAR4)
     LUT6:I2->O            1   0.254   0.000  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>8_SW0_F (N52)
     MUXF7:I0->O           1   0.163   0.790  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>8_SW0 (N38)
     LUT6:I4->O            1   0.250   0.910  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>8 (eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>7)
     LUT6:I3->O            1   0.235   0.682  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>25_SW0 (N40)
     LUT5:I4->O            1   0.254   0.681  eLCD_DRIVER/sCURRENT_STATE_sOUT_DATA<0>25 (eLCD_DRIVER/sOUT_DATA<0>)
     OBUFT:I->O                2.912          ioD_0_OBUFT (ioD<0>)
    ----------------------------------------
    Total                     10.393ns (4.847ns logic, 5.546ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.864|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.83 secs
 
--> 

Total memory usage is 249996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   13 (   0 filtered)

