$date
	Thu Nov 15 01:19:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testing $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # w $end
$scope module ej2 $end
$var wire 1 $ D1 $end
$var wire 1 % D2 $end
$var wire 1 " clk $end
$var wire 1 ! out $end
$var wire 1 # w $end
$var wire 1 & conn9 $end
$var wire 1 ' conn8 $end
$var wire 1 ( conn7 $end
$var wire 1 ) conn6 $end
$var wire 1 * conn5 $end
$var wire 1 + conn4 $end
$var wire 1 , conn3 $end
$var wire 1 - conn2 $end
$var wire 1 . conn1 $end
$var wire 1 / Q2 $end
$var wire 1 0 Q1 $end
$scope module ff_my1 $end
$var wire 1 " clk $end
$var wire 1 $ data $end
$var wire 1 1 reset $end
$var reg 1 0 q $end
$upscope $end
$scope module ff_my2 $end
$var wire 1 " clk $end
$var wire 1 % data $end
$var wire 1 2 reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
x-
1,
0+
1*
1)
x(
1'
x&
0%
x$
x#
x"
0!
$end
#1000
1$
1-
0(
0&
1#
#2000
0"
#3000
0$
0-
1(
1%
1+
0'
10
1"
#5000
0"
#6000
0%
0+
1'
00
1/
1"
#7000
1%
1+
1$
1-
0*
0,
1&
0#
#8000
0"
#9000
0%
0+
0$
0-
1*
1,
10
1"
#11000
0"
#12000
00
0/
1"
#13000
1$
1-
0(
0&
1#
#14000
0"
#15000
0$
0-
1(
1%
1+
0'
10
1"
#17000
0"
#18000
0%
0+
1'
00
1/
1"
#20000
0"
#21000
1$
1-
0(
0/
1"
#23000
0"
#24000
0$
0-
1(
1%
1+
0'
10
1"
#26000
0"
#27000
0%
0+
1'
00
1/
1"
#28000
1%
1+
1$
1-
0*
0,
1&
0#
#29000
0"
#30000
0%
0+
0$
0-
1*
1,
10
1"
#31000
1$
1-
1%
1+
1!
1.
0)
0'
0&
1#
#32000
0"
#33000
1"
#35000
0"
#36000
1"
#37000
0$
0-
0%
0+
0!
0.
1)
1'
1&
0#
#38000
0"
#39000
00
0/
1"
#42000
