Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Thu Dec 11 14:09:09 2025
| Host             : Toothless running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file power_synth.txt
| Design           : top_level
| Device           : xcu250-figd2104-2L-e
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.053        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.106        |
| Device Static (W)        | 2.946        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |        3 |       --- |             --- |
| CLB Logic      |     0.044 |   281514 |       --- |             --- |
|   LUT as Logic |     0.044 |   185821 |   1728000 |           10.75 |
|   Register     |    <0.001 |     5374 |   3456000 |            0.16 |
|   CARRY8       |    <0.001 |      366 |    216000 |            0.17 |
|   Others       |     0.000 |       90 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |    82882 |   1728000 |            4.80 |
| Signals        |     0.049 |   112493 |       --- |             --- |
| DSPs           |     0.004 |       63 |     12288 |            0.51 |
| I/O            |    <0.001 |        4 |       676 |            0.59 |
| Static Power   |     2.946 |          |           |                 |
| Total          |     3.053 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.262 |       0.125 |      1.137 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.142 |       0.000 |      0.142 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.887 |       0.000 |      0.887 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.104 |       0.000 |      0.104 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                 | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| sys_clk | clk    |            20.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| top_level                                |     0.106 |
|   gru_inst                               |     0.106 |
|     gen_new_gates[0].new_gate_inst       |     0.004 |
|     gen_new_gates[1].new_gate_inst       |     0.002 |
|     gen_new_gates[2].new_gate_inst       |     0.003 |
|     gen_new_gates[3].new_gate_inst       |     0.003 |
|     gen_new_gates[4].new_gate_inst       |     0.003 |
|     gen_new_gates[5].new_gate_inst       |     0.002 |
|     gen_new_gates[6].new_gate_inst       |     0.003 |
|     gen_reset_gates[0].reset_gate_inst   |     0.003 |
|     gen_reset_gates[1].reset_gate_inst   |     0.002 |
|     gen_reset_gates[2].reset_gate_inst   |     0.003 |
|     gen_reset_gates[3].reset_gate_inst   |     0.002 |
|     gen_reset_gates[4].reset_gate_inst   |     0.003 |
|     gen_reset_gates[5].reset_gate_inst   |     0.002 |
|     gen_reset_gates[6].reset_gate_inst   |     0.003 |
|     gen_update_gates[0].update_gate_inst |     0.003 |
|     gen_update_gates[1].update_gate_inst |     0.002 |
|     gen_update_gates[2].update_gate_inst |     0.003 |
|     gen_update_gates[3].update_gate_inst |     0.002 |
|     gen_update_gates[4].update_gate_inst |     0.003 |
|     gen_update_gates[5].update_gate_inst |     0.002 |
|     gen_update_gates[6].update_gate_inst |     0.003 |
+------------------------------------------+-----------+


