library verilog;
use verilog.vl_types.all;
entity alarm is
    port(
        tmin            : in     vl_logic_vector(6 downto 0);
        amin            : in     vl_logic_vector(6 downto 0);
        thrs            : in     vl_logic_vector(6 downto 0);
        ahrs            : in     vl_logic_vector(6 downto 0);
        buzz            : out    vl_logic
    );
end alarm;
