// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/03/2019 16:46:07"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SqrtCORDIC (
	Start,
	clk,
	InpNum,
	Result,
	Stop);
input 	Start;
input 	clk;
input 	[31:0] InpNum;
output 	[23:0] Result;
output 	Stop;

// Design Ports Information
// Result[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[3]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[6]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[8]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[9]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[10]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[11]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[12]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[14]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[15]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[16]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[17]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[18]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[19]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[20]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[21]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[22]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[23]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Stop	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[3]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[14]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[12]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[9]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[10]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[8]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[18]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[21]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[20]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[19]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[17]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[16]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[15]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[25]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[28]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[27]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[26]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[24]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[23]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[22]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[31]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[30]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InpNum[29]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~8_resulta ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Start~input_o ;
wire \ctr[4]~0_combout ;
wire \ctr[3]~1_combout ;
wire \ctr[2]~2_combout ;
wire \ctr[0]~3_combout ;
wire \ctr[1]~4_combout ;
wire \LessThan1~0_combout ;
wire \Stop~reg0_q ;
wire \gatedClk~combout ;
wire \OneShReg[19]~feeder_combout ;
wire \OneShReg[18]~feeder_combout ;
wire \OneShReg[12]~feeder_combout ;
wire \OneShReg[8]~feeder_combout ;
wire \OneShReg[7]~feeder_combout ;
wire \OneShReg[6]~feeder_combout ;
wire \OneShReg[4]~feeder_combout ;
wire \Add0~1_sumout ;
wire \InpNum[30]~input_o ;
wire \InpNum[31]~input_o ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \InpNum[29]~input_o ;
wire \Sqrt[0]~1_combout ;
wire \Sqrt[0]~2_combout ;
wire \InpNum[25]~input_o ;
wire \InpNum[22]~input_o ;
wire \LessThan0~27_combout ;
wire \InpNum[24]~input_o ;
wire \LessThan0~25_combout ;
wire \InpNum[23]~input_o ;
wire \LessThan0~26_combout ;
wire \InpNum[26]~input_o ;
wire \InpNum[28]~input_o ;
wire \InpNum[27]~input_o ;
wire \LessThan0~24_combout ;
wire \LessThan0~28_combout ;
wire \LessThan0~30_combout ;
wire \LessThan0~31_combout ;
wire \LessThan0~29_combout ;
wire \LessThan0~32_combout ;
wire \LessThan0~33_combout ;
wire \Sqrt[0]~0_combout ;
wire \InpNum[16]~input_o ;
wire \InpNum[15]~input_o ;
wire \InpNum[18]~input_o ;
wire \InpNum[17]~input_o ;
wire \LessThan0~15_combout ;
wire \InpNum[19]~input_o ;
wire \InpNum[21]~input_o ;
wire \InpNum[20]~input_o ;
wire \LessThan0~14_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~22_combout ;
wire \LessThan0~23_combout ;
wire \InpNum[9]~input_o ;
wire \InpNum[12]~input_o ;
wire \InpNum[11]~input_o ;
wire \InpNum[8]~input_o ;
wire \InpNum[10]~input_o ;
wire \LessThan0~36_combout ;
wire \InpNum[13]~input_o ;
wire \InpNum[14]~input_o ;
wire \LessThan0~37_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~13_combout ;
wire \InpNum[4]~input_o ;
wire \InpNum[6]~input_o ;
wire \InpNum[7]~input_o ;
wire \InputReg[7]~feeder_combout ;
wire \LessThan0~4_combout ;
wire \InpNum[5]~input_o ;
wire \LessThan0~0_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~34_combout ;
wire \InpNum[2]~input_o ;
wire \InpNum[3]~input_o ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \InpNum[1]~input_o ;
wire \InpNum[0]~input_o ;
wire \LessThan0~35_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~19_combout ;
wire \Sqrt[0]~3_combout ;
wire [23:0] Sqrt;
wire [47:0] squared;
wire [23:0] OneShReg;
wire [31:0] InputReg;
wire [4:0] ctr;

wire [63:0] \Mult0~8_RESULTA_bus ;

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign squared[16] = \Mult0~8_RESULTA_bus [16];
assign squared[17] = \Mult0~8_RESULTA_bus [17];
assign squared[18] = \Mult0~8_RESULTA_bus [18];
assign squared[19] = \Mult0~8_RESULTA_bus [19];
assign squared[20] = \Mult0~8_RESULTA_bus [20];
assign squared[21] = \Mult0~8_RESULTA_bus [21];
assign squared[22] = \Mult0~8_RESULTA_bus [22];
assign squared[23] = \Mult0~8_RESULTA_bus [23];
assign squared[24] = \Mult0~8_RESULTA_bus [24];
assign squared[25] = \Mult0~8_RESULTA_bus [25];
assign squared[26] = \Mult0~8_RESULTA_bus [26];
assign squared[27] = \Mult0~8_RESULTA_bus [27];
assign squared[28] = \Mult0~8_RESULTA_bus [28];
assign squared[29] = \Mult0~8_RESULTA_bus [29];
assign squared[30] = \Mult0~8_RESULTA_bus [30];
assign squared[31] = \Mult0~8_RESULTA_bus [31];
assign squared[32] = \Mult0~8_RESULTA_bus [32];
assign squared[33] = \Mult0~8_RESULTA_bus [33];
assign squared[34] = \Mult0~8_RESULTA_bus [34];
assign squared[35] = \Mult0~8_RESULTA_bus [35];
assign squared[36] = \Mult0~8_RESULTA_bus [36];
assign squared[37] = \Mult0~8_RESULTA_bus [37];
assign squared[38] = \Mult0~8_RESULTA_bus [38];
assign squared[39] = \Mult0~8_RESULTA_bus [39];
assign squared[40] = \Mult0~8_RESULTA_bus [40];
assign squared[41] = \Mult0~8_RESULTA_bus [41];
assign squared[42] = \Mult0~8_RESULTA_bus [42];
assign squared[43] = \Mult0~8_RESULTA_bus [43];
assign squared[44] = \Mult0~8_RESULTA_bus [44];
assign squared[45] = \Mult0~8_RESULTA_bus [45];
assign squared[46] = \Mult0~8_RESULTA_bus [46];
assign squared[47] = \Mult0~8_RESULTA_bus [47];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \Result[0]~output (
	.i(Sqrt[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[0]),
	.obar());
// synopsys translate_off
defparam \Result[0]~output .bus_hold = "false";
defparam \Result[0]~output .open_drain_output = "false";
defparam \Result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \Result[1]~output (
	.i(Sqrt[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[1]),
	.obar());
// synopsys translate_off
defparam \Result[1]~output .bus_hold = "false";
defparam \Result[1]~output .open_drain_output = "false";
defparam \Result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \Result[2]~output (
	.i(Sqrt[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[2]),
	.obar());
// synopsys translate_off
defparam \Result[2]~output .bus_hold = "false";
defparam \Result[2]~output .open_drain_output = "false";
defparam \Result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \Result[3]~output (
	.i(Sqrt[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[3]),
	.obar());
// synopsys translate_off
defparam \Result[3]~output .bus_hold = "false";
defparam \Result[3]~output .open_drain_output = "false";
defparam \Result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \Result[4]~output (
	.i(Sqrt[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[4]),
	.obar());
// synopsys translate_off
defparam \Result[4]~output .bus_hold = "false";
defparam \Result[4]~output .open_drain_output = "false";
defparam \Result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \Result[5]~output (
	.i(Sqrt[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[5]),
	.obar());
// synopsys translate_off
defparam \Result[5]~output .bus_hold = "false";
defparam \Result[5]~output .open_drain_output = "false";
defparam \Result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \Result[6]~output (
	.i(Sqrt[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[6]),
	.obar());
// synopsys translate_off
defparam \Result[6]~output .bus_hold = "false";
defparam \Result[6]~output .open_drain_output = "false";
defparam \Result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \Result[7]~output (
	.i(Sqrt[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[7]),
	.obar());
// synopsys translate_off
defparam \Result[7]~output .bus_hold = "false";
defparam \Result[7]~output .open_drain_output = "false";
defparam \Result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \Result[8]~output (
	.i(Sqrt[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[8]),
	.obar());
// synopsys translate_off
defparam \Result[8]~output .bus_hold = "false";
defparam \Result[8]~output .open_drain_output = "false";
defparam \Result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \Result[9]~output (
	.i(Sqrt[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[9]),
	.obar());
// synopsys translate_off
defparam \Result[9]~output .bus_hold = "false";
defparam \Result[9]~output .open_drain_output = "false";
defparam \Result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \Result[10]~output (
	.i(Sqrt[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[10]),
	.obar());
// synopsys translate_off
defparam \Result[10]~output .bus_hold = "false";
defparam \Result[10]~output .open_drain_output = "false";
defparam \Result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \Result[11]~output (
	.i(Sqrt[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[11]),
	.obar());
// synopsys translate_off
defparam \Result[11]~output .bus_hold = "false";
defparam \Result[11]~output .open_drain_output = "false";
defparam \Result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \Result[12]~output (
	.i(Sqrt[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[12]),
	.obar());
// synopsys translate_off
defparam \Result[12]~output .bus_hold = "false";
defparam \Result[12]~output .open_drain_output = "false";
defparam \Result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \Result[13]~output (
	.i(Sqrt[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[13]),
	.obar());
// synopsys translate_off
defparam \Result[13]~output .bus_hold = "false";
defparam \Result[13]~output .open_drain_output = "false";
defparam \Result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \Result[14]~output (
	.i(Sqrt[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[14]),
	.obar());
// synopsys translate_off
defparam \Result[14]~output .bus_hold = "false";
defparam \Result[14]~output .open_drain_output = "false";
defparam \Result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \Result[15]~output (
	.i(Sqrt[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[15]),
	.obar());
// synopsys translate_off
defparam \Result[15]~output .bus_hold = "false";
defparam \Result[15]~output .open_drain_output = "false";
defparam \Result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \Result[16]~output (
	.i(Sqrt[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[16]),
	.obar());
// synopsys translate_off
defparam \Result[16]~output .bus_hold = "false";
defparam \Result[16]~output .open_drain_output = "false";
defparam \Result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \Result[17]~output (
	.i(Sqrt[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[17]),
	.obar());
// synopsys translate_off
defparam \Result[17]~output .bus_hold = "false";
defparam \Result[17]~output .open_drain_output = "false";
defparam \Result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \Result[18]~output (
	.i(Sqrt[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[18]),
	.obar());
// synopsys translate_off
defparam \Result[18]~output .bus_hold = "false";
defparam \Result[18]~output .open_drain_output = "false";
defparam \Result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \Result[19]~output (
	.i(Sqrt[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[19]),
	.obar());
// synopsys translate_off
defparam \Result[19]~output .bus_hold = "false";
defparam \Result[19]~output .open_drain_output = "false";
defparam \Result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \Result[20]~output (
	.i(Sqrt[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[20]),
	.obar());
// synopsys translate_off
defparam \Result[20]~output .bus_hold = "false";
defparam \Result[20]~output .open_drain_output = "false";
defparam \Result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \Result[21]~output (
	.i(Sqrt[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[21]),
	.obar());
// synopsys translate_off
defparam \Result[21]~output .bus_hold = "false";
defparam \Result[21]~output .open_drain_output = "false";
defparam \Result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \Result[22]~output (
	.i(Sqrt[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[22]),
	.obar());
// synopsys translate_off
defparam \Result[22]~output .bus_hold = "false";
defparam \Result[22]~output .open_drain_output = "false";
defparam \Result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \Result[23]~output (
	.i(Sqrt[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Result[23]),
	.obar());
// synopsys translate_off
defparam \Result[23]~output .bus_hold = "false";
defparam \Result[23]~output .open_drain_output = "false";
defparam \Result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \Stop~output (
	.i(\Stop~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Stop),
	.obar());
// synopsys translate_off
defparam \Stop~output .bus_hold = "false";
defparam \Stop~output .open_drain_output = "false";
defparam \Stop~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N57
cyclonev_lcell_comb \ctr[4]~0 (
// Equation(s):
// \ctr[4]~0_combout  = ( ctr[4] & ( ctr[1] & ( !\Start~input_o  ) ) ) # ( !ctr[4] & ( ctr[1] & ( (ctr[0] & (ctr[2] & (ctr[3] & !\Start~input_o ))) ) ) ) # ( ctr[4] & ( !ctr[1] & ( !\Start~input_o  ) ) )

	.dataa(!ctr[0]),
	.datab(!ctr[2]),
	.datac(!ctr[3]),
	.datad(!\Start~input_o ),
	.datae(!ctr[4]),
	.dataf(!ctr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr[4]~0 .extended_lut = "off";
defparam \ctr[4]~0 .lut_mask = 64'h0000FF000100FF00;
defparam \ctr[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N59
dffeas \ctr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctr[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr[4] .is_wysiwyg = "true";
defparam \ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N42
cyclonev_lcell_comb \ctr[3]~1 (
// Equation(s):
// \ctr[3]~1_combout  = ( ctr[3] & ( ctr[1] & ( (!\Start~input_o  & ((!ctr[0]) # ((!ctr[2]) # (ctr[4])))) ) ) ) # ( !ctr[3] & ( ctr[1] & ( (ctr[0] & (ctr[2] & (!\Start~input_o  & !ctr[4]))) ) ) ) # ( ctr[3] & ( !ctr[1] & ( !\Start~input_o  ) ) )

	.dataa(!ctr[0]),
	.datab(!ctr[2]),
	.datac(!\Start~input_o ),
	.datad(!ctr[4]),
	.datae(!ctr[3]),
	.dataf(!ctr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr[3]~1 .extended_lut = "off";
defparam \ctr[3]~1 .lut_mask = 64'h0000F0F01000E0F0;
defparam \ctr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N44
dffeas \ctr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctr[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr[3] .is_wysiwyg = "true";
defparam \ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N6
cyclonev_lcell_comb \ctr[2]~2 (
// Equation(s):
// \ctr[2]~2_combout  = ( ctr[2] & ( ctr[1] & ( (!\Start~input_o  & ((!ctr[0]) # (ctr[4]))) ) ) ) # ( !ctr[2] & ( ctr[1] & ( (!\Start~input_o  & (ctr[0] & ((!ctr[3]) # (!ctr[4])))) ) ) ) # ( ctr[2] & ( !ctr[1] & ( !\Start~input_o  ) ) )

	.dataa(!\Start~input_o ),
	.datab(!ctr[3]),
	.datac(!ctr[0]),
	.datad(!ctr[4]),
	.datae(!ctr[2]),
	.dataf(!ctr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr[2]~2 .extended_lut = "off";
defparam \ctr[2]~2 .lut_mask = 64'h0000AAAA0A08A0AA;
defparam \ctr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N8
dffeas \ctr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr[2] .is_wysiwyg = "true";
defparam \ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N0
cyclonev_lcell_comb \ctr[0]~3 (
// Equation(s):
// \ctr[0]~3_combout  = ( ctr[0] & ( ctr[1] & ( (!\Start~input_o  & (ctr[4] & ((ctr[3]) # (ctr[2])))) ) ) ) # ( !ctr[0] & ( ctr[1] & ( (!\Start~input_o  & ((!ctr[4]) # (!ctr[3]))) ) ) ) # ( ctr[0] & ( !ctr[1] & ( (!\Start~input_o  & (ctr[4] & ctr[3])) ) ) ) 
// # ( !ctr[0] & ( !ctr[1] & ( (!\Start~input_o  & ((!ctr[4]) # (!ctr[3]))) ) ) )

	.dataa(!\Start~input_o ),
	.datab(!ctr[2]),
	.datac(!ctr[4]),
	.datad(!ctr[3]),
	.datae(!ctr[0]),
	.dataf(!ctr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr[0]~3 .extended_lut = "off";
defparam \ctr[0]~3 .lut_mask = 64'hAAA0000AAAA0020A;
defparam \ctr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N2
dffeas \ctr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctr[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr[0] .is_wysiwyg = "true";
defparam \ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N51
cyclonev_lcell_comb \ctr[1]~4 (
// Equation(s):
// \ctr[1]~4_combout  = ( ctr[1] & ( ctr[4] & ( (!\Start~input_o  & ((!ctr[0]) # ((ctr[3]) # (ctr[2])))) ) ) ) # ( !ctr[1] & ( ctr[4] & ( (ctr[0] & (!ctr[3] & !\Start~input_o )) ) ) ) # ( ctr[1] & ( !ctr[4] & ( (!ctr[0] & !\Start~input_o ) ) ) ) # ( !ctr[1] 
// & ( !ctr[4] & ( (ctr[0] & !\Start~input_o ) ) ) )

	.dataa(!ctr[0]),
	.datab(!ctr[2]),
	.datac(!ctr[3]),
	.datad(!\Start~input_o ),
	.datae(!ctr[1]),
	.dataf(!ctr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr[1]~4 .extended_lut = "off";
defparam \ctr[1]~4 .lut_mask = 64'h5500AA005000BF00;
defparam \ctr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N53
dffeas \ctr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctr[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctr[1] .is_wysiwyg = "true";
defparam \ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N24
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( ctr[0] & ( ctr[3] & ( ctr[4] ) ) ) # ( !ctr[0] & ( ctr[3] & ( ctr[4] ) ) ) # ( ctr[0] & ( !ctr[3] & ( (ctr[1] & (ctr[2] & ctr[4])) ) ) )

	.dataa(!ctr[1]),
	.datab(!ctr[2]),
	.datac(gnd),
	.datad(!ctr[4]),
	.datae(!ctr[0]),
	.dataf(!ctr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000001100FF00FF;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y28_N26
dffeas \Stop~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Stop~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Stop~reg0 .is_wysiwyg = "true";
defparam \Stop~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N9
cyclonev_lcell_comb gatedClk(
// Equation(s):
// \gatedClk~combout  = LCELL(( \clk~input_o  & ( \Stop~reg0_q  ) ) # ( !\clk~input_o  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Stop~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gatedClk~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam gatedClk.extended_lut = "off";
defparam gatedClk.lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam gatedClk.shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y28_N23
dffeas \OneShReg[23] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\Start~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[23] .is_wysiwyg = "true";
defparam \OneShReg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y28_N5
dffeas \OneShReg[22] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[22] .is_wysiwyg = "true";
defparam \OneShReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y28_N20
dffeas \OneShReg[21] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[21] .is_wysiwyg = "true";
defparam \OneShReg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y28_N59
dffeas \OneShReg[20] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[20] .is_wysiwyg = "true";
defparam \OneShReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N51
cyclonev_lcell_comb \OneShReg[19]~feeder (
// Equation(s):
// \OneShReg[19]~feeder_combout  = OneShReg[20]

	.dataa(!OneShReg[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[19]~feeder .extended_lut = "off";
defparam \OneShReg[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \OneShReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y28_N53
dffeas \OneShReg[19] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[19] .is_wysiwyg = "true";
defparam \OneShReg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N48
cyclonev_lcell_comb \OneShReg[18]~feeder (
// Equation(s):
// \OneShReg[18]~feeder_combout  = ( OneShReg[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!OneShReg[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[18]~feeder .extended_lut = "off";
defparam \OneShReg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OneShReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y28_N50
dffeas \OneShReg[18] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[18] .is_wysiwyg = "true";
defparam \OneShReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N56
dffeas \OneShReg[17] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[17] .is_wysiwyg = "true";
defparam \OneShReg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N47
dffeas \OneShReg[16] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[16] .is_wysiwyg = "true";
defparam \OneShReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N50
dffeas \OneShReg[15] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[15] .is_wysiwyg = "true";
defparam \OneShReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N44
dffeas \OneShReg[14] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[14] .is_wysiwyg = "true";
defparam \OneShReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N59
dffeas \OneShReg[13] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[13] .is_wysiwyg = "true";
defparam \OneShReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N51
cyclonev_lcell_comb \OneShReg[12]~feeder (
// Equation(s):
// \OneShReg[12]~feeder_combout  = OneShReg[13]

	.dataa(!OneShReg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[12]~feeder .extended_lut = "off";
defparam \OneShReg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \OneShReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N53
dffeas \OneShReg[12] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[12] .is_wysiwyg = "true";
defparam \OneShReg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y28_N29
dffeas \OneShReg[11] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[11] .is_wysiwyg = "true";
defparam \OneShReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y28_N52
dffeas \OneShReg[10] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[10] .is_wysiwyg = "true";
defparam \OneShReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N14
dffeas \OneShReg[9] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[9] .is_wysiwyg = "true";
defparam \OneShReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N9
cyclonev_lcell_comb \OneShReg[8]~feeder (
// Equation(s):
// \OneShReg[8]~feeder_combout  = OneShReg[9]

	.dataa(gnd),
	.datab(!OneShReg[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[8]~feeder .extended_lut = "off";
defparam \OneShReg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \OneShReg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N11
dffeas \OneShReg[8] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[8] .is_wysiwyg = "true";
defparam \OneShReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N18
cyclonev_lcell_comb \OneShReg[7]~feeder (
// Equation(s):
// \OneShReg[7]~feeder_combout  = ( OneShReg[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!OneShReg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[7]~feeder .extended_lut = "off";
defparam \OneShReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OneShReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N20
dffeas \OneShReg[7] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[7] .is_wysiwyg = "true";
defparam \OneShReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N27
cyclonev_lcell_comb \OneShReg[6]~feeder (
// Equation(s):
// \OneShReg[6]~feeder_combout  = OneShReg[7]

	.dataa(gnd),
	.datab(!OneShReg[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[6]~feeder .extended_lut = "off";
defparam \OneShReg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \OneShReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N29
dffeas \OneShReg[6] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[6] .is_wysiwyg = "true";
defparam \OneShReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N26
dffeas \OneShReg[5] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[5] .is_wysiwyg = "true";
defparam \OneShReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N21
cyclonev_lcell_comb \OneShReg[4]~feeder (
// Equation(s):
// \OneShReg[4]~feeder_combout  = ( OneShReg[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!OneShReg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OneShReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OneShReg[4]~feeder .extended_lut = "off";
defparam \OneShReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OneShReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N23
dffeas \OneShReg[4] (
	.clk(\gatedClk~combout ),
	.d(\OneShReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[4] .is_wysiwyg = "true";
defparam \OneShReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N17
dffeas \OneShReg[3] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[3] .is_wysiwyg = "true";
defparam \OneShReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N2
dffeas \OneShReg[2] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[2] .is_wysiwyg = "true";
defparam \OneShReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N5
dffeas \OneShReg[1] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[1] .is_wysiwyg = "true";
defparam \OneShReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N7
dffeas \OneShReg[0] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(OneShReg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(OneShReg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \OneShReg[0] .is_wysiwyg = "true";
defparam \OneShReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( OneShReg[0] ) + ( Sqrt[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( OneShReg[0] ) + ( Sqrt[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!Sqrt[0]),
	.datac(gnd),
	.datad(!OneShReg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \InpNum[30]~input (
	.i(InpNum[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[30]~input_o ));
// synopsys translate_off
defparam \InpNum[30]~input .bus_hold = "false";
defparam \InpNum[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N44
dffeas \InputReg[30] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[30] .is_wysiwyg = "true";
defparam \InputReg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N1
cyclonev_io_ibuf \InpNum[31]~input (
	.i(InpNum[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[31]~input_o ));
// synopsys translate_off
defparam \InpNum[31]~input .bus_hold = "false";
defparam \InpNum[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N50
dffeas \InputReg[31] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[31] .is_wysiwyg = "true";
defparam \InputReg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y29_N35
dffeas \Sqrt[1] (
	.clk(\gatedClk~combout ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[1] .is_wysiwyg = "true";
defparam \Sqrt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( OneShReg[1] ) + ( Sqrt[1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( OneShReg[1] ) + ( Sqrt[1] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[1]),
	.datad(!OneShReg[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N38
dffeas \Sqrt[2] (
	.clk(\gatedClk~combout ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[2] .is_wysiwyg = "true";
defparam \Sqrt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( OneShReg[2] ) + ( Sqrt[2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( OneShReg[2] ) + ( Sqrt[2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[2]),
	.datad(!OneShReg[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N41
dffeas \Sqrt[3] (
	.clk(\gatedClk~combout ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[3] .is_wysiwyg = "true";
defparam \Sqrt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( OneShReg[3] ) + ( Sqrt[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( OneShReg[3] ) + ( Sqrt[3] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!Sqrt[3]),
	.datac(gnd),
	.datad(!OneShReg[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N44
dffeas \Sqrt[4] (
	.clk(\gatedClk~combout ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[4] .is_wysiwyg = "true";
defparam \Sqrt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( OneShReg[4] ) + ( Sqrt[4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( OneShReg[4] ) + ( Sqrt[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[4]),
	.datad(!OneShReg[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N47
dffeas \Sqrt[5] (
	.clk(\gatedClk~combout ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[5] .is_wysiwyg = "true";
defparam \Sqrt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( OneShReg[5] ) + ( Sqrt[5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( OneShReg[5] ) + ( Sqrt[5] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[5]),
	.datad(!OneShReg[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N50
dffeas \Sqrt[6] (
	.clk(\gatedClk~combout ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[6] .is_wysiwyg = "true";
defparam \Sqrt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( Sqrt[6] ) + ( OneShReg[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( Sqrt[6] ) + ( OneShReg[6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!Sqrt[6]),
	.datac(!OneShReg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N53
dffeas \Sqrt[7] (
	.clk(\gatedClk~combout ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[7] .is_wysiwyg = "true";
defparam \Sqrt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( Sqrt[7] ) + ( OneShReg[7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( Sqrt[7] ) + ( OneShReg[7] ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!OneShReg[7]),
	.datad(!Sqrt[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N56
dffeas \Sqrt[8] (
	.clk(\gatedClk~combout ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[8] .is_wysiwyg = "true";
defparam \Sqrt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( Sqrt[8] ) + ( OneShReg[8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( Sqrt[8] ) + ( OneShReg[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!OneShReg[8]),
	.datad(!Sqrt[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N59
dffeas \Sqrt[9] (
	.clk(\gatedClk~combout ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[9] .is_wysiwyg = "true";
defparam \Sqrt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N57
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( Sqrt[9] ) + ( OneShReg[9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( Sqrt[9] ) + ( OneShReg[9] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!OneShReg[9]),
	.datac(!Sqrt[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N2
dffeas \Sqrt[10] (
	.clk(\gatedClk~combout ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[10] .is_wysiwyg = "true";
defparam \Sqrt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( Sqrt[10] ) + ( OneShReg[10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( Sqrt[10] ) + ( OneShReg[10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!OneShReg[10]),
	.datad(!Sqrt[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N5
dffeas \Sqrt[11] (
	.clk(\gatedClk~combout ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[11] .is_wysiwyg = "true";
defparam \Sqrt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( OneShReg[11] ) + ( Sqrt[11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( OneShReg[11] ) + ( Sqrt[11] ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[11]),
	.datad(!OneShReg[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N8
dffeas \Sqrt[12] (
	.clk(\gatedClk~combout ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[12] .is_wysiwyg = "true";
defparam \Sqrt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( OneShReg[12] ) + ( Sqrt[12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( OneShReg[12] ) + ( Sqrt[12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!Sqrt[12]),
	.datac(gnd),
	.datad(!OneShReg[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N11
dffeas \Sqrt[13] (
	.clk(\gatedClk~combout ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[13] .is_wysiwyg = "true";
defparam \Sqrt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( OneShReg[13] ) + ( Sqrt[13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( OneShReg[13] ) + ( Sqrt[13] ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[13]),
	.datad(!OneShReg[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N14
dffeas \Sqrt[14] (
	.clk(\gatedClk~combout ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[14] .is_wysiwyg = "true";
defparam \Sqrt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( OneShReg[14] ) + ( Sqrt[14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( OneShReg[14] ) + ( Sqrt[14] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!Sqrt[14]),
	.datac(gnd),
	.datad(!OneShReg[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N17
dffeas \Sqrt[15] (
	.clk(\gatedClk~combout ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[15] .is_wysiwyg = "true";
defparam \Sqrt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( OneShReg[15] ) + ( Sqrt[15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( OneShReg[15] ) + ( Sqrt[15] ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[15]),
	.datad(!OneShReg[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N20
dffeas \Sqrt[16] (
	.clk(\gatedClk~combout ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[16] .is_wysiwyg = "true";
defparam \Sqrt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( Sqrt[16] ) + ( OneShReg[16] ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( Sqrt[16] ) + ( OneShReg[16] ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!OneShReg[16]),
	.datad(!Sqrt[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N23
dffeas \Sqrt[17] (
	.clk(\gatedClk~combout ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[17] .is_wysiwyg = "true";
defparam \Sqrt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( OneShReg[17] ) + ( Sqrt[17] ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( OneShReg[17] ) + ( Sqrt[17] ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[17]),
	.datad(!OneShReg[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N26
dffeas \Sqrt[18] (
	.clk(\gatedClk~combout ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[18] .is_wysiwyg = "true";
defparam \Sqrt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( OneShReg[18] ) + ( Sqrt[18] ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( OneShReg[18] ) + ( Sqrt[18] ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[18]),
	.datad(!OneShReg[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N29
dffeas \Sqrt[19] (
	.clk(\gatedClk~combout ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[19] .is_wysiwyg = "true";
defparam \Sqrt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( OneShReg[19] ) + ( Sqrt[19] ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( OneShReg[19] ) + ( Sqrt[19] ) + ( \Add0~74  ))

	.dataa(!Sqrt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!OneShReg[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N32
dffeas \Sqrt[20] (
	.clk(\gatedClk~combout ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[20] .is_wysiwyg = "true";
defparam \Sqrt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( Sqrt[20] ) + ( OneShReg[20] ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( Sqrt[20] ) + ( OneShReg[20] ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!OneShReg[20]),
	.datad(!Sqrt[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N35
dffeas \Sqrt[21] (
	.clk(\gatedClk~combout ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[21] .is_wysiwyg = "true";
defparam \Sqrt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( OneShReg[21] ) + ( Sqrt[21] ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( OneShReg[21] ) + ( Sqrt[21] ) + ( \Add0~82  ))

	.dataa(!Sqrt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!OneShReg[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N38
dffeas \Sqrt[22] (
	.clk(\gatedClk~combout ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[22] .is_wysiwyg = "true";
defparam \Sqrt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( OneShReg[22] ) + ( Sqrt[22] ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( OneShReg[22] ) + ( Sqrt[22] ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Sqrt[22]),
	.datad(!OneShReg[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y28_N41
dffeas \Sqrt[23] (
	.clk(\gatedClk~combout ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[23] .is_wysiwyg = "true";
defparam \Sqrt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( OneShReg[23] ) + ( Sqrt[23] ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(!Sqrt[23]),
	.datac(gnd),
	.datad(!OneShReg[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y28_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~93_sumout ,\Add0~89_sumout ,\Add0~85_sumout ,\Add0~81_sumout ,\Add0~77_sumout ,\Add0~73_sumout ,\Add0~69_sumout ,\Add0~65_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,
\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout }),
	.ay({\Add0~93_sumout ,\Add0~89_sumout ,\Add0~85_sumout ,\Add0~81_sumout ,\Add0~77_sumout ,\Add0~73_sumout ,\Add0~69_sumout ,\Add0~65_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,
\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 24;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 24;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m27x27";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \InpNum[29]~input (
	.i(InpNum[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[29]~input_o ));
// synopsys translate_off
defparam \InpNum[29]~input .bus_hold = "false";
defparam \InpNum[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N38
dffeas \InputReg[29] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[29] .is_wysiwyg = "true";
defparam \InputReg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N48
cyclonev_lcell_comb \Sqrt[0]~1 (
// Equation(s):
// \Sqrt[0]~1_combout  = ( squared[45] & ( !InputReg[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputReg[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sqrt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sqrt[0]~1 .extended_lut = "off";
defparam \Sqrt[0]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Sqrt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N42
cyclonev_lcell_comb \Sqrt[0]~2 (
// Equation(s):
// \Sqrt[0]~2_combout  = ( squared[47] & ( \Sqrt[0]~1_combout  & ( (!\Start~input_o  & ((!InputReg[30]) # ((!InputReg[31]) # (squared[46])))) ) ) ) # ( !squared[47] & ( \Sqrt[0]~1_combout  & ( (!\Start~input_o  & (!InputReg[31] & ((!InputReg[30]) # 
// (squared[46])))) ) ) ) # ( squared[47] & ( !\Sqrt[0]~1_combout  & ( (!\Start~input_o  & ((!InputReg[31]) # ((!InputReg[30] & squared[46])))) ) ) ) # ( !squared[47] & ( !\Sqrt[0]~1_combout  & ( (!\Start~input_o  & (!InputReg[30] & (!InputReg[31] & 
// squared[46]))) ) ) )

	.dataa(!\Start~input_o ),
	.datab(!InputReg[30]),
	.datac(!InputReg[31]),
	.datad(!squared[46]),
	.datae(!squared[47]),
	.dataf(!\Sqrt[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sqrt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sqrt[0]~2 .extended_lut = "off";
defparam \Sqrt[0]~2 .lut_mask = 64'h0080A0A880A0A8AA;
defparam \Sqrt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N41
cyclonev_io_ibuf \InpNum[25]~input (
	.i(InpNum[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[25]~input_o ));
// synopsys translate_off
defparam \InpNum[25]~input .bus_hold = "false";
defparam \InpNum[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N29
dffeas \InputReg[25] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[25] .is_wysiwyg = "true";
defparam \InputReg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \InpNum[22]~input (
	.i(InpNum[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[22]~input_o ));
// synopsys translate_off
defparam \InpNum[22]~input .bus_hold = "false";
defparam \InpNum[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N7
dffeas \InputReg[22] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[22] .is_wysiwyg = "true";
defparam \InputReg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N6
cyclonev_lcell_comb \LessThan0~27 (
// Equation(s):
// \LessThan0~27_combout  = ( !InputReg[22] & ( squared[38] ) ) # ( InputReg[22] & ( !squared[38] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!InputReg[22]),
	.dataf(!squared[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~27 .extended_lut = "off";
defparam \LessThan0~27 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N75
cyclonev_io_ibuf \InpNum[24]~input (
	.i(InpNum[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[24]~input_o ));
// synopsys translate_off
defparam \InpNum[24]~input .bus_hold = "false";
defparam \InpNum[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N40
dffeas \InputReg[24] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[24] .is_wysiwyg = "true";
defparam \InputReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N39
cyclonev_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_combout  = ( !InputReg[24] & ( squared[40] ) ) # ( InputReg[24] & ( !squared[40] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!InputReg[24]),
	.dataf(!squared[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~25 .extended_lut = "off";
defparam \LessThan0~25 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \InpNum[23]~input (
	.i(InpNum[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[23]~input_o ));
// synopsys translate_off
defparam \InpNum[23]~input .bus_hold = "false";
defparam \InpNum[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N55
dffeas \InputReg[23] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[23] .is_wysiwyg = "true";
defparam \InputReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N54
cyclonev_lcell_comb \LessThan0~26 (
// Equation(s):
// \LessThan0~26_combout  = ( !InputReg[23] & ( squared[39] ) ) # ( InputReg[23] & ( !squared[39] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!InputReg[23]),
	.dataf(!squared[39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~26 .extended_lut = "off";
defparam \LessThan0~26 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N52
cyclonev_io_ibuf \InpNum[26]~input (
	.i(InpNum[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[26]~input_o ));
// synopsys translate_off
defparam \InpNum[26]~input .bus_hold = "false";
defparam \InpNum[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N31
dffeas \InputReg[26] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[26] .is_wysiwyg = "true";
defparam \InputReg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N58
cyclonev_io_ibuf \InpNum[28]~input (
	.i(InpNum[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[28]~input_o ));
// synopsys translate_off
defparam \InpNum[28]~input .bus_hold = "false";
defparam \InpNum[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N23
dffeas \InputReg[28] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[28] .is_wysiwyg = "true";
defparam \InputReg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N1
cyclonev_io_ibuf \InpNum[27]~input (
	.i(InpNum[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[27]~input_o ));
// synopsys translate_off
defparam \InpNum[27]~input .bus_hold = "false";
defparam \InpNum[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N19
dffeas \InputReg[27] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[27] .is_wysiwyg = "true";
defparam \InputReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N18
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( InputReg[27] & ( squared[43] & ( (!InputReg[26] & (!squared[42] & (!InputReg[28] $ (squared[44])))) # (InputReg[26] & (squared[42] & (!InputReg[28] $ (squared[44])))) ) ) ) # ( !InputReg[27] & ( !squared[43] & ( (!InputReg[26] & 
// (!squared[42] & (!InputReg[28] $ (squared[44])))) # (InputReg[26] & (squared[42] & (!InputReg[28] $ (squared[44])))) ) ) )

	.dataa(!InputReg[26]),
	.datab(!InputReg[28]),
	.datac(!squared[44]),
	.datad(!squared[42]),
	.datae(!InputReg[27]),
	.dataf(!squared[43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'h8241000000008241;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N42
cyclonev_lcell_comb \LessThan0~28 (
// Equation(s):
// \LessThan0~28_combout  = ( !\LessThan0~26_combout  & ( \LessThan0~24_combout  & ( (!\LessThan0~27_combout  & (!\LessThan0~25_combout  & (!InputReg[25] $ (squared[41])))) ) ) )

	.dataa(!InputReg[25]),
	.datab(!\LessThan0~27_combout ),
	.datac(!squared[41]),
	.datad(!\LessThan0~25_combout ),
	.datae(!\LessThan0~26_combout ),
	.dataf(!\LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~28 .extended_lut = "off";
defparam \LessThan0~28 .lut_mask = 64'h0000000084000000;
defparam \LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N30
cyclonev_lcell_comb \LessThan0~30 (
// Equation(s):
// \LessThan0~30_combout  = ( InputReg[26] & ( squared[43] & ( (!InputReg[28] & ((!InputReg[27]) # (squared[44]))) # (InputReg[28] & (!InputReg[27] & squared[44])) ) ) ) # ( !InputReg[26] & ( squared[43] & ( (!InputReg[28] & ((!InputReg[27]) # ((squared[44]) 
// # (squared[42])))) # (InputReg[28] & (squared[44] & ((!InputReg[27]) # (squared[42])))) ) ) ) # ( InputReg[26] & ( !squared[43] & ( (!InputReg[28] & squared[44]) ) ) ) # ( !InputReg[26] & ( !squared[43] & ( (!InputReg[28] & (((!InputReg[27] & 
// squared[42])) # (squared[44]))) # (InputReg[28] & (!InputReg[27] & (squared[42] & squared[44]))) ) ) )

	.dataa(!InputReg[28]),
	.datab(!InputReg[27]),
	.datac(!squared[42]),
	.datad(!squared[44]),
	.datae(!InputReg[26]),
	.dataf(!squared[43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~30 .extended_lut = "off";
defparam \LessThan0~30 .lut_mask = 64'h08AE00AA8AEF88EE;
defparam \LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N27
cyclonev_lcell_comb \LessThan0~31 (
// Equation(s):
// \LessThan0~31_combout  = ( InputReg[25] & ( !\LessThan0~30_combout  & ( ((!squared[41]) # ((!squared[40]) # (!\LessThan0~24_combout ))) # (InputReg[24]) ) ) ) # ( !InputReg[25] & ( !\LessThan0~30_combout  & ( (!\LessThan0~24_combout ) # ((!squared[41] & 
// ((!squared[40]) # (InputReg[24])))) ) ) )

	.dataa(!InputReg[24]),
	.datab(!squared[41]),
	.datac(!squared[40]),
	.datad(!\LessThan0~24_combout ),
	.datae(!InputReg[25]),
	.dataf(!\LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~31 .extended_lut = "off";
defparam \LessThan0~31 .lut_mask = 64'hFFC4FFFD00000000;
defparam \LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N51
cyclonev_lcell_comb \LessThan0~29 (
// Equation(s):
// \LessThan0~29_combout  = ( squared[41] & ( \LessThan0~24_combout  & ( (!\LessThan0~25_combout  & InputReg[25]) ) ) ) # ( !squared[41] & ( \LessThan0~24_combout  & ( (!\LessThan0~25_combout  & !InputReg[25]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~25_combout ),
	.datad(!InputReg[25]),
	.datae(!squared[41]),
	.dataf(!\LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~29 .extended_lut = "off";
defparam \LessThan0~29 .lut_mask = 64'h00000000F00000F0;
defparam \LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N3
cyclonev_lcell_comb \LessThan0~32 (
// Equation(s):
// \LessThan0~32_combout  = ( \LessThan0~31_combout  & ( \LessThan0~29_combout  & ( (!squared[39] & (((!squared[38]) # (InputReg[22])) # (InputReg[23]))) # (squared[39] & (InputReg[23] & ((!squared[38]) # (InputReg[22])))) ) ) ) # ( \LessThan0~31_combout  & 
// ( !\LessThan0~29_combout  ) )

	.dataa(!squared[39]),
	.datab(!InputReg[23]),
	.datac(!InputReg[22]),
	.datad(!squared[38]),
	.datae(!\LessThan0~31_combout ),
	.dataf(!\LessThan0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~32 .extended_lut = "off";
defparam \LessThan0~32 .lut_mask = 64'h0000FFFF0000BB2B;
defparam \LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N12
cyclonev_lcell_comb \LessThan0~33 (
// Equation(s):
// \LessThan0~33_combout  = ( squared[45] & ( !InputReg[29] ) ) # ( !squared[45] & ( InputReg[29] ) )

	.dataa(gnd),
	.datab(!InputReg[29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~33 .extended_lut = "off";
defparam \LessThan0~33 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N3
cyclonev_lcell_comb \Sqrt[0]~0 (
// Equation(s):
// \Sqrt[0]~0_combout  = ( squared[46] & ( !\LessThan0~33_combout  & ( (InputReg[30] & (!\Start~input_o  & (!InputReg[31] $ (squared[47])))) ) ) ) # ( !squared[46] & ( !\LessThan0~33_combout  & ( (!InputReg[30] & (!\Start~input_o  & (!InputReg[31] $ 
// (squared[47])))) ) ) )

	.dataa(!InputReg[31]),
	.datab(!InputReg[30]),
	.datac(!\Start~input_o ),
	.datad(!squared[47]),
	.datae(!squared[46]),
	.dataf(!\LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sqrt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sqrt[0]~0 .extended_lut = "off";
defparam \Sqrt[0]~0 .lut_mask = 64'h8040201000000000;
defparam \Sqrt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \InpNum[16]~input (
	.i(InpNum[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[16]~input_o ));
// synopsys translate_off
defparam \InpNum[16]~input .bus_hold = "false";
defparam \InpNum[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N47
dffeas \InputReg[16] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[16] .is_wysiwyg = "true";
defparam \InputReg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \InpNum[15]~input (
	.i(InpNum[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[15]~input_o ));
// synopsys translate_off
defparam \InpNum[15]~input .bus_hold = "false";
defparam \InpNum[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N11
dffeas \InputReg[15] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[15] .is_wysiwyg = "true";
defparam \InputReg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N38
cyclonev_io_ibuf \InpNum[18]~input (
	.i(InpNum[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[18]~input_o ));
// synopsys translate_off
defparam \InpNum[18]~input .bus_hold = "false";
defparam \InpNum[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N38
dffeas \InputReg[18] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[18] .is_wysiwyg = "true";
defparam \InputReg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N52
cyclonev_io_ibuf \InpNum[17]~input (
	.i(InpNum[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[17]~input_o ));
// synopsys translate_off
defparam \InpNum[17]~input .bus_hold = "false";
defparam \InpNum[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N41
dffeas \InputReg[17] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[17] .is_wysiwyg = "true";
defparam \InputReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N36
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( squared[33] & ( !InputReg[17] ) ) # ( !squared[33] & ( InputReg[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputReg[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \InpNum[19]~input (
	.i(InpNum[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[19]~input_o ));
// synopsys translate_off
defparam \InpNum[19]~input .bus_hold = "false";
defparam \InpNum[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N31
dffeas \InputReg[19] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[19] .is_wysiwyg = "true";
defparam \InputReg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N55
cyclonev_io_ibuf \InpNum[21]~input (
	.i(InpNum[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[21]~input_o ));
// synopsys translate_off
defparam \InpNum[21]~input .bus_hold = "false";
defparam \InpNum[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N17
dffeas \InputReg[21] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[21] .is_wysiwyg = "true";
defparam \InputReg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \InpNum[20]~input (
	.i(InpNum[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[20]~input_o ));
// synopsys translate_off
defparam \InpNum[20]~input .bus_hold = "false";
defparam \InpNum[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N2
dffeas \InputReg[20] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[20] .is_wysiwyg = "true";
defparam \InputReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N24
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( squared[37] & ( squared[36] & ( (InputReg[21] & (InputReg[20] & (!InputReg[19] $ (squared[35])))) ) ) ) # ( !squared[37] & ( squared[36] & ( (!InputReg[21] & (InputReg[20] & (!InputReg[19] $ (squared[35])))) ) ) ) # ( 
// squared[37] & ( !squared[36] & ( (InputReg[21] & (!InputReg[20] & (!InputReg[19] $ (squared[35])))) ) ) ) # ( !squared[37] & ( !squared[36] & ( (!InputReg[21] & (!InputReg[20] & (!InputReg[19] $ (squared[35])))) ) ) )

	.dataa(!InputReg[19]),
	.datab(!InputReg[21]),
	.datac(!InputReg[20]),
	.datad(!squared[35]),
	.datae(!squared[37]),
	.dataf(!squared[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h8040201008040201;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N6
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~14_combout  & ( (!\LessThan0~15_combout  & (!squared[34] $ (InputReg[18]))) ) )

	.dataa(!squared[34]),
	.datab(!InputReg[18]),
	.datac(!\LessThan0~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h0000000090909090;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N30
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( InputReg[19] & ( squared[36] & ( (!InputReg[20] & ((!InputReg[21]) # (squared[37]))) # (InputReg[20] & (!InputReg[21] & squared[37])) ) ) ) # ( !InputReg[19] & ( squared[36] & ( (!InputReg[21] & ((!InputReg[20]) # ((squared[35]) 
// # (squared[37])))) # (InputReg[21] & (squared[37] & ((!InputReg[20]) # (squared[35])))) ) ) ) # ( InputReg[19] & ( !squared[36] & ( (!InputReg[21] & squared[37]) ) ) ) # ( !InputReg[19] & ( !squared[36] & ( (!InputReg[21] & (((!InputReg[20] & 
// squared[35])) # (squared[37]))) # (InputReg[21] & (!InputReg[20] & (squared[37] & squared[35]))) ) ) )

	.dataa(!InputReg[20]),
	.datab(!InputReg[21]),
	.datac(!squared[37]),
	.datad(!squared[35]),
	.datae(!InputReg[19]),
	.dataf(!squared[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h0C8E0C0C8ECF8E8E;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N12
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( InputReg[18] & ( !\LessThan0~21_combout  & ( (!squared[34]) # (((!\LessThan0~14_combout ) # (!squared[33])) # (InputReg[17])) ) ) ) # ( !InputReg[18] & ( !\LessThan0~21_combout  & ( (!\LessThan0~14_combout ) # ((!squared[34] & 
// ((!squared[33]) # (InputReg[17])))) ) ) )

	.dataa(!squared[34]),
	.datab(!InputReg[17]),
	.datac(!\LessThan0~14_combout ),
	.datad(!squared[33]),
	.datae(!InputReg[18]),
	.dataf(!\LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'hFAF2FFFB00000000;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N0
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( \LessThan0~20_combout  & ( \LessThan0~22_combout  & ( (!squared[32] & ((!squared[31]) # ((InputReg[15]) # (InputReg[16])))) # (squared[32] & (InputReg[16] & ((!squared[31]) # (InputReg[15])))) ) ) ) # ( !\LessThan0~20_combout  & 
// ( \LessThan0~22_combout  ) )

	.dataa(!squared[32]),
	.datab(!squared[31]),
	.datac(!InputReg[16]),
	.datad(!InputReg[15]),
	.datae(!\LessThan0~20_combout ),
	.dataf(!\LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h00000000FFFF8EAF;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \InpNum[9]~input (
	.i(InpNum[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[9]~input_o ));
// synopsys translate_off
defparam \InpNum[9]~input .bus_hold = "false";
defparam \InpNum[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N35
dffeas \InputReg[9] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[9] .is_wysiwyg = "true";
defparam \InputReg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \InpNum[12]~input (
	.i(InpNum[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[12]~input_o ));
// synopsys translate_off
defparam \InpNum[12]~input .bus_hold = "false";
defparam \InpNum[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N35
dffeas \InputReg[12] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[12] .is_wysiwyg = "true";
defparam \InputReg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N52
cyclonev_io_ibuf \InpNum[11]~input (
	.i(InpNum[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[11]~input_o ));
// synopsys translate_off
defparam \InpNum[11]~input .bus_hold = "false";
defparam \InpNum[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N17
dffeas \InputReg[11] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[11] .is_wysiwyg = "true";
defparam \InputReg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \InpNum[8]~input (
	.i(InpNum[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[8]~input_o ));
// synopsys translate_off
defparam \InpNum[8]~input .bus_hold = "false";
defparam \InpNum[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N8
dffeas \InputReg[8] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[8] .is_wysiwyg = "true";
defparam \InputReg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \InpNum[10]~input (
	.i(InpNum[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[10]~input_o ));
// synopsys translate_off
defparam \InpNum[10]~input .bus_hold = "false";
defparam \InpNum[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N26
dffeas \InputReg[10] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[10] .is_wysiwyg = "true";
defparam \InputReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N48
cyclonev_lcell_comb \LessThan0~36 (
// Equation(s):
// \LessThan0~36_combout  = ( squared[27] & ( squared[24] & ( (InputReg[11] & (InputReg[8] & (!squared[26] $ (InputReg[10])))) ) ) ) # ( !squared[27] & ( squared[24] & ( (!InputReg[11] & (InputReg[8] & (!squared[26] $ (InputReg[10])))) ) ) ) # ( squared[27] 
// & ( !squared[24] & ( (InputReg[11] & (!InputReg[8] & (!squared[26] $ (InputReg[10])))) ) ) ) # ( !squared[27] & ( !squared[24] & ( (!InputReg[11] & (!InputReg[8] & (!squared[26] $ (InputReg[10])))) ) ) )

	.dataa(!InputReg[11]),
	.datab(!InputReg[8]),
	.datac(!squared[26]),
	.datad(!InputReg[10]),
	.datae(!squared[27]),
	.dataf(!squared[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~36 .extended_lut = "off";
defparam \LessThan0~36 .lut_mask = 64'h8008400420021001;
defparam \LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \InpNum[13]~input (
	.i(InpNum[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[13]~input_o ));
// synopsys translate_off
defparam \InpNum[13]~input .bus_hold = "false";
defparam \InpNum[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N14
dffeas \InputReg[13] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[13] .is_wysiwyg = "true";
defparam \InputReg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N21
cyclonev_io_ibuf \InpNum[14]~input (
	.i(InpNum[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[14]~input_o ));
// synopsys translate_off
defparam \InpNum[14]~input .bus_hold = "false";
defparam \InpNum[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y28_N47
dffeas \InputReg[14] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[14] .is_wysiwyg = "true";
defparam \InputReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N30
cyclonev_lcell_comb \LessThan0~37 (
// Equation(s):
// \LessThan0~37_combout  = ( squared[30] & ( squared[29] & ( (InputReg[13] & InputReg[14]) ) ) ) # ( !squared[30] & ( squared[29] & ( (InputReg[13] & !InputReg[14]) ) ) ) # ( squared[30] & ( !squared[29] & ( (!InputReg[13] & InputReg[14]) ) ) ) # ( 
// !squared[30] & ( !squared[29] & ( (!InputReg[13] & !InputReg[14]) ) ) )

	.dataa(gnd),
	.datab(!InputReg[13]),
	.datac(gnd),
	.datad(!InputReg[14]),
	.datae(!squared[30]),
	.dataf(!squared[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~37 .extended_lut = "off";
defparam \LessThan0~37 .lut_mask = 64'hCC0000CC33000033;
defparam \LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N12
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \LessThan0~36_combout  & ( \LessThan0~37_combout  & ( (!InputReg[9] & (!squared[25] & (!InputReg[12] $ (squared[28])))) # (InputReg[9] & (squared[25] & (!InputReg[12] $ (squared[28])))) ) ) )

	.dataa(!InputReg[9]),
	.datab(!InputReg[12]),
	.datac(!squared[28]),
	.datad(!squared[25]),
	.datae(!\LessThan0~36_combout ),
	.dataf(!\LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h0000000000008241;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N39
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( squared[32] & ( !InputReg[16] ) ) # ( !squared[32] & ( InputReg[16] ) )

	.dataa(!InputReg[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h55555555AAAAAAAA;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y28_N54
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( squared[31] & ( !InputReg[15] ) ) # ( !squared[31] & ( InputReg[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputReg[15]),
	.datad(gnd),
	.datae(!squared[31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N54
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( !\LessThan0~17_combout  & ( \LessThan0~14_combout  & ( (!\LessThan0~15_combout  & (!\LessThan0~16_combout  & (!squared[34] $ (InputReg[18])))) ) ) )

	.dataa(!squared[34]),
	.datab(!InputReg[18]),
	.datac(!\LessThan0~15_combout ),
	.datad(!\LessThan0~16_combout ),
	.datae(!\LessThan0~17_combout ),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h0000000090000000;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N3
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( squared[27] & ( !InputReg[11] ) ) # ( !squared[27] & ( InputReg[11] ) )

	.dataa(!InputReg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N36
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( squared[26] & ( !InputReg[10] ) ) # ( !squared[26] & ( InputReg[10] ) )

	.dataa(gnd),
	.datab(!InputReg[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N45
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( squared[24] & ( !InputReg[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!InputReg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!squared[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N24
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( squared[28] & ( squared[29] & ( (InputReg[12] & (InputReg[13] & (!squared[30] $ (InputReg[14])))) ) ) ) # ( !squared[28] & ( squared[29] & ( (!InputReg[12] & (InputReg[13] & (!squared[30] $ (InputReg[14])))) ) ) ) # ( squared[28] 
// & ( !squared[29] & ( (InputReg[12] & (!InputReg[13] & (!squared[30] $ (InputReg[14])))) ) ) ) # ( !squared[28] & ( !squared[29] & ( (!InputReg[12] & (!InputReg[13] & (!squared[30] $ (InputReg[14])))) ) ) )

	.dataa(!InputReg[12]),
	.datab(!InputReg[13]),
	.datac(!squared[30]),
	.datad(!InputReg[14]),
	.datae(!squared[28]),
	.dataf(!squared[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h8008400420021001;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N15
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \LessThan0~12_combout  & ( \LessThan0~6_combout  & ( (!\LessThan0~7_combout  & (!\LessThan0~8_combout  & ((!InputReg[9]) # (squared[25])))) ) ) ) # ( !\LessThan0~12_combout  & ( \LessThan0~6_combout  & ( (!\LessThan0~7_combout  
// & (!InputReg[9] & (squared[25] & !\LessThan0~8_combout ))) ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!InputReg[9]),
	.datac(!squared[25]),
	.datad(!\LessThan0~8_combout ),
	.datae(!\LessThan0~12_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h0000000008008A00;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \InpNum[4]~input (
	.i(InpNum[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[4]~input_o ));
// synopsys translate_off
defparam \InpNum[4]~input .bus_hold = "false";
defparam \InpNum[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y28_N55
dffeas \InputReg[4] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[4] .is_wysiwyg = "true";
defparam \InputReg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N4
cyclonev_io_ibuf \InpNum[6]~input (
	.i(InpNum[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[6]~input_o ));
// synopsys translate_off
defparam \InpNum[6]~input .bus_hold = "false";
defparam \InpNum[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N59
dffeas \InputReg[6] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[6] .is_wysiwyg = "true";
defparam \InputReg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \InpNum[7]~input (
	.i(InpNum[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[7]~input_o ));
// synopsys translate_off
defparam \InpNum[7]~input .bus_hold = "false";
defparam \InpNum[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y28_N12
cyclonev_lcell_comb \InputReg[7]~feeder (
// Equation(s):
// \InputReg[7]~feeder_combout  = ( \InpNum[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InpNum[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InputReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InputReg[7]~feeder .extended_lut = "off";
defparam \InputReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \InputReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y28_N14
dffeas \InputReg[7] (
	.clk(\gatedClk~combout ),
	.d(\InputReg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[7] .is_wysiwyg = "true";
defparam \InputReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N6
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( squared[22] & ( (!InputReg[6] & ((!InputReg[7]) # (squared[23]))) # (InputReg[6] & (!InputReg[7] & squared[23])) ) ) # ( !squared[22] & ( (!InputReg[7] & squared[23]) ) )

	.dataa(!InputReg[6]),
	.datab(!InputReg[7]),
	.datac(gnd),
	.datad(!squared[23]),
	.datae(gnd),
	.dataf(!squared[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00CC00CC88EE88EE;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \InpNum[5]~input (
	.i(InpNum[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[5]~input_o ));
// synopsys translate_off
defparam \InpNum[5]~input .bus_hold = "false";
defparam \InpNum[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y28_N20
dffeas \InputReg[5] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[5] .is_wysiwyg = "true";
defparam \InputReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N9
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( squared[22] & ( (InputReg[6] & (!InputReg[7] $ (squared[23]))) ) ) # ( !squared[22] & ( (!InputReg[6] & (!InputReg[7] $ (squared[23]))) ) )

	.dataa(!InputReg[6]),
	.datab(!InputReg[7]),
	.datac(gnd),
	.datad(!squared[23]),
	.datae(gnd),
	.dataf(!squared[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8822882244114411;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N18
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( InputReg[5] & ( \LessThan0~0_combout  & ( (!\LessThan0~4_combout  & (((!squared[20]) # (!squared[21])) # (InputReg[4]))) ) ) ) # ( !InputReg[5] & ( \LessThan0~0_combout  & ( (!squared[21] & (!\LessThan0~4_combout  & 
// ((!squared[20]) # (InputReg[4])))) ) ) ) # ( InputReg[5] & ( !\LessThan0~0_combout  & ( !\LessThan0~4_combout  ) ) ) # ( !InputReg[5] & ( !\LessThan0~0_combout  & ( !\LessThan0~4_combout  ) ) )

	.dataa(!InputReg[4]),
	.datab(!squared[20]),
	.datac(!squared[21]),
	.datad(!\LessThan0~4_combout ),
	.datae(!InputReg[5]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'hFF00FF00D000FD00;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N21
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( InputReg[14] & ( squared[29] & ( (squared[30] & ((!InputReg[13]) # ((!InputReg[12] & squared[28])))) ) ) ) # ( !InputReg[14] & ( squared[29] & ( (!InputReg[13]) # (((!InputReg[12] & squared[28])) # (squared[30])) ) ) ) # ( 
// InputReg[14] & ( !squared[29] & ( (!InputReg[13] & (!InputReg[12] & (squared[30] & squared[28]))) ) ) ) # ( !InputReg[14] & ( !squared[29] & ( ((!InputReg[13] & (!InputReg[12] & squared[28]))) # (squared[30]) ) ) )

	.dataa(!InputReg[13]),
	.datab(!InputReg[12]),
	.datac(!squared[30]),
	.datad(!squared[28]),
	.datae(!InputReg[14]),
	.dataf(!squared[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h0F8F0008AFEF0A0E;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y28_N39
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( !\LessThan0~10_combout  & ( \LessThan0~6_combout  & ( (!InputReg[11] & (!squared[27] & ((!squared[26]) # (InputReg[10])))) # (InputReg[11] & ((!squared[26]) # ((!squared[27]) # (InputReg[10])))) ) ) ) # ( !\LessThan0~10_combout  
// & ( !\LessThan0~6_combout  ) )

	.dataa(!squared[26]),
	.datab(!InputReg[10]),
	.datac(!InputReg[11]),
	.datad(!squared[27]),
	.datae(!\LessThan0~10_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'hFFFF0000BF0B0000;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N54
cyclonev_lcell_comb \LessThan0~34 (
// Equation(s):
// \LessThan0~34_combout  = ( InputReg[4] & ( squared[20] & ( (!squared[21] & (!InputReg[5] & (!InputReg[7] $ (squared[23])))) # (squared[21] & (InputReg[5] & (!InputReg[7] $ (squared[23])))) ) ) ) # ( !InputReg[4] & ( !squared[20] & ( (!squared[21] & 
// (!InputReg[5] & (!InputReg[7] $ (squared[23])))) # (squared[21] & (InputReg[5] & (!InputReg[7] $ (squared[23])))) ) ) )

	.dataa(!squared[21]),
	.datab(!InputReg[7]),
	.datac(!squared[23]),
	.datad(!InputReg[5]),
	.datae(!InputReg[4]),
	.dataf(!squared[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~34 .extended_lut = "off";
defparam \LessThan0~34 .lut_mask = 64'h8241000000008241;
defparam \LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \InpNum[2]~input (
	.i(InpNum[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[2]~input_o ));
// synopsys translate_off
defparam \InpNum[2]~input .bus_hold = "false";
defparam \InpNum[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y28_N2
dffeas \InputReg[2] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[2] .is_wysiwyg = "true";
defparam \InputReg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N38
cyclonev_io_ibuf \InpNum[3]~input (
	.i(InpNum[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[3]~input_o ));
// synopsys translate_off
defparam \InpNum[3]~input .bus_hold = "false";
defparam \InpNum[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y28_N40
dffeas \InputReg[3] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[3] .is_wysiwyg = "true";
defparam \InputReg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N39
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( squared[18] & ( (InputReg[2] & (!squared[19] $ (InputReg[3]))) ) ) # ( !squared[18] & ( (!InputReg[2] & (!squared[19] $ (InputReg[3]))) ) )

	.dataa(!squared[19]),
	.datab(gnd),
	.datac(!InputReg[2]),
	.datad(!InputReg[3]),
	.datae(gnd),
	.dataf(!squared[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N0
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( squared[18] & ( (!InputReg[3] & ((!InputReg[2]) # (squared[19]))) # (InputReg[3] & (squared[19] & !InputReg[2])) ) ) # ( !squared[18] & ( (!InputReg[3] & squared[19]) ) )

	.dataa(gnd),
	.datab(!InputReg[3]),
	.datac(!squared[19]),
	.datad(!InputReg[2]),
	.datae(gnd),
	.dataf(!squared[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0C0C0C0CCF0CCF0C;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N92
cyclonev_io_ibuf \InpNum[1]~input (
	.i(InpNum[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[1]~input_o ));
// synopsys translate_off
defparam \InpNum[1]~input .bus_hold = "false";
defparam \InpNum[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y28_N10
dffeas \InputReg[1] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[1] .is_wysiwyg = "true";
defparam \InputReg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N55
cyclonev_io_ibuf \InpNum[0]~input (
	.i(InpNum[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\InpNum[0]~input_o ));
// synopsys translate_off
defparam \InpNum[0]~input .bus_hold = "false";
defparam \InpNum[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y28_N44
dffeas \InputReg[0] (
	.clk(\gatedClk~combout ),
	.d(gnd),
	.asdata(\InpNum[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Start~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(InputReg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \InputReg[0] .is_wysiwyg = "true";
defparam \InputReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N42
cyclonev_lcell_comb \LessThan0~35 (
// Equation(s):
// \LessThan0~35_combout  = ( squared[17] & ( (!InputReg[1]) # ((squared[16] & !InputReg[0])) ) ) # ( !squared[17] & ( (!InputReg[1] & (squared[16] & !InputReg[0])) ) )

	.dataa(!InputReg[1]),
	.datab(gnd),
	.datac(!squared[16]),
	.datad(!InputReg[0]),
	.datae(gnd),
	.dataf(!squared[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~35 .extended_lut = "off";
defparam \LessThan0~35 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y28_N30
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \LessThan0~2_combout  & ( \LessThan0~35_combout  & ( (\LessThan0~34_combout  & (!InputReg[6] $ (squared[22]))) ) ) ) # ( !\LessThan0~2_combout  & ( \LessThan0~35_combout  & ( (\LessThan0~34_combout  & (\LessThan0~1_combout  & 
// (!InputReg[6] $ (squared[22])))) ) ) ) # ( \LessThan0~2_combout  & ( !\LessThan0~35_combout  & ( (\LessThan0~34_combout  & (!InputReg[6] $ (squared[22]))) ) ) )

	.dataa(!InputReg[6]),
	.datab(!squared[22]),
	.datac(!\LessThan0~34_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan0~2_combout ),
	.dataf(!\LessThan0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000090900090909;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N42
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \LessThan0~11_combout  & ( \LessThan0~3_combout  & ( (\LessThan0~18_combout  & ((\LessThan0~13_combout ) # (\LessThan0~9_combout ))) ) ) ) # ( !\LessThan0~11_combout  & ( \LessThan0~3_combout  & ( \LessThan0~18_combout  ) ) ) # 
// ( \LessThan0~11_combout  & ( !\LessThan0~3_combout  & ( (\LessThan0~18_combout  & (((\LessThan0~9_combout  & !\LessThan0~5_combout )) # (\LessThan0~13_combout ))) ) ) ) # ( !\LessThan0~11_combout  & ( !\LessThan0~3_combout  & ( \LessThan0~18_combout  ) ) 
// )

	.dataa(!\LessThan0~9_combout ),
	.datab(!\LessThan0~18_combout ),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~5_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h3333130333331313;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y28_N21
cyclonev_lcell_comb \Sqrt[0]~3 (
// Equation(s):
// \Sqrt[0]~3_combout  = ( \LessThan0~23_combout  & ( \LessThan0~19_combout  & ( (!\Sqrt[0]~2_combout  & ((!\Sqrt[0]~0_combout ) # ((!\LessThan0~28_combout  & \LessThan0~32_combout )))) ) ) ) # ( !\LessThan0~23_combout  & ( \LessThan0~19_combout  & ( 
// (!\Sqrt[0]~2_combout  & ((!\Sqrt[0]~0_combout ) # ((!\LessThan0~28_combout  & \LessThan0~32_combout )))) ) ) ) # ( \LessThan0~23_combout  & ( !\LessThan0~19_combout  & ( (!\Sqrt[0]~2_combout  & ((!\Sqrt[0]~0_combout ) # (\LessThan0~32_combout ))) ) ) ) # 
// ( !\LessThan0~23_combout  & ( !\LessThan0~19_combout  & ( (!\Sqrt[0]~2_combout  & ((!\Sqrt[0]~0_combout ) # ((!\LessThan0~28_combout  & \LessThan0~32_combout )))) ) ) )

	.dataa(!\Sqrt[0]~2_combout ),
	.datab(!\LessThan0~28_combout ),
	.datac(!\LessThan0~32_combout ),
	.datad(!\Sqrt[0]~0_combout ),
	.datae(!\LessThan0~23_combout ),
	.dataf(!\LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sqrt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sqrt[0]~3 .extended_lut = "off";
defparam \Sqrt[0]~3 .lut_mask = 64'hAA08AA0AAA08AA08;
defparam \Sqrt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y29_N32
dffeas \Sqrt[0] (
	.clk(\gatedClk~combout ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\Sqrt[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Sqrt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sqrt[0] .is_wysiwyg = "true";
defparam \Sqrt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
