INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sources_1/new/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sources_1/new/RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sources_1/new/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sources_1/new/RV32I_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
