#compilers #computer_science 

In [[Register Allocation|register allocation]], an interference [[Graph|graph]] is a representation of interfering [[Liveness Analysis#Register Live Range|live ranges]]. The [[Vertex|nodes]] of the graph are considered to be the virtual [[Register|registers]], and an [[Edge|edge]] is drawn between two nodes if their live ranges interfere.