#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  9 11:05:17 2019
# Process ID: 11020
# Current directory: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18284 C:\Users\maade\Desktop\ECE 410 LAB\LAB 2\lab2-sd\Part3_DNA\DNA_Sequence\DNA_Sequence.xpr
# Log file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/vivado.log
# Journal file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/USB Stuff/lab2-sd/DNA/DNA_Sequence' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 778.820 ; gain = 156.961
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceDetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8004a14fc6e44b0099818e54bd869653 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'sequencedetector' remains a black-box since it has no binding entity [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd:71]
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <clock_divider>.  Please compare the definition of block <clock_divider> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 856.980 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SequenceDetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SequenceDetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sources_1/new/dna.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dna'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dna_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8004a14fc6e44b0099818e54bd869653 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SequenceDetector_tb_behav xil_defaultlib.SequenceDetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'sequencedetector' remains a black-box since it has no binding entity [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd:71]
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <clock_divider>.  Please compare the definition of block <clock_divider> to its component declaration and its instantion to detect the mismatch. [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sim_1/new/dna_tb.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sequencedetector_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 868.555 ; gain = 1.938
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dna' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj dna_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.srcs/sources_1/new/dna.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dna'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8004a14fc6e44b0099818e54bd869653 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dna_behav xil_defaultlib.dna -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.dna
Built simulation snapshot dna_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/maade/Desktop/ECE -notrace
couldn't read file "C:/Users/maade/Desktop/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  9 11:12:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 955.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dna_behav -key {Behavioral:sim_1:Functional:dna} -tclbatch {dna.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dna.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 997.227 ; gain = 41.633
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dna_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 997.227 ; gain = 41.633
run all
run all
run all
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 997.227 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dna' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj dna_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8004a14fc6e44b0099818e54bd869653 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dna_behav xil_defaultlib.dna -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part3_DNA/DNA_Sequence/DNA_Sequence.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dna_behav -key {Behavioral:sim_1:Functional:dna} -tclbatch {dna.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dna.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 997.227 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dna_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 11:15:02 2019...
