<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tftg256-1" LaunchTime="1766049247">
  <File Type="PA-TCL" Name="TOP.tcl"/>
  <File Type="REPORTS-TCL" Name="TOP_reports.tcl"/>
  <File Type="RDS-RDS" Name="TOP.vds"/>
  <File Type="RDS-UTIL" Name="TOP_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TOP_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TOP.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/audio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/one_s_del.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/LED_SHIFTER.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/new/LED_SHIFTER.vhd"/>
        <Attr Name="ImportTime" Val="1707415312"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sp6_star_board_test/Receiver.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/imports/sp6_star_board_test/Receiver.vhd"/>
        <Attr Name="ImportTime" Val="1707413816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sp6_star_board_test/SEVEN_SIGMENT.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/imports/sp6_star_board_test/SEVEN_SIGMENT.vhd"/>
        <Attr Name="ImportTime" Val="1707413816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/TMDS_encoder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/TMDS_encoder.vhd"/>
        <Attr Name="ImportTime" Val="1718704655"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sp6_star_board_test/Transmitter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/imports/sp6_star_board_test/Transmitter.vhd"/>
        <Attr Name="ImportTime" Val="1707413816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sp6_star_board_test/UART.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/imports/sp6_star_board_test/UART.vhd"/>
        <Attr Name="ImportTime" Val="1707413816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/UART_CONTROL.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/new/UART_CONTROL.vhd"/>
        <Attr Name="ImportTime" Val="1707413817"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/VGA_control.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/new/VGA_control.vhd"/>
        <Attr Name="ImportTime" Val="1707413817"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dvid.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../15_EISLER_A7/ELSLER_FPGA/CAM_0V7670_HDMI/srcs/sources_1/imports/dvid.vhd"/>
        <Attr Name="ImportTime" Val="1718704655"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/lcd_4bit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/new/lcd_4bit.vhd"/>
        <Attr Name="ImportTime" Val="1707414276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sp6_star_board_test/top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/sources_1/imports/sp6_star_board_test/top.vhd"/>
        <Attr Name="ImportTime" Val="1707414555"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TOP"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/top.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_SP7_test/project_SP7_test/project_SP7_test.srcs/constrs_1/new/top.xdc"/>
        <Attr Name="ImportTime" Val="1707415160"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/top.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
</GenRun>
