<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>Conv_sysarr_dbbuf</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>Conv_sysarr_dbbuf</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>5.186</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>undef</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_68_1>
<Name>VITIS_LOOP_68_1</Name>
<TripCount>
<range>
<min>0</min>
<max>255</max>
</range>
</TripCount>
<Latency>0 ~ 255</Latency>
<AbsoluteTimeLatency>0 ns ~ 2.550 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_68_1>
<VITIS_LOOP_72_2>
<Name>VITIS_LOOP_72_2</Name>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_72_2>
<VITIS_LOOP_76_3>
<Name>VITIS_LOOP_76_3</Name>
<TripCount>
<range>
<min>0</min>
<max>16581375</max>
</range>
</TripCount>
<Latency>0 ~ 16581375</Latency>
<AbsoluteTimeLatency>0 ns ~ 0.166 sec</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_76_3>
<VITIS_LOOP_81_4_VITIS_LOOP_82_5>
<Name>VITIS_LOOP_81_4_VITIS_LOOP_82_5</Name>
<TripCount>
<range>
<min>0</min>
<max>3969</max>
</range>
</TripCount>
<Latency>0 ~ 134541371285370</Latency>
<AbsoluteTimeLatency>0 ns ~ 1.3e+06 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>33898052730</max>
</range>
</IterationLatency>
<PipelineDepth>22 ~ 33898052730</PipelineDepth>
<VITIS_LOOP_88_8>
<Name>VITIS_LOOP_88_8</Name>
<TripCount>4</TripCount>
<Latency>16 ~ 260124</Latency>
<AbsoluteTimeLatency>0.160 us ~ 2.601 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>65031</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 65031</PipelineDepth>
<VITIS_LOOP_89_9_VITIS_LOOP_90_10>
<Name>VITIS_LOOP_89_9_VITIS_LOOP_90_10</Name>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>0 ~ 65027</Latency>
<AbsoluteTimeLatency>0 ns ~ 0.650 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_89_9_VITIS_LOOP_90_10>
</VITIS_LOOP_88_8>
<VITIS_LOOP_100_11_VITIS_LOOP_102_12>
<Name>VITIS_LOOP_100_11_VITIS_LOOP_102_12</Name>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>0 ~ 33897792600</Latency>
<AbsoluteTimeLatency>0 ns ~ 338.978 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>84</min>
<max>521304</max>
</range>
</IterationLatency>
<PipelineDepth>84 ~ 521304</PipelineDepth>
<VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17>
<Name>VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17</Name>
<TripCount>
<range>
<min>0</min>
<max>260100</max>
</range>
</TripCount>
<Latency>4 ~ 260104</Latency>
<AbsoluteTimeLatency>40.000 ns ~ 2.601 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17>
<VITIS_LOOP_139_18>
<Name>VITIS_LOOP_139_18</Name>
<TripCount>
<range>
<min>6</min>
<max>65286</max>
</range>
</TripCount>
<Latency>67 ~ 261187</Latency>
<AbsoluteTimeLatency>0.670 us ~ 2.612 ms</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>48</PipelineDepth>
</VITIS_LOOP_139_18>
</VITIS_LOOP_100_11_VITIS_LOOP_102_12>
</VITIS_LOOP_81_4_VITIS_LOOP_82_5>
<VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24>
<Name>VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24</Name>
<TripCount>
<range>
<min>0</min>
<max>16386300</max>
</range>
</TripCount>
<Latency>2 ~ 16386303</Latency>
<AbsoluteTimeLatency>20.000 ns ~ 0.164 sec</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>23</BRAM_18K>
<AVAIL_BRAM>4320</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>47</DSP>
<AVAIL_DSP>6840</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3861</FF>
<AVAIL_FF>2364480</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>5658</LUT>
<AVAIL_LUT>1182240</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>960</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_dout</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_empty_n</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_read</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_dout</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_empty_n</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_read</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_dout</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_empty_n</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_read</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_din</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_full_n</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_write</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
