

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper514'
================================================================
* Date:           Sat Oct 15 13:01:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4497|     4497|  22.485 us|  22.485 us|  4497|  4497|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_1_fu_56  |C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_1  |      258|      258|   1.290 us|   1.290 us|  258|  258|       no|
        |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_fu_63    |C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1036_1_VITIS_LOOP_1037_2  |     4496|     4496|       281|          -|          -|    16|        no|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       36|      444|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|       50|      587|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_fu_63    |C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT    |        0|   0|   8|   71|    0|
    |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_1_fu_56  |C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_1  |        0|   0|  28|  373|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                           |                                                      |        0|   0|  36|  444|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper322_local_C_V  |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                 |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_84_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln1069_fu_78_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          11|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  37|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_152109_write  |   9|          2|    1|          2|
    |fifo_C_drain_PE_15_01853_read                  |   9|          2|    1|          2|
    |indvar_flatten7_fu_48                          |   9|          2|    5|         10|
    |local_C_V_address0                             |  14|          3|    4|         12|
    |local_C_V_ce0                                  |  14|          3|    1|          3|
    |local_C_V_ce1                                  |   9|          2|    1|          2|
    |local_C_V_we1                                  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 119|         25|   16|         42|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |ap_done_reg                                                                  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_1_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper514_Pipeline_VIT_fu_63_ap_start_reg    |  1|   0|    1|          0|
    |indvar_flatten7_fu_48                                                        |  5|   0|    5|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 14|   0|   14|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|    C_drain_IO_L1_out_boundary_wrapper514|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_din     |  out|  256|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_write   |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_PE_15_01853_dout                   |   in|   16|     ap_fifo|                 fifo_C_drain_PE_15_01853|       pointer|
|fifo_C_drain_PE_15_01853_empty_n                |   in|    1|     ap_fifo|                 fifo_C_drain_PE_15_01853|       pointer|
|fifo_C_drain_PE_15_01853_read                   |  out|    1|     ap_fifo|                 fifo_C_drain_PE_15_01853|       pointer|
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

