

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Jul 10 16:58:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.440 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2078077|  2078077| 20.781 ms | 20.781 ms |  2078077|  2078077|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  2078076|  2078076|     79926|          -|          -|    26|    no    |
        | + Col_Loop          |    79924|    79924|      3074|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     3072|     3072|        96|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |       87|       87|        29|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       27|       27|         9|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 15 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "br label %1" [conv_1.cpp:7]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln7, %Row_Loop_end ]" [conv_1.cpp:7]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.44ns)   --->   "%add_ln7 = add i10 %phi_mul, 26" [conv_1.cpp:7]   --->   Operation 25 'add' 'add_ln7' <Predicate = true> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%icmp_ln7 = icmp eq i5 %r_0, -6" [conv_1.cpp:7]   --->   Operation 26 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%r = add i5 %r_0, 1" [conv_1.cpp:7]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %7, label %Row_Loop_begin" [conv_1.cpp:7]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1.cpp:8]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [conv_1.cpp:8]   --->   Operation 31 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "br label %2" [conv_1.cpp:10]   --->   Operation 32 'br' <Predicate = (!icmp_ln7)> <Delay = 1.18>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [conv_1.cpp:40]   --->   Operation 33 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i5 %c_0, -6" [conv_1.cpp:10]   --->   Operation 35 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 36 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%c = add i5 %c_0, 1" [conv_1.cpp:10]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %Row_Loop_end, label %Col_Loop_begin" [conv_1.cpp:10]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1.cpp:11]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [conv_1.cpp:11]   --->   Operation 40 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %c_0 to i10" [conv_1.cpp:33]   --->   Operation 41 'zext' 'zext_ln33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.44ns)   --->   "%add_ln33 = add i10 %phi_mul, %zext_ln33" [conv_1.cpp:33]   --->   Operation 42 'add' 'add_ln33' <Predicate = (!icmp_ln10)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln33, i5 0)" [conv_1.cpp:13]   --->   Operation 43 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i15 %tmp_11 to i16" [conv_1.cpp:13]   --->   Operation 44 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.18ns)   --->   "br label %3" [conv_1.cpp:13]   --->   Operation 45 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_s)" [conv_1.cpp:39]   --->   Operation 46 'specregionend' 'empty_47' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [conv_1.cpp:7]   --->   Operation 47 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i6 %f_0, -32" [conv_1.cpp:13]   --->   Operation 49 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 50 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.37ns)   --->   "%f = add i6 %f_0, 1" [conv_1.cpp:13]   --->   Operation 51 'add' 'f' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Col_Loop_end, label %Filter1_Loop_begin" [conv_1.cpp:13]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1.cpp:14]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [conv_1.cpp:14]   --->   Operation 54 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %f_0 to i64" [conv_1.cpp:25]   --->   Operation 55 'zext' 'zext_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i6 %f_0 to i10" [conv_1.cpp:33]   --->   Operation 56 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i6 %f_0 to i16" [conv_1.cpp:33]   --->   Operation 57 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.56ns)   --->   "%add_ln33_2 = add i16 %zext_ln13, %zext_ln33_5" [conv_1.cpp:33]   --->   Operation 58 'add' 'add_ln33_2' <Predicate = (!icmp_ln13)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i16 %add_ln33_2 to i64" [conv_1.cpp:33]   --->   Operation 59 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln33_6" [conv_1.cpp:33]   --->   Operation 60 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.18ns)   --->   "br label %4" [conv_1.cpp:17]   --->   Operation 61 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_5)" [conv_1.cpp:38]   --->   Operation 62 'specregionend' 'empty_46' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [conv_1.cpp:10]   --->   Operation 63 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 64 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv_1.cpp:25]   --->   Operation 65 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %wr_0 to i5" [conv_1.cpp:17]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp eq i2 %wr_0, -1" [conv_1.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 68 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1.cpp:17]   --->   Operation 69 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv_1.cpp:17]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1.cpp:18]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [conv_1.cpp:18]   --->   Operation 72 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1.cpp:25]   --->   Operation 73 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i4 %tmp_10 to i5" [conv_1.cpp:25]   --->   Operation 74 'zext' 'zext_ln25_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.36ns)   --->   "%sub_ln25 = sub i5 %zext_ln25_10, %zext_ln17" [conv_1.cpp:25]   --->   Operation 75 'sub' 'sub_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.36ns)   --->   "%add_ln25 = add i5 %zext_ln17, %r_0" [conv_1.cpp:25]   --->   Operation 76 'add' 'add_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25, i5 0)" [conv_1.cpp:25]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i10 %tmp_12 to i11" [conv_1.cpp:25]   --->   Operation 78 'zext' 'zext_ln25_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln25, i2 0)" [conv_1.cpp:25]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln25_12 = zext i7 %tmp_13 to i11" [conv_1.cpp:25]   --->   Operation 80 'zext' 'zext_ln25_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.44ns)   --->   "%sub_ln25_1 = sub i11 %zext_ln25_11, %zext_ln25_12" [conv_1.cpp:25]   --->   Operation 81 'sub' 'sub_ln25_1' <Predicate = (!icmp_ln17)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.18ns)   --->   "br label %5" [conv_1.cpp:20]   --->   Operation 82 'br' <Predicate = (!icmp_ln17)> <Delay = 1.18>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln25" [conv_1.cpp:29]   --->   Operation 83 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:29]   --->   Operation 84 'load' 'conv_1_bias_load' <Predicate = (icmp_ln17)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 5.50>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_4, %6 ]" [conv_1.cpp:25]   --->   Operation 85 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 86 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %wc_0 to i5" [conv_1.cpp:20]   --->   Operation 87 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %wc_0, -1" [conv_1.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 89 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv_1.cpp:20]   --->   Operation 90 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %W_Row_Loop_end, label %6" [conv_1.cpp:20]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln25_13 = zext i2 %wc_0 to i5" [conv_1.cpp:25]   --->   Operation 92 'zext' 'zext_ln25_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln25_7 = add i5 %zext_ln25_13, %sub_ln25" [conv_1.cpp:25]   --->   Operation 93 'add' 'add_ln25_7' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25_7, i5 0)" [conv_1.cpp:25]   --->   Operation 94 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.44ns)   --->   "%add_ln25_8 = add i10 %zext_ln33_4, %tmp_36_cast" [conv_1.cpp:25]   --->   Operation 95 'add' 'add_ln25_8' <Predicate = (!icmp_ln20)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln25_14 = zext i10 %add_ln25_8 to i64" [conv_1.cpp:25]   --->   Operation 96 'zext' 'zext_ln25_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln25_14" [conv_1.cpp:25]   --->   Operation 97 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln25_2 = add i5 %c_0, %zext_ln20" [conv_1.cpp:25]   --->   Operation 98 'add' 'add_ln25_2' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln25_15 = zext i5 %add_ln25_2 to i11" [conv_1.cpp:25]   --->   Operation 99 'zext' 'zext_ln25_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.46ns)   --->   "%add_ln25_9 = add i11 %zext_ln25_15, %sub_ln25_1" [conv_1.cpp:25]   --->   Operation 100 'add' 'add_ln25_9' <Predicate = (!icmp_ln20)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i11 %add_ln25_9 to i64" [conv_1.cpp:25]   --->   Operation 101 'sext' 'sext_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln25" [conv_1.cpp:25]   --->   Operation 102 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:25]   --->   Operation 103 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 104 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:25]   --->   Operation 104 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_8)" [conv_1.cpp:28]   --->   Operation 105 'specregionend' 'empty_44' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [conv_1.cpp:17]   --->   Operation 106 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 107 [1/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:25]   --->   Operation 107 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 108 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:25]   --->   Operation 108 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 8.44>
ST_8 : Operation 109 [3/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 109 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.44>
ST_9 : Operation 110 [2/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 110 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.44>
ST_10 : Operation 111 [1/3] (8.44ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:25]   --->   Operation 111 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 112 [4/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 112 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 113 [3/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 113 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 114 [2/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 114 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1.cpp:21]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/4] (8.21ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [conv_1.cpp:25]   --->   Operation 116 'fadd' 'w_sum_4' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [conv_1.cpp:20]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 2.66>
ST_15 : Operation 118 [1/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:29]   --->   Operation 118 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 8.21>
ST_16 : Operation 119 [4/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 8.21>
ST_17 : Operation 120 [3/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 8.21>
ST_18 : Operation 121 [2/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 121 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 8.21>
ST_19 : Operation 122 [1/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1.cpp:29]   --->   Operation 122 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 3.78>
ST_20 : Operation 123 [2/2] (3.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1.cpp:32]   --->   Operation 123 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 7.06>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %w_sum to i32" [conv_1.cpp:32]   --->   Operation 124 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [conv_1.cpp:32]   --->   Operation 125 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [conv_1.cpp:32]   --->   Operation 126 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (1.12ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [conv_1.cpp:32]   --->   Operation 127 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (1.48ns)   --->   "%icmp_ln32_2 = icmp eq i23 %trunc_ln32, 0" [conv_1.cpp:32]   --->   Operation 128 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln32 = or i1 %icmp_ln32_2, %icmp_ln32" [conv_1.cpp:32]   --->   Operation 129 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/2] (3.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1.cpp:32]   --->   Operation 130 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_9" [conv_1.cpp:32]   --->   Operation 131 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln32, float %w_sum, float 0.000000e+00" [conv_1.cpp:32]   --->   Operation 132 'select' 'w_sum_5' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (2.66ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [conv_1.cpp:33]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_6)" [conv_1.cpp:37]   --->   Operation 134 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [conv_1.cpp:13]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln7               (br               ) [ 0111111111111111111111]
r_0                  (phi              ) [ 0010111111111111111111]
phi_mul              (phi              ) [ 0011111111111111111111]
add_ln7              (add              ) [ 0111111111111111111111]
icmp_ln7             (icmp             ) [ 0011111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000]
r                    (add              ) [ 0111111111111111111111]
br_ln7               (br               ) [ 0000000000000000000000]
specloopname_ln8     (specloopname     ) [ 0000000000000000000000]
tmp_s                (specregionbegin  ) [ 0001111111111111111111]
br_ln10              (br               ) [ 0011111111111111111111]
ret_ln40             (ret              ) [ 0000000000000000000000]
c_0                  (phi              ) [ 0001011111111110000000]
icmp_ln10            (icmp             ) [ 0011111111111111111111]
empty_40             (speclooptripcount) [ 0000000000000000000000]
c                    (add              ) [ 0011111111111111111111]
br_ln10              (br               ) [ 0000000000000000000000]
specloopname_ln11    (specloopname     ) [ 0000000000000000000000]
tmp_5                (specregionbegin  ) [ 0000111111111111111111]
zext_ln33            (zext             ) [ 0000000000000000000000]
add_ln33             (add              ) [ 0000000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln13            (zext             ) [ 0000111111111111111111]
br_ln13              (br               ) [ 0011111111111111111111]
empty_47             (specregionend    ) [ 0000000000000000000000]
br_ln7               (br               ) [ 0111111111111111111111]
f_0                  (phi              ) [ 0000100000000000000000]
icmp_ln13            (icmp             ) [ 0011111111111111111111]
empty_41             (speclooptripcount) [ 0000000000000000000000]
f                    (add              ) [ 0011111111111111111111]
br_ln13              (br               ) [ 0000000000000000000000]
specloopname_ln14    (specloopname     ) [ 0000000000000000000000]
tmp_6                (specregionbegin  ) [ 0000011111111111111111]
zext_ln25            (zext             ) [ 0000011111111110000000]
zext_ln33_4          (zext             ) [ 0000011111111110000000]
zext_ln33_5          (zext             ) [ 0000000000000000000000]
add_ln33_2           (add              ) [ 0000000000000000000000]
zext_ln33_6          (zext             ) [ 0000000000000000000000]
conv_out_addr        (getelementptr    ) [ 0000011111111111111111]
br_ln17              (br               ) [ 0011111111111111111111]
empty_46             (specregionend    ) [ 0000000000000000000000]
br_ln10              (br               ) [ 0011111111111111111111]
wr_0                 (phi              ) [ 0000010000000000000000]
w_sum_0              (phi              ) [ 0000011111111111111100]
zext_ln17            (zext             ) [ 0000000000000000000000]
icmp_ln17            (icmp             ) [ 0011111111111111111111]
empty_42             (speclooptripcount) [ 0000000000000000000000]
wr                   (add              ) [ 0011111111111111111111]
br_ln17              (br               ) [ 0000000000000000000000]
specloopname_ln18    (specloopname     ) [ 0000000000000000000000]
tmp_8                (specregionbegin  ) [ 0000001111111110000000]
tmp_10               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln25_10         (zext             ) [ 0000000000000000000000]
sub_ln25             (sub              ) [ 0000001111111110000000]
add_ln25             (add              ) [ 0000000000000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln25_11         (zext             ) [ 0000000000000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln25_12         (zext             ) [ 0000000000000000000000]
sub_ln25_1           (sub              ) [ 0000001111111110000000]
br_ln20              (br               ) [ 0011111111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 0000000000000001000000]
w_sum_1              (phi              ) [ 0011111111111111111111]
wc_0                 (phi              ) [ 0000001000000000000000]
zext_ln20            (zext             ) [ 0000000000000000000000]
icmp_ln20            (icmp             ) [ 0011111111111111111111]
empty_43             (speclooptripcount) [ 0000000000000000000000]
wc                   (add              ) [ 0011111111111111111111]
br_ln20              (br               ) [ 0000000000000000000000]
zext_ln25_13         (zext             ) [ 0000000000000000000000]
add_ln25_7           (add              ) [ 0000000000000000000000]
tmp_36_cast          (bitconcatenate   ) [ 0000000000000000000000]
add_ln25_8           (add              ) [ 0000000000000000000000]
zext_ln25_14         (zext             ) [ 0000000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 0000000100000000000000]
add_ln25_2           (add              ) [ 0000000000000000000000]
zext_ln25_15         (zext             ) [ 0000000000000000000000]
add_ln25_9           (add              ) [ 0000000000000000000000]
sext_ln25            (sext             ) [ 0000000000000000000000]
input_addr           (getelementptr    ) [ 0000000100000000000000]
empty_44             (specregionend    ) [ 0000000000000000000000]
br_ln17              (br               ) [ 0011111111111111111111]
conv_1_weights_0_loa (load             ) [ 0000000011100000000000]
input_load           (load             ) [ 0000000011100000000000]
tmp_7                (fmul             ) [ 0000000000011110000000]
specloopname_ln21    (specloopname     ) [ 0000000000000000000000]
w_sum_4              (fadd             ) [ 0011111111111111111111]
br_ln20              (br               ) [ 0011111111111111111111]
conv_1_bias_load     (load             ) [ 0000000000000000111100]
w_sum                (fadd             ) [ 0000000000000000000011]
bitcast_ln32         (bitcast          ) [ 0000000000000000000000]
tmp                  (partselect       ) [ 0000000000000000000000]
trunc_ln32           (trunc            ) [ 0000000000000000000000]
icmp_ln32            (icmp             ) [ 0000000000000000000000]
icmp_ln32_2          (icmp             ) [ 0000000000000000000000]
or_ln32              (or               ) [ 0000000000000000000000]
tmp_9                (fcmp             ) [ 0000000000000000000000]
and_ln32             (and              ) [ 0000000000000000000000]
w_sum_5              (select           ) [ 0000000000000000000000]
store_ln33           (store            ) [ 0000000000000000000000]
empty_45             (specregionend    ) [ 0000000000000000000000]
br_ln13              (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="conv_out_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="15" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv_1_bias_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="1"/>
<pin id="87" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_1_weights_0_add_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln33_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="8"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/21 "/>
</bind>
</comp>

<comp id="127" class="1005" name="r_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_mul_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_mul_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="f_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="f_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="wr_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="wr_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="w_sum_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="w_sum_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="w_sum_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="w_sum_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="wc_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="wc_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/11 w_sum/16 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln10_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln33_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln33_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_11_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln13_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="f_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln25_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln33_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln33_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln33_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="1"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln33_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_6/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln17_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln17_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="wr_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln25_10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_10/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln25_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln25_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="3"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_12_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln25_11_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_11/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln25_12_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_12/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln25_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln20_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln20_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="wc_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln25_13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_13/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln25_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="1"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_7/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_36_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln25_8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="2"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_8/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln25_14_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_14/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln25_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="3"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln25_15_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_15/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln25_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="1"/>
<pin id="447" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_9/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln25_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bitcast_ln32_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/21 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="0" index="3" bw="6" slack="0"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln32_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/21 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln32_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/21 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln32_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="23" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/21 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/21 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln32_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/21 "/>
</bind>
</comp>

<comp id="495" class="1004" name="w_sum_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="2"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/21 "/>
</bind>
</comp>

<comp id="503" class="1005" name="add_ln7_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="511" class="1005" name="r_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="519" class="1005" name="c_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="524" class="1005" name="zext_ln13_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="532" class="1005" name="f_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln25_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="542" class="1005" name="zext_ln33_4_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="2"/>
<pin id="544" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln33_4 "/>
</bind>
</comp>

<comp id="547" class="1005" name="conv_out_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="8"/>
<pin id="549" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="wr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="560" class="1005" name="sub_ln25_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="1"/>
<pin id="562" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="565" class="1005" name="sub_ln25_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="1"/>
<pin id="567" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="conv_1_bias_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="wc_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="583" class="1005" name="conv_1_weights_0_add_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="1"/>
<pin id="585" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="588" class="1005" name="input_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="1"/>
<pin id="590" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="593" class="1005" name="conv_1_weights_0_loa_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="598" class="1005" name="input_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_7_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="w_sum_4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="613" class="1005" name="conv_1_bias_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="w_sum_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="207"><net_src comp="185" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="197" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="185" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="143" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="131" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="131" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="155" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="155" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="155" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="139" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="167" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="167" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="167" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="167" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="167" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="324"><net_src comp="178" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="178" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="178" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="178" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="321" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="321" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="127" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="8" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="355" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="369" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="213" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="213" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="213" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="213" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="8" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="438"><net_src comp="151" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="391" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="454" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="457" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="467" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="74" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="230" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="502"><net_src comp="495" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="506"><net_src comp="235" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="514"><net_src comp="247" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="522"><net_src comp="259" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="527"><net_src comp="283" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="535"><net_src comp="293" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="540"><net_src comp="299" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="545"><net_src comp="303" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="550"><net_src comp="76" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="558"><net_src comp="331" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="563"><net_src comp="349" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="568"><net_src comp="385" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="573"><net_src comp="83" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="581"><net_src comp="401" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="586"><net_src comp="96" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="591"><net_src comp="103" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="596"><net_src comp="110" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="601"><net_src comp="116" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="606"><net_src comp="226" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="611"><net_src comp="220" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="616"><net_src comp="90" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="621"><net_src comp="220" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="495" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {21 }
 - Input state : 
	Port: conv_1 : input_r | {6 7 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_bias | {5 15 }
  - Chain level:
	State 1
	State 2
		add_ln7 : 1
		icmp_ln7 : 1
		r : 1
		br_ln7 : 2
	State 3
		icmp_ln10 : 1
		c : 1
		br_ln10 : 2
		zext_ln33 : 1
		add_ln33 : 2
		tmp_11 : 3
		zext_ln13 : 4
	State 4
		icmp_ln13 : 1
		f : 1
		br_ln13 : 2
		zext_ln25 : 1
		zext_ln33_4 : 1
		zext_ln33_5 : 1
		add_ln33_2 : 2
		zext_ln33_6 : 3
		conv_out_addr : 4
	State 5
		zext_ln17 : 1
		icmp_ln17 : 1
		wr : 1
		br_ln17 : 2
		tmp_10 : 1
		zext_ln25_10 : 2
		sub_ln25 : 3
		add_ln25 : 2
		tmp_12 : 3
		zext_ln25_11 : 4
		tmp_13 : 3
		zext_ln25_12 : 4
		sub_ln25_1 : 5
		conv_1_bias_load : 1
	State 6
		zext_ln20 : 1
		icmp_ln20 : 1
		wc : 1
		br_ln20 : 2
		zext_ln25_13 : 1
		add_ln25_7 : 2
		tmp_36_cast : 3
		add_ln25_8 : 4
		zext_ln25_14 : 5
		conv_1_weights_0_add : 6
		add_ln25_2 : 2
		zext_ln25_15 : 3
		add_ln25_9 : 4
		sext_ln25 : 5
		input_addr : 6
		conv_1_weights_0_loa : 7
		input_load : 7
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_2 : 2
		or_ln32 : 3
		and_ln32 : 3
		w_sum_5 : 3
		store_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_220     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_226     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln7_fu_235   |    0    |    0    |    17   |
|          |       r_fu_247      |    0    |    0    |    15   |
|          |       c_fu_259      |    0    |    0    |    15   |
|          |   add_ln33_fu_269   |    0    |    0    |    17   |
|          |       f_fu_293      |    0    |    0    |    15   |
|          |  add_ln33_2_fu_311  |    0    |    0    |    22   |
|    add   |      wr_fu_331      |    0    |    0    |    10   |
|          |   add_ln25_fu_355   |    0    |    0    |    15   |
|          |      wc_fu_401      |    0    |    0    |    10   |
|          |  add_ln25_7_fu_411  |    0    |    0    |    15   |
|          |  add_ln25_8_fu_424  |    0    |    0    |    17   |
|          |  add_ln25_2_fu_434  |    0    |    0    |    15   |
|          |  add_ln25_9_fu_444  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_230     |    0    |    66   |    66   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln7_fu_241   |    0    |    0    |    11   |
|          |   icmp_ln10_fu_253  |    0    |    0    |    11   |
|          |   icmp_ln13_fu_287  |    0    |    0    |    11   |
|   icmp   |   icmp_ln17_fu_325  |    0    |    0    |    8    |
|          |   icmp_ln20_fu_395  |    0    |    0    |    8    |
|          |   icmp_ln32_fu_471  |    0    |    0    |    11   |
|          |  icmp_ln32_2_fu_477 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_5_fu_495   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln25_fu_349   |    0    |    0    |    13   |
|          |  sub_ln25_1_fu_385  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln32_fu_483   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln32_fu_489   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln33_fu_265  |    0    |    0    |    0    |
|          |   zext_ln13_fu_283  |    0    |    0    |    0    |
|          |   zext_ln25_fu_299  |    0    |    0    |    0    |
|          |  zext_ln33_4_fu_303 |    0    |    0    |    0    |
|          |  zext_ln33_5_fu_307 |    0    |    0    |    0    |
|          |  zext_ln33_6_fu_316 |    0    |    0    |    0    |
|   zext   |   zext_ln17_fu_321  |    0    |    0    |    0    |
|          | zext_ln25_10_fu_345 |    0    |    0    |    0    |
|          | zext_ln25_11_fu_369 |    0    |    0    |    0    |
|          | zext_ln25_12_fu_381 |    0    |    0    |    0    |
|          |   zext_ln20_fu_391  |    0    |    0    |    0    |
|          | zext_ln25_13_fu_407 |    0    |    0    |    0    |
|          | zext_ln25_14_fu_429 |    0    |    0    |    0    |
|          | zext_ln25_15_fu_440 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_11_fu_275    |    0    |    0    |    0    |
|          |    tmp_10_fu_337    |    0    |    0    |    0    |
|bitconcatenate|    tmp_12_fu_361    |    0    |    0    |    0    |
|          |    tmp_13_fu_373    |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_416 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln25_fu_449  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_457     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln32_fu_467  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   763   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln7_reg_503      |   10   |
|         c_0_reg_151        |    5   |
|          c_reg_519         |    5   |
|  conv_1_bias_addr_reg_570  |    5   |
|  conv_1_bias_load_reg_613  |   32   |
|conv_1_weights_0_add_reg_583|    9   |
|conv_1_weights_0_loa_reg_593|   32   |
|    conv_out_addr_reg_547   |   15   |
|         f_0_reg_163        |    6   |
|          f_reg_532         |    6   |
|     input_addr_reg_588     |   10   |
|     input_load_reg_598     |   32   |
|       phi_mul_reg_139      |   10   |
|         r_0_reg_127        |    5   |
|          r_reg_511         |    5   |
|     sub_ln25_1_reg_565     |   11   |
|      sub_ln25_reg_560      |    5   |
|        tmp_7_reg_603       |   32   |
|       w_sum_0_reg_185      |   32   |
|       w_sum_1_reg_197      |   32   |
|       w_sum_4_reg_608      |   32   |
|        w_sum_reg_618       |   32   |
|        wc_0_reg_209        |    2   |
|         wc_reg_578         |    2   |
|        wr_0_reg_174        |    2   |
|         wr_reg_555         |    2   |
|      zext_ln13_reg_524     |   16   |
|      zext_ln25_reg_537     |   64   |
|     zext_ln33_4_reg_542    |   10   |
+----------------------------+--------+
|            Total           |   461  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_127    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_139  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_151    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_185  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  10.647 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |   763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   81   |
|  Register |    -   |    -   |   461  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   882  |   844  |
+-----------+--------+--------+--------+--------+
