Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: pb_fb_L2_cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pb_fb_L2_cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pb_fb_L2_cache"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : pb_fb_L2_cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" into library work
Parsing module <ncpu32k_cell_tdpram_aclkd_sclk>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 63: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 78: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" into library work
Parsing module <pb_fb_L2_cache>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 169: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 173: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 172: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 231: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pb_fb_L2_cache>.

Elaborating module <ncpu32k_cell_tdpram_aclkd_sclk(AW=13,DW=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pb_fb_L2_cache>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v".
        P_WAYS = 2
        P_SETS = 6
        P_LINE = 6
        L2_CH_AW = 25
        L2_CH_DW = 32
        ENABLE_BYPASS = -1
        CLEAR_ON_INIT = 1
    Found 64x13-bit single-port RAM <Mram_cache_addr_0> for signal <cache_addr_0>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_3> for signal <cache_lru_3>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_2> for signal <cache_lru_2>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_1> for signal <cache_lru_1>.
    Found 64x2-bit single-port RAM <Mram_cache_lru_0> for signal <cache_lru_0>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_1> for signal <cache_addr_1>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_2> for signal <cache_addr_2>.
    Found 64x13-bit single-port RAM <Mram_cache_addr_3> for signal <cache_addr_3>.
WARNING:Xst:3012 - Available block RAM resources offer a maximum of two write ports. You are apparently describing a RAM with 4 separate write ports for signal <cache_dirty>. The RAM will be expanded on registers.
    Found 2-bit register for signal <sdr_rd_r>.
    Found 2-bit register for signal <sdr_we_r>.
    Found 1-bit register for signal <sdr_cmd_bst_rd_req>.
    Found 1-bit register for signal <sdr_cmd_bst_we_req>.
    Found 1-bit register for signal <pending_r>.
    Found 25-bit register for signal <addr_r>.
    Found 32-bit register for signal <din_r>.
    Found 4-bit register for signal <size_msk_r>.
    Found 1-bit register for signal <mreq_r>.
    Found 5-bit register for signal <line_adr_cnt>.
    Found 16-bit register for signal <sdr_din>.
    Found 1-bit register for signal <line_adr_cnt_msb>.
    Found 1-bit register for signal <fls_req>.
    Found 19-bit register for signal <nl_baddr_r>.
    Found 3-bit register for signal <status_r>.
    Found 1-bit register for signal <nl_rd_r>.
    Found 9-bit register for signal <fls_cnt>.
    Found 1-bit register for signal <nl_we_r>.
    Found 1-bit register for signal <l2_ch_valid_r>.
    Found 23-bit register for signal <sdr_cmd_addr>.
    Found 1-bit register for signal <cache_v_ff_0>.
    Found 1-bit register for signal <cache_v_ff_1>.
    Found 1-bit register for signal <cache_v_ff_2>.
    Found 1-bit register for signal <cache_v_ff_3>.
    Found 1-bit register for signal <cache_v_ff_4>.
    Found 1-bit register for signal <cache_v_ff_5>.
    Found 1-bit register for signal <cache_v_ff_6>.
    Found 1-bit register for signal <cache_v_ff_7>.
    Found 1-bit register for signal <cache_v_ff_8>.
    Found 1-bit register for signal <cache_v_ff_9>.
    Found 1-bit register for signal <cache_v_ff_10>.
    Found 1-bit register for signal <cache_v_ff_11>.
    Found 1-bit register for signal <cache_v_ff_12>.
    Found 1-bit register for signal <cache_v_ff_13>.
    Found 1-bit register for signal <cache_v_ff_14>.
    Found 1-bit register for signal <cache_v_ff_15>.
    Found 1-bit register for signal <cache_v_ff_16>.
    Found 1-bit register for signal <cache_v_ff_17>.
    Found 1-bit register for signal <cache_v_ff_18>.
    Found 1-bit register for signal <cache_v_ff_19>.
    Found 1-bit register for signal <cache_v_ff_20>.
    Found 1-bit register for signal <cache_v_ff_21>.
    Found 1-bit register for signal <cache_v_ff_22>.
    Found 1-bit register for signal <cache_v_ff_23>.
    Found 1-bit register for signal <cache_v_ff_24>.
    Found 1-bit register for signal <cache_v_ff_25>.
    Found 1-bit register for signal <cache_v_ff_26>.
    Found 1-bit register for signal <cache_v_ff_27>.
    Found 1-bit register for signal <cache_v_ff_28>.
    Found 1-bit register for signal <cache_v_ff_29>.
    Found 1-bit register for signal <cache_v_ff_30>.
    Found 1-bit register for signal <cache_v_ff_31>.
    Found 1-bit register for signal <cache_v_ff_32>.
    Found 1-bit register for signal <cache_v_ff_33>.
    Found 1-bit register for signal <cache_v_ff_34>.
    Found 1-bit register for signal <cache_v_ff_35>.
    Found 1-bit register for signal <cache_v_ff_36>.
    Found 1-bit register for signal <cache_v_ff_37>.
    Found 1-bit register for signal <cache_v_ff_38>.
    Found 1-bit register for signal <cache_v_ff_39>.
    Found 1-bit register for signal <cache_v_ff_40>.
    Found 1-bit register for signal <cache_v_ff_41>.
    Found 1-bit register for signal <cache_v_ff_42>.
    Found 1-bit register for signal <cache_v_ff_43>.
    Found 1-bit register for signal <cache_v_ff_44>.
    Found 1-bit register for signal <cache_v_ff_45>.
    Found 1-bit register for signal <cache_v_ff_46>.
    Found 1-bit register for signal <cache_v_ff_47>.
    Found 1-bit register for signal <cache_v_ff_48>.
    Found 1-bit register for signal <cache_v_ff_49>.
    Found 1-bit register for signal <cache_v_ff_50>.
    Found 1-bit register for signal <cache_v_ff_51>.
    Found 1-bit register for signal <cache_v_ff_52>.
    Found 1-bit register for signal <cache_v_ff_53>.
    Found 1-bit register for signal <cache_v_ff_54>.
    Found 1-bit register for signal <cache_v_ff_55>.
    Found 1-bit register for signal <cache_v_ff_56>.
    Found 1-bit register for signal <cache_v_ff_57>.
    Found 1-bit register for signal <cache_v_ff_58>.
    Found 1-bit register for signal <cache_v_ff_59>.
    Found 1-bit register for signal <cache_v_ff_60>.
    Found 1-bit register for signal <cache_v_ff_61>.
    Found 1-bit register for signal <cache_v_ff_62>.
    Found 1-bit register for signal <cache_v_ff_63>.
    Found 1-bit register for signal <cache_v_ff_64>.
    Found 1-bit register for signal <cache_v_ff_65>.
    Found 1-bit register for signal <cache_v_ff_66>.
    Found 1-bit register for signal <cache_v_ff_67>.
    Found 1-bit register for signal <cache_v_ff_68>.
    Found 1-bit register for signal <cache_v_ff_69>.
    Found 1-bit register for signal <cache_v_ff_70>.
    Found 1-bit register for signal <cache_v_ff_71>.
    Found 1-bit register for signal <cache_v_ff_72>.
    Found 1-bit register for signal <cache_v_ff_73>.
    Found 1-bit register for signal <cache_v_ff_74>.
    Found 1-bit register for signal <cache_v_ff_75>.
    Found 1-bit register for signal <cache_v_ff_76>.
    Found 1-bit register for signal <cache_v_ff_77>.
    Found 1-bit register for signal <cache_v_ff_78>.
    Found 1-bit register for signal <cache_v_ff_79>.
    Found 1-bit register for signal <cache_v_ff_80>.
    Found 1-bit register for signal <cache_v_ff_81>.
    Found 1-bit register for signal <cache_v_ff_82>.
    Found 1-bit register for signal <cache_v_ff_83>.
    Found 1-bit register for signal <cache_v_ff_84>.
    Found 1-bit register for signal <cache_v_ff_85>.
    Found 1-bit register for signal <cache_v_ff_86>.
    Found 1-bit register for signal <cache_v_ff_87>.
    Found 1-bit register for signal <cache_v_ff_88>.
    Found 1-bit register for signal <cache_v_ff_89>.
    Found 1-bit register for signal <cache_v_ff_90>.
    Found 1-bit register for signal <cache_v_ff_91>.
    Found 1-bit register for signal <cache_v_ff_92>.
    Found 1-bit register for signal <cache_v_ff_93>.
    Found 1-bit register for signal <cache_v_ff_94>.
    Found 1-bit register for signal <cache_v_ff_95>.
    Found 1-bit register for signal <cache_v_ff_96>.
    Found 1-bit register for signal <cache_v_ff_97>.
    Found 1-bit register for signal <cache_v_ff_98>.
    Found 1-bit register for signal <cache_v_ff_99>.
    Found 1-bit register for signal <cache_v_ff_100>.
    Found 1-bit register for signal <cache_v_ff_101>.
    Found 1-bit register for signal <cache_v_ff_102>.
    Found 1-bit register for signal <cache_v_ff_103>.
    Found 1-bit register for signal <cache_v_ff_104>.
    Found 1-bit register for signal <cache_v_ff_105>.
    Found 1-bit register for signal <cache_v_ff_106>.
    Found 1-bit register for signal <cache_v_ff_107>.
    Found 1-bit register for signal <cache_v_ff_108>.
    Found 1-bit register for signal <cache_v_ff_109>.
    Found 1-bit register for signal <cache_v_ff_110>.
    Found 1-bit register for signal <cache_v_ff_111>.
    Found 1-bit register for signal <cache_v_ff_112>.
    Found 1-bit register for signal <cache_v_ff_113>.
    Found 1-bit register for signal <cache_v_ff_114>.
    Found 1-bit register for signal <cache_v_ff_115>.
    Found 1-bit register for signal <cache_v_ff_116>.
    Found 1-bit register for signal <cache_v_ff_117>.
    Found 1-bit register for signal <cache_v_ff_118>.
    Found 1-bit register for signal <cache_v_ff_119>.
    Found 1-bit register for signal <cache_v_ff_120>.
    Found 1-bit register for signal <cache_v_ff_121>.
    Found 1-bit register for signal <cache_v_ff_122>.
    Found 1-bit register for signal <cache_v_ff_123>.
    Found 1-bit register for signal <cache_v_ff_124>.
    Found 1-bit register for signal <cache_v_ff_125>.
    Found 1-bit register for signal <cache_v_ff_126>.
    Found 1-bit register for signal <cache_v_ff_127>.
    Found 1-bit register for signal <cache_v_ff_128>.
    Found 1-bit register for signal <cache_v_ff_129>.
    Found 1-bit register for signal <cache_v_ff_130>.
    Found 1-bit register for signal <cache_v_ff_131>.
    Found 1-bit register for signal <cache_v_ff_132>.
    Found 1-bit register for signal <cache_v_ff_133>.
    Found 1-bit register for signal <cache_v_ff_134>.
    Found 1-bit register for signal <cache_v_ff_135>.
    Found 1-bit register for signal <cache_v_ff_136>.
    Found 1-bit register for signal <cache_v_ff_137>.
    Found 1-bit register for signal <cache_v_ff_138>.
    Found 1-bit register for signal <cache_v_ff_139>.
    Found 1-bit register for signal <cache_v_ff_140>.
    Found 1-bit register for signal <cache_v_ff_141>.
    Found 1-bit register for signal <cache_v_ff_142>.
    Found 1-bit register for signal <cache_v_ff_143>.
    Found 1-bit register for signal <cache_v_ff_144>.
    Found 1-bit register for signal <cache_v_ff_145>.
    Found 1-bit register for signal <cache_v_ff_146>.
    Found 1-bit register for signal <cache_v_ff_147>.
    Found 1-bit register for signal <cache_v_ff_148>.
    Found 1-bit register for signal <cache_v_ff_149>.
    Found 1-bit register for signal <cache_v_ff_150>.
    Found 1-bit register for signal <cache_v_ff_151>.
    Found 1-bit register for signal <cache_v_ff_152>.
    Found 1-bit register for signal <cache_v_ff_153>.
    Found 1-bit register for signal <cache_v_ff_154>.
    Found 1-bit register for signal <cache_v_ff_155>.
    Found 1-bit register for signal <cache_v_ff_156>.
    Found 1-bit register for signal <cache_v_ff_157>.
    Found 1-bit register for signal <cache_v_ff_158>.
    Found 1-bit register for signal <cache_v_ff_159>.
    Found 1-bit register for signal <cache_v_ff_160>.
    Found 1-bit register for signal <cache_v_ff_161>.
    Found 1-bit register for signal <cache_v_ff_162>.
    Found 1-bit register for signal <cache_v_ff_163>.
    Found 1-bit register for signal <cache_v_ff_164>.
    Found 1-bit register for signal <cache_v_ff_165>.
    Found 1-bit register for signal <cache_v_ff_166>.
    Found 1-bit register for signal <cache_v_ff_167>.
    Found 1-bit register for signal <cache_v_ff_168>.
    Found 1-bit register for signal <cache_v_ff_169>.
    Found 1-bit register for signal <cache_v_ff_170>.
    Found 1-bit register for signal <cache_v_ff_171>.
    Found 1-bit register for signal <cache_v_ff_172>.
    Found 1-bit register for signal <cache_v_ff_173>.
    Found 1-bit register for signal <cache_v_ff_174>.
    Found 1-bit register for signal <cache_v_ff_175>.
    Found 1-bit register for signal <cache_v_ff_176>.
    Found 1-bit register for signal <cache_v_ff_177>.
    Found 1-bit register for signal <cache_v_ff_178>.
    Found 1-bit register for signal <cache_v_ff_179>.
    Found 1-bit register for signal <cache_v_ff_180>.
    Found 1-bit register for signal <cache_v_ff_181>.
    Found 1-bit register for signal <cache_v_ff_182>.
    Found 1-bit register for signal <cache_v_ff_183>.
    Found 1-bit register for signal <cache_v_ff_184>.
    Found 1-bit register for signal <cache_v_ff_185>.
    Found 1-bit register for signal <cache_v_ff_186>.
    Found 1-bit register for signal <cache_v_ff_187>.
    Found 1-bit register for signal <cache_v_ff_188>.
    Found 1-bit register for signal <cache_v_ff_189>.
    Found 1-bit register for signal <cache_v_ff_190>.
    Found 1-bit register for signal <cache_v_ff_191>.
    Found 1-bit register for signal <cache_v_ff_192>.
    Found 1-bit register for signal <cache_v_ff_193>.
    Found 1-bit register for signal <cache_v_ff_194>.
    Found 1-bit register for signal <cache_v_ff_195>.
    Found 1-bit register for signal <cache_v_ff_196>.
    Found 1-bit register for signal <cache_v_ff_197>.
    Found 1-bit register for signal <cache_v_ff_198>.
    Found 1-bit register for signal <cache_v_ff_199>.
    Found 1-bit register for signal <cache_v_ff_200>.
    Found 1-bit register for signal <cache_v_ff_201>.
    Found 1-bit register for signal <cache_v_ff_202>.
    Found 1-bit register for signal <cache_v_ff_203>.
    Found 1-bit register for signal <cache_v_ff_204>.
    Found 1-bit register for signal <cache_v_ff_205>.
    Found 1-bit register for signal <cache_v_ff_206>.
    Found 1-bit register for signal <cache_v_ff_207>.
    Found 1-bit register for signal <cache_v_ff_208>.
    Found 1-bit register for signal <cache_v_ff_209>.
    Found 1-bit register for signal <cache_v_ff_210>.
    Found 1-bit register for signal <cache_v_ff_211>.
    Found 1-bit register for signal <cache_v_ff_212>.
    Found 1-bit register for signal <cache_v_ff_213>.
    Found 1-bit register for signal <cache_v_ff_214>.
    Found 1-bit register for signal <cache_v_ff_215>.
    Found 1-bit register for signal <cache_v_ff_216>.
    Found 1-bit register for signal <cache_v_ff_217>.
    Found 1-bit register for signal <cache_v_ff_218>.
    Found 1-bit register for signal <cache_v_ff_219>.
    Found 1-bit register for signal <cache_v_ff_220>.
    Found 1-bit register for signal <cache_v_ff_221>.
    Found 1-bit register for signal <cache_v_ff_222>.
    Found 1-bit register for signal <cache_v_ff_223>.
    Found 1-bit register for signal <cache_v_ff_224>.
    Found 1-bit register for signal <cache_v_ff_225>.
    Found 1-bit register for signal <cache_v_ff_226>.
    Found 1-bit register for signal <cache_v_ff_227>.
    Found 1-bit register for signal <cache_v_ff_228>.
    Found 1-bit register for signal <cache_v_ff_229>.
    Found 1-bit register for signal <cache_v_ff_230>.
    Found 1-bit register for signal <cache_v_ff_231>.
    Found 1-bit register for signal <cache_v_ff_232>.
    Found 1-bit register for signal <cache_v_ff_233>.
    Found 1-bit register for signal <cache_v_ff_234>.
    Found 1-bit register for signal <cache_v_ff_235>.
    Found 1-bit register for signal <cache_v_ff_236>.
    Found 1-bit register for signal <cache_v_ff_237>.
    Found 1-bit register for signal <cache_v_ff_238>.
    Found 1-bit register for signal <cache_v_ff_239>.
    Found 1-bit register for signal <cache_v_ff_240>.
    Found 1-bit register for signal <cache_v_ff_241>.
    Found 1-bit register for signal <cache_v_ff_242>.
    Found 1-bit register for signal <cache_v_ff_243>.
    Found 1-bit register for signal <cache_v_ff_244>.
    Found 1-bit register for signal <cache_v_ff_245>.
    Found 1-bit register for signal <cache_v_ff_246>.
    Found 1-bit register for signal <cache_v_ff_247>.
    Found 1-bit register for signal <cache_v_ff_248>.
    Found 1-bit register for signal <cache_v_ff_249>.
    Found 1-bit register for signal <cache_v_ff_250>.
    Found 1-bit register for signal <cache_v_ff_251>.
    Found 1-bit register for signal <cache_v_ff_252>.
    Found 1-bit register for signal <cache_v_ff_253>.
    Found 1-bit register for signal <cache_v_ff_254>.
    Found 1-bit register for signal <cache_v_ff_255>.
    Found 1-bit register for signal <cache_dirty_ff_0>.
    Found 1-bit register for signal <cache_dirty_ff_1>.
    Found 1-bit register for signal <cache_dirty_ff_2>.
    Found 1-bit register for signal <cache_dirty_ff_3>.
    Found 1-bit register for signal <cache_dirty_ff_4>.
    Found 1-bit register for signal <cache_dirty_ff_5>.
    Found 1-bit register for signal <cache_dirty_ff_6>.
    Found 1-bit register for signal <cache_dirty_ff_7>.
    Found 1-bit register for signal <cache_dirty_ff_8>.
    Found 1-bit register for signal <cache_dirty_ff_9>.
    Found 1-bit register for signal <cache_dirty_ff_10>.
    Found 1-bit register for signal <cache_dirty_ff_11>.
    Found 1-bit register for signal <cache_dirty_ff_12>.
    Found 1-bit register for signal <cache_dirty_ff_13>.
    Found 1-bit register for signal <cache_dirty_ff_14>.
    Found 1-bit register for signal <cache_dirty_ff_15>.
    Found 1-bit register for signal <cache_dirty_ff_16>.
    Found 1-bit register for signal <cache_dirty_ff_17>.
    Found 1-bit register for signal <cache_dirty_ff_18>.
    Found 1-bit register for signal <cache_dirty_ff_19>.
    Found 1-bit register for signal <cache_dirty_ff_20>.
    Found 1-bit register for signal <cache_dirty_ff_21>.
    Found 1-bit register for signal <cache_dirty_ff_22>.
    Found 1-bit register for signal <cache_dirty_ff_23>.
    Found 1-bit register for signal <cache_dirty_ff_24>.
    Found 1-bit register for signal <cache_dirty_ff_25>.
    Found 1-bit register for signal <cache_dirty_ff_26>.
    Found 1-bit register for signal <cache_dirty_ff_27>.
    Found 1-bit register for signal <cache_dirty_ff_28>.
    Found 1-bit register for signal <cache_dirty_ff_29>.
    Found 1-bit register for signal <cache_dirty_ff_30>.
    Found 1-bit register for signal <cache_dirty_ff_31>.
    Found 1-bit register for signal <cache_dirty_ff_32>.
    Found 1-bit register for signal <cache_dirty_ff_33>.
    Found 1-bit register for signal <cache_dirty_ff_34>.
    Found 1-bit register for signal <cache_dirty_ff_35>.
    Found 1-bit register for signal <cache_dirty_ff_36>.
    Found 1-bit register for signal <cache_dirty_ff_37>.
    Found 1-bit register for signal <cache_dirty_ff_38>.
    Found 1-bit register for signal <cache_dirty_ff_39>.
    Found 1-bit register for signal <cache_dirty_ff_40>.
    Found 1-bit register for signal <cache_dirty_ff_41>.
    Found 1-bit register for signal <cache_dirty_ff_42>.
    Found 1-bit register for signal <cache_dirty_ff_43>.
    Found 1-bit register for signal <cache_dirty_ff_44>.
    Found 1-bit register for signal <cache_dirty_ff_45>.
    Found 1-bit register for signal <cache_dirty_ff_46>.
    Found 1-bit register for signal <cache_dirty_ff_47>.
    Found 1-bit register for signal <cache_dirty_ff_48>.
    Found 1-bit register for signal <cache_dirty_ff_49>.
    Found 1-bit register for signal <cache_dirty_ff_50>.
    Found 1-bit register for signal <cache_dirty_ff_51>.
    Found 1-bit register for signal <cache_dirty_ff_52>.
    Found 1-bit register for signal <cache_dirty_ff_53>.
    Found 1-bit register for signal <cache_dirty_ff_54>.
    Found 1-bit register for signal <cache_dirty_ff_55>.
    Found 1-bit register for signal <cache_dirty_ff_56>.
    Found 1-bit register for signal <cache_dirty_ff_57>.
    Found 1-bit register for signal <cache_dirty_ff_58>.
    Found 1-bit register for signal <cache_dirty_ff_59>.
    Found 1-bit register for signal <cache_dirty_ff_60>.
    Found 1-bit register for signal <cache_dirty_ff_61>.
    Found 1-bit register for signal <cache_dirty_ff_62>.
    Found 1-bit register for signal <cache_dirty_ff_63>.
    Found 1-bit register for signal <cache_dirty_ff_64>.
    Found 1-bit register for signal <cache_dirty_ff_65>.
    Found 1-bit register for signal <cache_dirty_ff_66>.
    Found 1-bit register for signal <cache_dirty_ff_67>.
    Found 1-bit register for signal <cache_dirty_ff_68>.
    Found 1-bit register for signal <cache_dirty_ff_69>.
    Found 1-bit register for signal <cache_dirty_ff_70>.
    Found 1-bit register for signal <cache_dirty_ff_71>.
    Found 1-bit register for signal <cache_dirty_ff_72>.
    Found 1-bit register for signal <cache_dirty_ff_73>.
    Found 1-bit register for signal <cache_dirty_ff_74>.
    Found 1-bit register for signal <cache_dirty_ff_75>.
    Found 1-bit register for signal <cache_dirty_ff_76>.
    Found 1-bit register for signal <cache_dirty_ff_77>.
    Found 1-bit register for signal <cache_dirty_ff_78>.
    Found 1-bit register for signal <cache_dirty_ff_79>.
    Found 1-bit register for signal <cache_dirty_ff_80>.
    Found 1-bit register for signal <cache_dirty_ff_81>.
    Found 1-bit register for signal <cache_dirty_ff_82>.
    Found 1-bit register for signal <cache_dirty_ff_83>.
    Found 1-bit register for signal <cache_dirty_ff_84>.
    Found 1-bit register for signal <cache_dirty_ff_85>.
    Found 1-bit register for signal <cache_dirty_ff_86>.
    Found 1-bit register for signal <cache_dirty_ff_87>.
    Found 1-bit register for signal <cache_dirty_ff_88>.
    Found 1-bit register for signal <cache_dirty_ff_89>.
    Found 1-bit register for signal <cache_dirty_ff_90>.
    Found 1-bit register for signal <cache_dirty_ff_91>.
    Found 1-bit register for signal <cache_dirty_ff_92>.
    Found 1-bit register for signal <cache_dirty_ff_93>.
    Found 1-bit register for signal <cache_dirty_ff_94>.
    Found 1-bit register for signal <cache_dirty_ff_95>.
    Found 1-bit register for signal <cache_dirty_ff_96>.
    Found 1-bit register for signal <cache_dirty_ff_97>.
    Found 1-bit register for signal <cache_dirty_ff_98>.
    Found 1-bit register for signal <cache_dirty_ff_99>.
    Found 1-bit register for signal <cache_dirty_ff_100>.
    Found 1-bit register for signal <cache_dirty_ff_101>.
    Found 1-bit register for signal <cache_dirty_ff_102>.
    Found 1-bit register for signal <cache_dirty_ff_103>.
    Found 1-bit register for signal <cache_dirty_ff_104>.
    Found 1-bit register for signal <cache_dirty_ff_105>.
    Found 1-bit register for signal <cache_dirty_ff_106>.
    Found 1-bit register for signal <cache_dirty_ff_107>.
    Found 1-bit register for signal <cache_dirty_ff_108>.
    Found 1-bit register for signal <cache_dirty_ff_109>.
    Found 1-bit register for signal <cache_dirty_ff_110>.
    Found 1-bit register for signal <cache_dirty_ff_111>.
    Found 1-bit register for signal <cache_dirty_ff_112>.
    Found 1-bit register for signal <cache_dirty_ff_113>.
    Found 1-bit register for signal <cache_dirty_ff_114>.
    Found 1-bit register for signal <cache_dirty_ff_115>.
    Found 1-bit register for signal <cache_dirty_ff_116>.
    Found 1-bit register for signal <cache_dirty_ff_117>.
    Found 1-bit register for signal <cache_dirty_ff_118>.
    Found 1-bit register for signal <cache_dirty_ff_119>.
    Found 1-bit register for signal <cache_dirty_ff_120>.
    Found 1-bit register for signal <cache_dirty_ff_121>.
    Found 1-bit register for signal <cache_dirty_ff_122>.
    Found 1-bit register for signal <cache_dirty_ff_123>.
    Found 1-bit register for signal <cache_dirty_ff_124>.
    Found 1-bit register for signal <cache_dirty_ff_125>.
    Found 1-bit register for signal <cache_dirty_ff_126>.
    Found 1-bit register for signal <cache_dirty_ff_127>.
    Found 1-bit register for signal <cache_dirty_ff_128>.
    Found 1-bit register for signal <cache_dirty_ff_129>.
    Found 1-bit register for signal <cache_dirty_ff_130>.
    Found 1-bit register for signal <cache_dirty_ff_131>.
    Found 1-bit register for signal <cache_dirty_ff_132>.
    Found 1-bit register for signal <cache_dirty_ff_133>.
    Found 1-bit register for signal <cache_dirty_ff_134>.
    Found 1-bit register for signal <cache_dirty_ff_135>.
    Found 1-bit register for signal <cache_dirty_ff_136>.
    Found 1-bit register for signal <cache_dirty_ff_137>.
    Found 1-bit register for signal <cache_dirty_ff_138>.
    Found 1-bit register for signal <cache_dirty_ff_139>.
    Found 1-bit register for signal <cache_dirty_ff_140>.
    Found 1-bit register for signal <cache_dirty_ff_141>.
    Found 1-bit register for signal <cache_dirty_ff_142>.
    Found 1-bit register for signal <cache_dirty_ff_143>.
    Found 1-bit register for signal <cache_dirty_ff_144>.
    Found 1-bit register for signal <cache_dirty_ff_145>.
    Found 1-bit register for signal <cache_dirty_ff_146>.
    Found 1-bit register for signal <cache_dirty_ff_147>.
    Found 1-bit register for signal <cache_dirty_ff_148>.
    Found 1-bit register for signal <cache_dirty_ff_149>.
    Found 1-bit register for signal <cache_dirty_ff_150>.
    Found 1-bit register for signal <cache_dirty_ff_151>.
    Found 1-bit register for signal <cache_dirty_ff_152>.
    Found 1-bit register for signal <cache_dirty_ff_153>.
    Found 1-bit register for signal <cache_dirty_ff_154>.
    Found 1-bit register for signal <cache_dirty_ff_155>.
    Found 1-bit register for signal <cache_dirty_ff_156>.
    Found 1-bit register for signal <cache_dirty_ff_157>.
    Found 1-bit register for signal <cache_dirty_ff_158>.
    Found 1-bit register for signal <cache_dirty_ff_159>.
    Found 1-bit register for signal <cache_dirty_ff_160>.
    Found 1-bit register for signal <cache_dirty_ff_161>.
    Found 1-bit register for signal <cache_dirty_ff_162>.
    Found 1-bit register for signal <cache_dirty_ff_163>.
    Found 1-bit register for signal <cache_dirty_ff_164>.
    Found 1-bit register for signal <cache_dirty_ff_165>.
    Found 1-bit register for signal <cache_dirty_ff_166>.
    Found 1-bit register for signal <cache_dirty_ff_167>.
    Found 1-bit register for signal <cache_dirty_ff_168>.
    Found 1-bit register for signal <cache_dirty_ff_169>.
    Found 1-bit register for signal <cache_dirty_ff_170>.
    Found 1-bit register for signal <cache_dirty_ff_171>.
    Found 1-bit register for signal <cache_dirty_ff_172>.
    Found 1-bit register for signal <cache_dirty_ff_173>.
    Found 1-bit register for signal <cache_dirty_ff_174>.
    Found 1-bit register for signal <cache_dirty_ff_175>.
    Found 1-bit register for signal <cache_dirty_ff_176>.
    Found 1-bit register for signal <cache_dirty_ff_177>.
    Found 1-bit register for signal <cache_dirty_ff_178>.
    Found 1-bit register for signal <cache_dirty_ff_179>.
    Found 1-bit register for signal <cache_dirty_ff_180>.
    Found 1-bit register for signal <cache_dirty_ff_181>.
    Found 1-bit register for signal <cache_dirty_ff_182>.
    Found 1-bit register for signal <cache_dirty_ff_183>.
    Found 1-bit register for signal <cache_dirty_ff_184>.
    Found 1-bit register for signal <cache_dirty_ff_185>.
    Found 1-bit register for signal <cache_dirty_ff_186>.
    Found 1-bit register for signal <cache_dirty_ff_187>.
    Found 1-bit register for signal <cache_dirty_ff_188>.
    Found 1-bit register for signal <cache_dirty_ff_189>.
    Found 1-bit register for signal <cache_dirty_ff_190>.
    Found 1-bit register for signal <cache_dirty_ff_191>.
    Found 1-bit register for signal <cache_dirty_ff_192>.
    Found 1-bit register for signal <cache_dirty_ff_193>.
    Found 1-bit register for signal <cache_dirty_ff_194>.
    Found 1-bit register for signal <cache_dirty_ff_195>.
    Found 1-bit register for signal <cache_dirty_ff_196>.
    Found 1-bit register for signal <cache_dirty_ff_197>.
    Found 1-bit register for signal <cache_dirty_ff_198>.
    Found 1-bit register for signal <cache_dirty_ff_199>.
    Found 1-bit register for signal <cache_dirty_ff_200>.
    Found 1-bit register for signal <cache_dirty_ff_201>.
    Found 1-bit register for signal <cache_dirty_ff_202>.
    Found 1-bit register for signal <cache_dirty_ff_203>.
    Found 1-bit register for signal <cache_dirty_ff_204>.
    Found 1-bit register for signal <cache_dirty_ff_205>.
    Found 1-bit register for signal <cache_dirty_ff_206>.
    Found 1-bit register for signal <cache_dirty_ff_207>.
    Found 1-bit register for signal <cache_dirty_ff_208>.
    Found 1-bit register for signal <cache_dirty_ff_209>.
    Found 1-bit register for signal <cache_dirty_ff_210>.
    Found 1-bit register for signal <cache_dirty_ff_211>.
    Found 1-bit register for signal <cache_dirty_ff_212>.
    Found 1-bit register for signal <cache_dirty_ff_213>.
    Found 1-bit register for signal <cache_dirty_ff_214>.
    Found 1-bit register for signal <cache_dirty_ff_215>.
    Found 1-bit register for signal <cache_dirty_ff_216>.
    Found 1-bit register for signal <cache_dirty_ff_217>.
    Found 1-bit register for signal <cache_dirty_ff_218>.
    Found 1-bit register for signal <cache_dirty_ff_219>.
    Found 1-bit register for signal <cache_dirty_ff_220>.
    Found 1-bit register for signal <cache_dirty_ff_221>.
    Found 1-bit register for signal <cache_dirty_ff_222>.
    Found 1-bit register for signal <cache_dirty_ff_223>.
    Found 1-bit register for signal <cache_dirty_ff_224>.
    Found 1-bit register for signal <cache_dirty_ff_225>.
    Found 1-bit register for signal <cache_dirty_ff_226>.
    Found 1-bit register for signal <cache_dirty_ff_227>.
    Found 1-bit register for signal <cache_dirty_ff_228>.
    Found 1-bit register for signal <cache_dirty_ff_229>.
    Found 1-bit register for signal <cache_dirty_ff_230>.
    Found 1-bit register for signal <cache_dirty_ff_231>.
    Found 1-bit register for signal <cache_dirty_ff_232>.
    Found 1-bit register for signal <cache_dirty_ff_233>.
    Found 1-bit register for signal <cache_dirty_ff_234>.
    Found 1-bit register for signal <cache_dirty_ff_235>.
    Found 1-bit register for signal <cache_dirty_ff_236>.
    Found 1-bit register for signal <cache_dirty_ff_237>.
    Found 1-bit register for signal <cache_dirty_ff_238>.
    Found 1-bit register for signal <cache_dirty_ff_239>.
    Found 1-bit register for signal <cache_dirty_ff_240>.
    Found 1-bit register for signal <cache_dirty_ff_241>.
    Found 1-bit register for signal <cache_dirty_ff_242>.
    Found 1-bit register for signal <cache_dirty_ff_243>.
    Found 1-bit register for signal <cache_dirty_ff_244>.
    Found 1-bit register for signal <cache_dirty_ff_245>.
    Found 1-bit register for signal <cache_dirty_ff_246>.
    Found 1-bit register for signal <cache_dirty_ff_247>.
    Found 1-bit register for signal <cache_dirty_ff_248>.
    Found 1-bit register for signal <cache_dirty_ff_249>.
    Found 1-bit register for signal <cache_dirty_ff_250>.
    Found 1-bit register for signal <cache_dirty_ff_251>.
    Found 1-bit register for signal <cache_dirty_ff_252>.
    Found 1-bit register for signal <cache_dirty_ff_253>.
    Found 1-bit register for signal <cache_dirty_ff_254>.
    Found 1-bit register for signal <cache_dirty_ff_255>.
    Found finite state machine <FSM_0> for signal <status_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_73_OUT> created at line 235.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_84_OUT> created at line 235.
    Found 2-bit subtractor for signal <PWR_1_o_GND_1_o_sub_95_OUT> created at line 235.
    Found 2-bit subtractor for signal <PWR_1_o_GND_1_o_sub_106_OUT> created at line 235.
    Found 5-bit adder for signal <line_adr_cnt[4]_GND_1_o_add_55_OUT> created at line 185.
    Found 9-bit adder for signal <fls_cnt[8]_GND_1_o_add_121_OUT> created at line 292.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_read_port_12_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_read_port_20_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <PWR_1_o_read_port_28_OUT<0>> created at line 133.
    Found 1-bit 64-to-1 multiplexer for signal <PWR_1_o_read_port_36_OUT<0>> created at line 133.
    Found 4-bit 64-to-1 multiplexer for signal <entry_idx[5]_read_port_45_OUT> created at line 0.
    Found 13-bit comparator equal for signal <GND_1_o_maddr[24]_equal_15_o> created at line 133
    Found 13-bit comparator equal for signal <GND_1_o_maddr[24]_equal_23_o> created at line 133
    Found 13-bit comparator equal for signal <PWR_1_o_maddr[24]_equal_31_o> created at line 133
    Found 13-bit comparator equal for signal <PWR_1_o_maddr[24]_equal_39_o> created at line 133
    Found 2-bit comparator greater for signal <lru_thresh[1]_GND_1_o_LessThan_72_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_GND_1_o_LessThan_83_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_PWR_1_o_LessThan_94_o> created at line 235
    Found 2-bit comparator greater for signal <lru_thresh[1]_PWR_1_o_LessThan_105_o> created at line 235
    Summary:
	inferred  13 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 658 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pb_fb_L2_cache> synthesized.

Synthesizing Unit <ncpu32k_cell_tdpram_aclkd_sclk>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v".
        AW = 13
        DW = 32
    Found 8192x32-bit dual-port RAM <Mram_mem_vector> for signal <mem_vector>.
    Found 32-bit register for signal <dout_b_r>.
    Found 32-bit register for signal <dout_a_r>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ncpu32k_cell_tdpram_aclkd_sclk> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 14
 64x13-bit single-port RAM                             : 8
 64x2-bit single-port RAM                              : 5
 8192x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 6
 2-bit subtractor                                      : 4
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 533
 1-bit register                                        : 521
 16-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 2
 23-bit register                                       : 1
 25-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 13-bit comparator equal                               : 4
 2-bit comparator greater                              : 4
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 27
 1-bit 64-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 64-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sdr_cmd_addr_r_0> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_1> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_2> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_3> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ncpu32k_cell_tdpram_aclkd_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem_vector> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_a_r> <dout_b_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_a>         | rise     |
    |     enA            | connected to signal <en_a>          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_b>         | rise     |
    |     enB            | connected to signal <en_b>          | high     |
    |     weB<3>         | connected to internal node          | high     |
    |     weB<2>         | connected to internal node          | high     |
    |     weB<1>         | connected to internal node          | high     |
    |     weB<0>         | connected to internal node          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <dout_b_r>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ncpu32k_cell_tdpram_aclkd_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <pb_fb_L2_cache>.
The following registers are absorbed into counter <fls_cnt>: 1 register on signal <fls_cnt>.
The following registers are absorbed into counter <line_adr_cnt>: 1 register on signal <line_adr_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_0>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <PWR_1_o_PWR_1_o_mux_106_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_1>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <PWR_1_o_PWR_1_o_mux_95_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_2>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_1_o_PWR_1_o_mux_84_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_3>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_1_o_PWR_1_o_mux_73_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_lru_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <hit_4>         | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <GND_1_o_PWR_1_o_mux_73_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cache_addr_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <entry_idx>     |          |
    |     diA            | connected to signal <maddr<24:12>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pb_fb_L2_cache> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 14
 64x13-bit single-port distributed RAM                 : 8
 64x2-bit single-port distributed RAM                  : 5
 8192x32-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 4
 2-bit subtractor                                      : 4
# Counters                                             : 2
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 644
 Flip-Flops                                            : 644
# Comparators                                          : 8
 13-bit comparator equal                               : 4
 2-bit comparator greater                              : 4
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 27
 1-bit 64-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 64-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sdr_cmd_addr_r_0> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_1> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_2> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdr_cmd_addr_r_3> (without init value) has a constant value of 0 in block <pb_fb_L2_cache>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 010
 111   | 011
 101   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF_0> (without init value) has a constant value of 0 in block <ncpu32k_cell_tdpram_aclkd_sclk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_0> (without init value) has a constant value of 0 in block <ncpu32k_cell_tdpram_aclkd_sclk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_r_0> of sequential type is unconnected in block <pb_fb_L2_cache>.
WARNING:Xst:2677 - Node <addr_r_1> of sequential type is unconnected in block <pb_fb_L2_cache>.

Optimizing unit <pb_fb_L2_cache> ...

Optimizing unit <ncpu32k_cell_tdpram_aclkd_sclk> ...
INFO:Xst:2399 - RAMs <Mram_cache_addr_03>, <Mram_cache_addr_016> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_02>, <Mram_cache_addr_015> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_06>, <Mram_cache_addr_019> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_04>, <Mram_cache_addr_017> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_05>, <Mram_cache_addr_018> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_09>, <Mram_cache_addr_0112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_07>, <Mram_cache_addr_0110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_08>, <Mram_cache_addr_0111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_012>, <Mram_cache_addr_0115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_010>, <Mram_cache_addr_0113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_011>, <Mram_cache_addr_0114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_013>, <Mram_cache_addr_0116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_014>, <Mram_cache_addr_0117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_12>, <Mram_cache_addr_115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_13>, <Mram_cache_addr_116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_14>, <Mram_cache_addr_117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_17>, <Mram_cache_addr_1110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_15>, <Mram_cache_addr_118> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_16>, <Mram_cache_addr_119> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_110>, <Mram_cache_addr_1113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_18>, <Mram_cache_addr_1111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_19>, <Mram_cache_addr_1112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_113>, <Mram_cache_addr_1116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_111>, <Mram_cache_addr_1114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_112>, <Mram_cache_addr_1115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_23>, <Mram_cache_addr_216> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_114>, <Mram_cache_addr_1117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_22>, <Mram_cache_addr_215> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_26>, <Mram_cache_addr_219> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_24>, <Mram_cache_addr_217> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_25>, <Mram_cache_addr_218> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_29>, <Mram_cache_addr_2112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_27>, <Mram_cache_addr_2110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_28>, <Mram_cache_addr_2111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_212>, <Mram_cache_addr_2115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_210>, <Mram_cache_addr_2113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_211>, <Mram_cache_addr_2114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_213>, <Mram_cache_addr_2116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_214>, <Mram_cache_addr_2117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_34>, <Mram_cache_addr_317> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_32>, <Mram_cache_addr_315> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_33>, <Mram_cache_addr_316> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_37>, <Mram_cache_addr_3110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_35>, <Mram_cache_addr_318> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_36>, <Mram_cache_addr_319> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_310>, <Mram_cache_addr_3113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_38>, <Mram_cache_addr_3111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_39>, <Mram_cache_addr_3112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_313>, <Mram_cache_addr_3116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_311>, <Mram_cache_addr_3114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_312>, <Mram_cache_addr_3115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_lru_012>, <Mram_cache_lru_02> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_addr_314>, <Mram_cache_addr_3117> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_cache_lru_011>, <Mram_cache_lru_01> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <cache_mem/Mram_mem_vector16>, <cache_mem/Mram_mem_vector9> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache_mem/Mram_mem_vector16> is unconnected in block <pb_fb_L2_cache>.
Found area constraint ratio of 100 (+ 5) on block pb_fb_L2_cache, actual ratio is 18.
WARNING:Xst:387 - The KEEP property attached to the net <cache_mem/en_b_we_b[3]_AND_27_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <cache_mem/en_b_we_b[2]_AND_26_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <cache_mem/en_b_we_b[1]_AND_25_o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <cache_mem/en_b_we_b[0]_AND_24_o> may hinder timing optimization.
   You may achieve better results by removing this property
FlipFlop fls_cnt_8 has been replicated 2 time(s)
FlipFlop pending_r has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 666
 Flip-Flops                                            : 666

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pb_fb_L2_cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1578
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 8
#      LUT2                        : 8
#      LUT3                        : 356
#      LUT4                        : 41
#      LUT5                        : 346
#      LUT6                        : 712
#      MUXCY                       : 28
#      MUXF7                       : 65
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 666
#      FD                          : 280
#      FDC                         : 6
#      FDCE                        : 4
#      FDE                         : 376
# RAMS                             : 68
#      RAM64X1S                    : 60
#      RAMB16BWER                  : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 156
#      IBUF                        : 81
#      OBUF                        : 75

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             647  out of  18224     3%  
 Number of Slice LUTs:                 1534  out of   9112    16%  
    Number used as Logic:              1474  out of   9112    16%  
    Number used as Memory:               60  out of   2176     2%  
       Number used as RAM:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1570
   Number with an unused Flip Flop:     923  out of   1570    58%  
   Number with an unused LUT:            36  out of   1570     2%  
   Number of fully used LUT-FF pairs:   611  out of   1570    38%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                         160
 Number of bonded IOBs:                 158  out of    186    84%  
    IOB Flip Flops/Latches:              19

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 685   |
sdr_clk                            | BUFGP                  | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.421ns (Maximum Frequency: 87.558MHz)
   Minimum input arrival time before clock: 12.726ns
   Maximum output required time after clock: 7.080ns
   Maximum combinational path delay: 6.083ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.421ns (frequency: 87.558MHz)
  Total number of paths / destination ports: 2059518 / 1758
-------------------------------------------------------------------------
Delay:               11.421ns (Levels of Logic = 7)
  Source:            fls_cnt_8_1 (FF)
  Destination:       cache_mem/Mram_mem_vector8 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fls_cnt_8_1 to cache_mem/Mram_mem_vector8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             23   0.525   1.358  fls_cnt_8_1 (fls_cnt_8_1)
     LUT5:I4->O           18   0.254   1.343  Mmux_entry_idx21_6 (Mmux_entry_idx21_4)
     LUT6:I4->O            1   0.250   0.958  Mmux_PWR_1_o_read_port_28_OUT<0>_133 (Mmux_PWR_1_o_read_port_28_OUT<0>_133)
     LUT6:I2->O            1   0.254   0.790  Mmux_PWR_1_o_read_port_28_OUT<0>_8 (Mmux_PWR_1_o_read_port_28_OUT<0>_8)
     LUT5:I3->O            7   0.250   1.018  match<2>1 (match<2>1)
     LUT5:I3->O           11   0.250   1.315  match<2>3_3 (match<2>3_1)
     LUT4:I0->O           15   0.254   1.155  out51_12 (out5111)
     LUT5:I4->O            8   0.254   0.943  ch_mem_en_b1 (ch_mem_en_b)
     RAMB16BWER:ENB            0.250          cache_mem/Mram_mem_vector8
    ----------------------------------------
    Total                     11.421ns (2.541ns logic, 8.880ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdr_clk'
  Clock period: 4.846ns (frequency: 206.356MHz)
  Total number of paths / destination ports: 519 / 89
-------------------------------------------------------------------------
Delay:               4.846ns (Levels of Logic = 2)
  Source:            line_adr_cnt_0 (FF)
  Destination:       cache_mem/Mram_mem_vector8 (RAM)
  Source Clock:      sdr_clk rising
  Destination Clock: sdr_clk rising

  Data Path: line_adr_cnt_0 to cache_mem/Mram_mem_vector8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.525   1.403  line_adr_cnt_0 (line_adr_cnt_0)
     LUT2:I1->O            8   0.254   1.399  cache_mem/en_a_we_a[3]_AND_23_o1 (cache_mem/en_a_we_a[3]_AND_23_o)
     LUT6:I0->O            1   0.254   0.681  cache_mem/write_ctrl31 (cache_mem/write_ctrl31)
     RAMB16BWER:WEA3           0.330          cache_mem/Mram_mem_vector8
    ----------------------------------------
    Total                      4.846ns (1.363ns logic, 3.483ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 471567 / 1722
-------------------------------------------------------------------------
Offset:              12.299ns (Levels of Logic = 8)
  Source:            l2_ch_cmd_addr<6> (PAD)
  Destination:       cache_mem/Mram_mem_vector8 (RAM)
  Destination Clock: clk rising

  Data Path: l2_ch_cmd_addr<6> to cache_mem/Mram_mem_vector8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.438  l2_ch_cmd_addr_6_IBUF (l2_ch_cmd_addr_6_IBUF)
     LUT5:I0->O           22   0.254   1.334  Mmux_entry_idx11_4 (Mmux_entry_idx113)
     LUT6:I5->O            1   0.254   0.958  Mmux_PWR_1_o_read_port_28_OUT<0>_133 (Mmux_PWR_1_o_read_port_28_OUT<0>_133)
     LUT6:I2->O            1   0.254   0.790  Mmux_PWR_1_o_read_port_28_OUT<0>_8 (Mmux_PWR_1_o_read_port_28_OUT<0>_8)
     LUT5:I3->O            7   0.250   1.018  match<2>1 (match<2>1)
     LUT5:I3->O           11   0.250   1.315  match<2>3_3 (match<2>3_1)
     LUT4:I0->O           15   0.254   1.155  out51_12 (out5111)
     LUT5:I4->O            8   0.254   0.943  ch_mem_en_b1 (ch_mem_en_b)
     RAMB16BWER:ENB            0.250          cache_mem/Mram_mem_vector8
    ----------------------------------------
    Total                     12.299ns (3.348ns logic, 8.951ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdr_clk'
  Total number of paths / destination ports: 18106 / 372
-------------------------------------------------------------------------
Offset:              12.726ns (Levels of Logic = 8)
  Source:            l2_ch_cmd_addr<6> (PAD)
  Destination:       cache_mem/Mram_mem_vector7 (RAM)
  Destination Clock: sdr_clk rising

  Data Path: l2_ch_cmd_addr<6> to cache_mem/Mram_mem_vector7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.438  l2_ch_cmd_addr_6_IBUF (l2_ch_cmd_addr_6_IBUF)
     LUT5:I0->O           22   0.254   1.334  Mmux_entry_idx11_4 (Mmux_entry_idx113)
     LUT6:I5->O            1   0.254   0.958  Mmux_PWR_1_o_read_port_36_OUT<0>_133 (Mmux_PWR_1_o_read_port_36_OUT<0>_133)
     LUT6:I2->O            1   0.254   0.790  Mmux_PWR_1_o_read_port_36_OUT<0>_8 (Mmux_PWR_1_o_read_port_36_OUT<0>_8)
     LUT5:I3->O            7   0.250   1.018  match<3>1 (match<3>1)
     LUT5:I3->O           18   0.250   1.343  match<3>3_2 (match<3>31)
     LUT3:I1->O           21   0.250   1.740  match_set<1>1 (match_set<1>)
     LUT6:I1->O            1   0.254   0.681  cache_mem/write_ctrl27 (cache_mem/write_ctrl27)
     RAMB16BWER:WEA3           0.330          cache_mem/Mram_mem_vector7
    ----------------------------------------
    Total                     12.726ns (3.424ns logic, 9.302ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 420 / 34
-------------------------------------------------------------------------
Offset:              7.080ns (Levels of Logic = 3)
  Source:            cache_mem/Mram_mem_vector7 (RAM)
  Destination:       l2_ch_dout<31> (PAD)
  Source Clock:      clk rising

  Data Path: cache_mem/Mram_mem_vector7 to l2_ch_dout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB31    1   2.100   0.958  cache_mem/Mram_mem_vector7 (cache_mem/N481)
     LUT6:I2->O            1   0.254   0.000  cache_mem/inst_LPM_MUX63_51 (cache_mem/inst_LPM_MUX63_51)
     MUXF7:I1->O           1   0.175   0.681  cache_mem/inst_LPM_MUX63_4_f7 (cache_mem/inst_LPM_MUX63_4_f7)
     OBUF:I->O                 2.912          l2_ch_dout_31_OBUF (l2_ch_dout<31>)
    ----------------------------------------
    Total                      7.080ns (5.441ns logic, 1.639ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdr_clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            sdr_cmd_bst_rd_req (FF)
  Destination:       sdr_cmd_bst_rd_req (PAD)
  Source Clock:      sdr_clk rising

  Data Path: sdr_cmd_bst_rd_req to sdr_cmd_bst_rd_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  sdr_cmd_bst_rd_req (sdr_cmd_bst_rd_req_OBUF)
     OBUF:I->O                 2.912          sdr_cmd_bst_rd_req_OBUF (sdr_cmd_bst_rd_req)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.083ns (Levels of Logic = 3)
  Source:            l2_ch_ready (PAD)
  Destination:       l2_ch_cmd_ready (PAD)

  Data Path: l2_ch_ready to l2_ch_cmd_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  l2_ch_ready_IBUF (l2_ch_ready_IBUF)
     LUT3:I1->O            1   0.250   0.681  l2_ch_cmd_ready1 (l2_ch_cmd_ready_OBUF)
     OBUF:I->O                 2.912          l2_ch_cmd_ready_OBUF (l2_ch_cmd_ready)
    ----------------------------------------
    Total                      6.083ns (4.490ns logic, 1.593ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.421|         |         |         |
sdr_clk        |    1.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sdr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.843|         |         |         |
sdr_clk        |    4.846|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.22 secs
 
--> 

Total memory usage is 241444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   75 (   0 filtered)

