;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/10/2018 12:06:31 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x54390000  	21561
0x0008	0x53410000  	21313
0x000C	0x53410000  	21313
0x0010	0x53410000  	21313
0x0014	0x53410000  	21313
0x0018	0x53410000  	21313
0x001C	0x53410000  	21313
0x0020	0x53410000  	21313
0x0024	0x53410000  	21313
0x0028	0x53410000  	21313
0x002C	0x53410000  	21313
0x0030	0x53410000  	21313
0x0034	0x53410000  	21313
0x0038	0x53410000  	21313
0x003C	0x53410000  	21313
0x0040	0x53410000  	21313
0x0044	0x53410000  	21313
0x0048	0x53410000  	21313
0x004C	0x53410000  	21313
0x0050	0x53410000  	21313
0x0054	0x53410000  	21313
0x0058	0x53410000  	21313
0x005C	0x53410000  	21313
0x0060	0x53410000  	21313
0x0064	0x53410000  	21313
0x0068	0x53410000  	21313
0x006C	0x53410000  	21313
0x0070	0x53410000  	21313
0x0074	0x53410000  	21313
0x0078	0x53410000  	21313
0x007C	0x53410000  	21313
0x0080	0x53410000  	21313
0x0084	0x53410000  	21313
0x0088	0x53410000  	21313
0x008C	0x53410000  	21313
0x0090	0x53410000  	21313
0x0094	0x53410000  	21313
0x0098	0x53410000  	21313
0x009C	0x53410000  	21313
0x00A0	0x53410000  	21313
0x00A4	0x53410000  	21313
0x00A8	0x53410000  	21313
0x00AC	0x53410000  	21313
0x00B0	0x53410000  	21313
0x00B4	0x53410000  	21313
0x00B8	0x53410000  	21313
0x00BC	0x53410000  	21313
0x00C0	0x53410000  	21313
0x00C4	0x53410000  	21313
0x00C8	0x53410000  	21313
0x00CC	0x53410000  	21313
0x00D0	0x53410000  	21313
0x00D4	0x53410000  	21313
0x00D8	0x53410000  	21313
0x00DC	0x53410000  	21313
0x00E0	0x53410000  	21313
0x00E4	0x53410000  	21313
0x00E8	0x53410000  	21313
0x00EC	0x53410000  	21313
0x00F0	0x53410000  	21313
0x00F4	0x53410000  	21313
0x00F8	0x53410000  	21313
0x00FC	0x53410000  	21313
0x0100	0x53410000  	21313
0x0104	0x53410000  	21313
0x0108	0x53410000  	21313
0x010C	0x53410000  	21313
0x0110	0x53410000  	21313
0x0114	0x53410000  	21313
0x0118	0x53410000  	21313
0x011C	0x53410000  	21313
0x0120	0x53410000  	21313
0x0124	0x53410000  	21313
0x0128	0x53410000  	21313
0x012C	0x53410000  	21313
; end of ____SysVT
_main:
;SD_Card.c, 224 :: 		void main(void)
0x5438	0xF7FFFF86  BL	21320
0x543C	0xF000FC34  BL	23720
0x5440	0xF7FFFF74  BL	21292
0x5444	0xF000FBF0  BL	23592
;SD_Card.c, 231 :: 		&_GPIO_MODULE_USART1_PA9_10);
0x5448	0x489D    LDR	R0, [PC, #628]
0x544A	0xB401    PUSH	(R0)
;SD_Card.c, 230 :: 		UART1_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT,
0x544C	0xF2400300  MOVW	R3, #0
0x5450	0xF2400200  MOVW	R2, #0
0x5454	0xF2400100  MOVW	R1, #0
0x5458	0xF2425080  MOVW	R0, #9600
;SD_Card.c, 231 :: 		&_GPIO_MODULE_USART1_PA9_10);
0x545C	0xF7FFFB40  BL	_UART1_Init_Advanced+0
0x5460	0xB001    ADD	SP, SP, #4
;SD_Card.c, 232 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x5462	0xF644777F  MOVW	R7, #20351
0x5466	0xF2C00712  MOVT	R7, #18
L_main4:
0x546A	0x1E7F    SUBS	R7, R7, #1
0x546C	0xD1FD    BNE	L_main4
0x546E	0xBF00    NOP
0x5470	0xBF00    NOP
0x5472	0xBF00    NOP
0x5474	0xBF00    NOP
0x5476	0xBF00    NOP
;SD_Card.c, 234 :: 		UART_Write(CR);
0x5478	0x200D    MOVS	R0, #13
0x547A	0xF7FFFCE1  BL	_UART_Write+0
;SD_Card.c, 235 :: 		UART_Write_ConstText(line);
0x547E	0x4891    LDR	R0, [PC, #580]
0x5480	0xF7FFFF34  BL	_UART_Write_ConstText+0
;SD_Card.c, 236 :: 		UART_Write(CR);
0x5484	0x200D    MOVS	R0, #13
0x5486	0xF7FFFCDB  BL	_UART_Write+0
;SD_Card.c, 237 :: 		Delay_ms(100);
0x548A	0xF644777F  MOVW	R7, #20351
0x548E	0xF2C00712  MOVT	R7, #18
L_main6:
0x5492	0x1E7F    SUBS	R7, R7, #1
0x5494	0xD1FD    BNE	L_main6
0x5496	0xBF00    NOP
0x5498	0xBF00    NOP
0x549A	0xBF00    NOP
0x549C	0xBF00    NOP
0x549E	0xBF00    NOP
;SD_Card.c, 242 :: 		initSPI();
0x54A0	0xF7FFFF34  BL	_initSPI+0
;SD_Card.c, 249 :: 		err = FAT32_Init();
0x54A4	0xF7FFFEDE  BL	_FAT32_Init+0
0x54A8	0x4987    LDR	R1, [PC, #540]
0x54AA	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 251 :: 		if (err < 0)
0x54AC	0x2800    CMP	R0, #0
0x54AE	0xDA20    BGE	L_main8
;SD_Card.c, 253 :: 		UART_Write(CR);
0x54B0	0x200D    MOVS	R0, #13
0x54B2	0xF7FFFCC5  BL	_UART_Write+0
;SD_Card.c, 254 :: 		UART_Write_Text(constToVar(uartbuf, cmdFAIL[0]));
0x54B6	0x4985    LDR	R1, [PC, #532]
0x54B8	0x4885    LDR	R0, [PC, #532]
0x54BA	0xF7FEFC45  BL	SD_Card_constToVar+0
0x54BE	0xF7FEFBFD  BL	_UART_Write_Text+0
;SD_Card.c, 255 :: 		UART_Write(CR);
0x54C2	0x200D    MOVS	R0, #13
0x54C4	0xF7FFFCBC  BL	_UART_Write+0
;SD_Card.c, 257 :: 		while(err < 0)  //  ...retry each second
L_main9:
0x54C8	0x487F    LDR	R0, [PC, #508]
0x54CA	0xF9900000  LDRSB	R0, [R0, #0]
0x54CE	0x2800    CMP	R0, #0
0x54D0	0xDA0F    BGE	L_main10
;SD_Card.c, 259 :: 		err = FAT32_Init();
0x54D2	0xF7FFFEC7  BL	_FAT32_Init+0
0x54D6	0x497C    LDR	R1, [PC, #496]
0x54D8	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 260 :: 		Delay_ms(1000);
0x54DA	0xF64127FF  MOVW	R7, #6911
0x54DE	0xF2C007B7  MOVT	R7, #183
L_main11:
0x54E2	0x1E7F    SUBS	R7, R7, #1
0x54E4	0xD1FD    BNE	L_main11
0x54E6	0xBF00    NOP
0x54E8	0xBF00    NOP
0x54EA	0xBF00    NOP
0x54EC	0xBF00    NOP
0x54EE	0xBF00    NOP
;SD_Card.c, 261 :: 		}
0x54F0	0xE7EA    B	L_main9
L_main10:
;SD_Card.c, 262 :: 		}
L_main8:
;SD_Card.c, 267 :: 		initFastSPI();
0x54F2	0xF7FFFEA3  BL	_initFastSPI+0
;SD_Card.c, 268 :: 		UART_Write(CR);
0x54F6	0x200D    MOVS	R0, #13
0x54F8	0xF7FFFCA2  BL	_UART_Write+0
;SD_Card.c, 269 :: 		UART_Write_Text(constToVar(uartbuf, cmdOK[0]));
0x54FC	0x4975    LDR	R1, [PC, #468]
0x54FE	0x4874    LDR	R0, [PC, #464]
0x5500	0xF7FEFC22  BL	SD_Card_constToVar+0
0x5504	0xF7FEFBDA  BL	_UART_Write_Text+0
;SD_Card.c, 270 :: 		UART_Write(CR);
0x5508	0x200D    MOVS	R0, #13
0x550A	0xF7FFFC99  BL	_UART_Write+0
;SD_Card.c, 272 :: 		err = FAT32_Dir();
0x550E	0xF7FFFCA3  BL	_FAT32_Dir+0
0x5512	0x496D    LDR	R1, [PC, #436]
0x5514	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 273 :: 		UART_Write(CR);
0x5516	0x200D    MOVS	R0, #13
0x5518	0xF7FFFC92  BL	_UART_Write+0
;SD_Card.c, 288 :: 		fileHandle[0] = FAT32_Open("FILE1.TXT", FILE_WRITE);
0x551C	0x486E    LDR	R0, [PC, #440]
0x551E	0x2102    MOVS	R1, #2
0x5520	0xF7FFFAF2  BL	_FAT32_Open+0
0x5524	0x496D    LDR	R1, [PC, #436]
0x5526	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 289 :: 		fileHandle[1] = FAT32_Open("FILE2.TXT", FILE_APPEND);
0x5528	0x486D    LDR	R0, [PC, #436]
0x552A	0x2104    MOVS	R1, #4
0x552C	0xF7FFFAEC  BL	_FAT32_Open+0
0x5530	0x496C    LDR	R1, [PC, #432]
0x5532	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 290 :: 		fileHandle[2] = FAT32_Open("FILE3.TXT", FILE_APPEND);
0x5534	0x486C    LDR	R0, [PC, #432]
0x5536	0x2104    MOVS	R1, #4
0x5538	0xF7FFFAE6  BL	_FAT32_Open+0
0x553C	0x496B    LDR	R1, [PC, #428]
0x553E	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 291 :: 		fileHandle[3] = FAT32_Open("FILE4.TXT", FILE_APPEND);
0x5540	0x486B    LDR	R0, [PC, #428]
0x5542	0x2104    MOVS	R1, #4
0x5544	0xF7FFFAE0  BL	_FAT32_Open+0
0x5548	0x496A    LDR	R1, [PC, #424]
0x554A	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 293 :: 		if (fileHandle[0] < 0) while(1);
0x554C	0x4863    LDR	R0, [PC, #396]
0x554E	0xF9900000  LDRSB	R0, [R0, #0]
0x5552	0x2800    CMP	R0, #0
0x5554	0xDA00    BGE	L_main13
L_main14:
0x5556	0xE7FE    B	L_main14
L_main13:
;SD_Card.c, 294 :: 		if (fileHandle[1] < 0) while(1);
0x5558	0x4862    LDR	R0, [PC, #392]
0x555A	0xF9900000  LDRSB	R0, [R0, #0]
0x555E	0x2800    CMP	R0, #0
0x5560	0xDA00    BGE	L_main16
L_main17:
0x5562	0xE7FE    B	L_main17
L_main16:
;SD_Card.c, 295 :: 		if (fileHandle[2] < 0) while(1);
0x5564	0x4861    LDR	R0, [PC, #388]
0x5566	0xF9900000  LDRSB	R0, [R0, #0]
0x556A	0x2800    CMP	R0, #0
0x556C	0xDA00    BGE	L_main19
L_main20:
0x556E	0xE7FE    B	L_main20
L_main19:
;SD_Card.c, 296 :: 		if (fileHandle[3] < 0) while(1);
0x5570	0x4860    LDR	R0, [PC, #384]
0x5572	0xF9900000  LDRSB	R0, [R0, #0]
0x5576	0x2800    CMP	R0, #0
0x5578	0xDA00    BGE	L_main22
L_main23:
0x557A	0xE7FE    B	L_main23
L_main22:
;SD_Card.c, 299 :: 		for (k = 0; k < 1000; k++)
0x557C	0x2100    MOVS	R1, #0
0x557E	0x485E    LDR	R0, [PC, #376]
0x5580	0x6001    STR	R1, [R0, #0]
L_main25:
0x5582	0x485D    LDR	R0, [PC, #372]
0x5584	0x6800    LDR	R0, [R0, #0]
0x5586	0xF5B07F7A  CMP	R0, #1000
0x558A	0xD20D    BCS	L_main26
;SD_Card.c, 301 :: 		err = FAT32_Write(fileHandle[0], wrbuf, sizeof(wrbuf));
0x558C	0x4853    LDR	R0, [PC, #332]
0x558E	0xF9900000  LDRSB	R0, [R0, #0]
0x5592	0x220F    MOVS	R2, #15
0x5594	0x4959    LDR	R1, [PC, #356]
0x5596	0xF7FFF951  BL	_FAT32_Write+0
0x559A	0x494B    LDR	R1, [PC, #300]
0x559C	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 299 :: 		for (k = 0; k < 1000; k++)
0x559E	0x4956    LDR	R1, [PC, #344]
0x55A0	0x6808    LDR	R0, [R1, #0]
0x55A2	0x1C40    ADDS	R0, R0, #1
0x55A4	0x6008    STR	R0, [R1, #0]
;SD_Card.c, 302 :: 		}
0x55A6	0xE7EC    B	L_main25
L_main26:
;SD_Card.c, 303 :: 		UART_Write(CR);
0x55A8	0x200D    MOVS	R0, #13
0x55AA	0xF7FFFC49  BL	_UART_Write+0
;SD_Card.c, 304 :: 		err = FAT32_Close(fileHandle[0]);
0x55AE	0x484B    LDR	R0, [PC, #300]
0x55B0	0xF9900000  LDRSB	R0, [R0, #0]
0x55B4	0xF7FEFE90  BL	_FAT32_Close+0
0x55B8	0x4943    LDR	R1, [PC, #268]
0x55BA	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 306 :: 		err = FAT32_Dir();
0x55BC	0xF7FFFC4C  BL	_FAT32_Dir+0
0x55C0	0x4941    LDR	R1, [PC, #260]
0x55C2	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 307 :: 		UART_Write(CR);
0x55C4	0x200D    MOVS	R0, #13
0x55C6	0xF7FFFC3B  BL	_UART_Write+0
;SD_Card.c, 309 :: 		fileHandle[0] = FAT32_Open("FILE1.TXT", FILE_READ);
0x55CA	0x484D    LDR	R0, [PC, #308]
0x55CC	0x2101    MOVS	R1, #1
0x55CE	0xF7FFFA9B  BL	_FAT32_Open+0
0x55D2	0x4942    LDR	R1, [PC, #264]
0x55D4	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 310 :: 		if (fileHandle[0] < 0) while(1);
0x55D6	0x2800    CMP	R0, #0
0x55D8	0xDA00    BGE	L_main28
L_main29:
0x55DA	0xE7FE    B	L_main29
L_main28:
;SD_Card.c, 312 :: 		err = FAT32_Size("FILE1.TXT", &size);
0x55DC	0x4849    LDR	R0, [PC, #292]
0x55DE	0x494A    LDR	R1, [PC, #296]
0x55E0	0xF7FEFFC0  BL	_FAT32_Size+0
0x55E4	0x4938    LDR	R1, [PC, #224]
0x55E6	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 313 :: 		for (k = 0; k < size;)
0x55E8	0x2100    MOVS	R1, #0
0x55EA	0x4843    LDR	R0, [PC, #268]
0x55EC	0x6001    STR	R1, [R0, #0]
L_main31:
0x55EE	0x4846    LDR	R0, [PC, #280]
0x55F0	0x6801    LDR	R1, [R0, #0]
0x55F2	0x4841    LDR	R0, [PC, #260]
0x55F4	0x6800    LDR	R0, [R0, #0]
0x55F6	0x4288    CMP	R0, R1
0x55F8	0xD228    BCS	L_main32
;SD_Card.c, 315 :: 		err = FAT32_Read(fileHandle[0], rdbuf, sizeof(rdbuf));
0x55FA	0x4838    LDR	R0, [PC, #224]
0x55FC	0xF9900000  LDRSB	R0, [R0, #0]
0x5600	0x2213    MOVS	R2, #19
0x5602	0x4942    LDR	R1, [PC, #264]
0x5604	0xF7FEFFD6  BL	_FAT32_Read+0
0x5608	0x492F    LDR	R1, [PC, #188]
0x560A	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 316 :: 		for (cnt = 0; cnt < sizeof(rdbuf); cnt++, k++)
0x560C	0x2100    MOVS	R1, #0
0x560E	0x4840    LDR	R0, [PC, #256]
0x5610	0x8001    STRH	R1, [R0, #0]
L_main34:
0x5612	0x483F    LDR	R0, [PC, #252]
0x5614	0x8800    LDRH	R0, [R0, #0]
0x5616	0x2813    CMP	R0, #19
0x5618	0xD217    BCS	L_main35
;SD_Card.c, 318 :: 		if (k < size)
0x561A	0x483B    LDR	R0, [PC, #236]
0x561C	0x6801    LDR	R1, [R0, #0]
0x561E	0x4836    LDR	R0, [PC, #216]
0x5620	0x6800    LDR	R0, [R0, #0]
0x5622	0x4288    CMP	R0, R1
0x5624	0xD207    BCS	L_main37
;SD_Card.c, 320 :: 		UART_Write(rdbuf[cnt]);
0x5626	0x483A    LDR	R0, [PC, #232]
0x5628	0x8801    LDRH	R1, [R0, #0]
0x562A	0x4838    LDR	R0, [PC, #224]
0x562C	0x1840    ADDS	R0, R0, R1
0x562E	0x7800    LDRB	R0, [R0, #0]
0x5630	0xF7FFFC06  BL	_UART_Write+0
;SD_Card.c, 321 :: 		}
0x5634	0xE000    B	L_main38
L_main37:
;SD_Card.c, 324 :: 		break;
0x5636	0xE008    B	L_main35
;SD_Card.c, 325 :: 		}
L_main38:
;SD_Card.c, 316 :: 		for (cnt = 0; cnt < sizeof(rdbuf); cnt++, k++)
0x5638	0x4935    LDR	R1, [PC, #212]
0x563A	0x8808    LDRH	R0, [R1, #0]
0x563C	0x1C40    ADDS	R0, R0, #1
0x563E	0x8008    STRH	R0, [R1, #0]
0x5640	0x492D    LDR	R1, [PC, #180]
0x5642	0x6808    LDR	R0, [R1, #0]
0x5644	0x1C40    ADDS	R0, R0, #1
0x5646	0x6008    STR	R0, [R1, #0]
;SD_Card.c, 326 :: 		}
0x5648	0xE7E3    B	L_main34
L_main35:
;SD_Card.c, 327 :: 		}
0x564A	0xE7D0    B	L_main31
L_main32:
;SD_Card.c, 328 :: 		UART_Write(CR);
0x564C	0x200D    MOVS	R0, #13
0x564E	0xF7FFFBF7  BL	_UART_Write+0
;SD_Card.c, 329 :: 		UART_Write(CR);
0x5652	0x200D    MOVS	R0, #13
0x5654	0xF7FFFBF4  BL	_UART_Write+0
;SD_Card.c, 332 :: 		FAT32_Seek(fileHandle[0], 0);   // reset file cursor to 0.
0x5658	0x4820    LDR	R0, [PC, #128]
0x565A	0xF9900000  LDRSB	R0, [R0, #0]
0x565E	0x2100    MOVS	R1, #0
0x5660	0xF7FDFEB6  BL	_FAT32_Seek+0
;SD_Card.c, 337 :: 		err = FAT32_Read (fileHandle[0], rdbuf, sizeof(rdbuf));
0x5664	0x481D    LDR	R0, [PC, #116]
0x5666	0xF9900000  LDRSB	R0, [R0, #0]
0x566A	0x2213    MOVS	R2, #19
0x566C	0x4927    LDR	R1, [PC, #156]
0x566E	0xF7FEFFA1  BL	_FAT32_Read+0
0x5672	0x4915    LDR	R1, [PC, #84]
0x5674	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 338 :: 		err = FAT32_Write(fileHandle[1], rdbuf, sizeof(rdbuf));
0x5676	0x481B    LDR	R0, [PC, #108]
0x5678	0xF9900000  LDRSB	R0, [R0, #0]
0x567C	0x2213    MOVS	R2, #19
0x567E	0x4923    LDR	R1, [PC, #140]
0x5680	0xF7FFF8DC  BL	_FAT32_Write+0
0x5684	0x4910    LDR	R1, [PC, #64]
0x5686	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 339 :: 		err = FAT32_Write(fileHandle[2], rdbuf, sizeof(rdbuf));
0x5688	0x4818    LDR	R0, [PC, #96]
0x568A	0xF9900000  LDRSB	R0, [R0, #0]
0x568E	0x2213    MOVS	R2, #19
0x5690	0x491E    LDR	R1, [PC, #120]
0x5692	0xF7FFF8D3  BL	_FAT32_Write+0
0x5696	0x490C    LDR	R1, [PC, #48]
0x5698	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 343 :: 		err = FAT32_Read (fileHandle[0], rdbuf, sizeof(rdbuf));
0x569A	0x4810    LDR	R0, [PC, #64]
0x569C	0xF9900000  LDRSB	R0, [R0, #0]
0x56A0	0x2213    MOVS	R2, #19
0x56A2	0x491A    LDR	R1, [PC, #104]
0x56A4	0xF7FEFF86  BL	_FAT32_Read+0
0x56A8	0x4907    LDR	R1, [PC, #28]
0x56AA	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 344 :: 		err = FAT32_Write(fileHandle[3], rdbuf, sizeof(rdbuf));
0x56AC	0x4811    LDR	R0, [PC, #68]
0x56AE	0xF9900000  LDRSB	R0, [R0, #0]
0x56B2	0x2213    MOVS	R2, #19
0x56B4	0x4915    LDR	R1, [PC, #84]
0x56B6	0xF7FFF8C1  BL	_FAT32_Write+0
0x56BA	0x4903    LDR	R1, [PC, #12]
0x56BC	0xF000B82A  B	#84
0x56C0	0x5B680000  	__GPIO_MODULE_USART1_PA9_10+0
0x56C4	0x5BF60000  	_line+0
0x56C8	0x00952000  	_err+0
0x56CC	0x58640000  	_cmdFAIL+0
0x56D0	0x08682000  	_uartbuf+0
0x56D4	0x59640000  	_cmdOK+0
0x56D8	0x00002000  	?lstr1_SD_Card+0
0x56DC	0x08882000  	_fileHandle+0
0x56E0	0x000A2000  	?lstr2_SD_Card+0
0x56E4	0x08892000  	_fileHandle+1
0x56E8	0x00142000  	?lstr3_SD_Card+0
0x56EC	0x088A2000  	_fileHandle+2
0x56F0	0x001E2000  	?lstr4_SD_Card+0
0x56F4	0x088B2000  	_fileHandle+3
0x56F8	0x088C2000  	_k+0
0x56FC	0x00282000  	_wrbuf+0
0x5700	0x00372000  	?lstr5_SD_Card+0
0x5704	0x00412000  	?lstr6_SD_Card+0
0x5708	0x08902000  	_size+0
0x570C	0x004B2000  	_rdbuf+0
0x5710	0x00962000  	_cnt+0
0x5714	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 345 :: 		err = FAT32_Read (fileHandle[0], rdbuf, sizeof(rdbuf));
0x5716	0x4844    LDR	R0, [PC, #272]
0x5718	0xF9900000  LDRSB	R0, [R0, #0]
0x571C	0x2213    MOVS	R2, #19
0x571E	0x4943    LDR	R1, [PC, #268]
0x5720	0xF7FEFF48  BL	_FAT32_Read+0
0x5724	0x4942    LDR	R1, [PC, #264]
0x5726	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 346 :: 		err = FAT32_Write(fileHandle[3], rdbuf, sizeof(rdbuf));
0x5728	0x4842    LDR	R0, [PC, #264]
0x572A	0xF9900000  LDRSB	R0, [R0, #0]
0x572E	0x2213    MOVS	R2, #19
0x5730	0x493E    LDR	R1, [PC, #248]
0x5732	0xF7FFF883  BL	_FAT32_Write+0
0x5736	0x493E    LDR	R1, [PC, #248]
0x5738	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 347 :: 		err = FAT32_Read (fileHandle[0], rdbuf, sizeof(rdbuf));
0x573A	0x483B    LDR	R0, [PC, #236]
0x573C	0xF9900000  LDRSB	R0, [R0, #0]
0x5740	0x2213    MOVS	R2, #19
0x5742	0x493A    LDR	R1, [PC, #232]
0x5744	0xF7FEFF36  BL	_FAT32_Read+0
0x5748	0x4939    LDR	R1, [PC, #228]
0x574A	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 348 :: 		err = FAT32_Write(fileHandle[3], rdbuf, sizeof(rdbuf));
0x574C	0x4839    LDR	R0, [PC, #228]
0x574E	0xF9900000  LDRSB	R0, [R0, #0]
0x5752	0x2213    MOVS	R2, #19
0x5754	0x4935    LDR	R1, [PC, #212]
0x5756	0xF7FFF871  BL	_FAT32_Write+0
0x575A	0x4935    LDR	R1, [PC, #212]
0x575C	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 351 :: 		err = FAT32_Close(fileHandle[0]);
0x575E	0x4832    LDR	R0, [PC, #200]
0x5760	0xF9900000  LDRSB	R0, [R0, #0]
0x5764	0xF7FEFDB8  BL	_FAT32_Close+0
0x5768	0x4931    LDR	R1, [PC, #196]
0x576A	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 352 :: 		err = FAT32_Close(fileHandle[1]);
0x576C	0x4832    LDR	R0, [PC, #200]
0x576E	0xF9900000  LDRSB	R0, [R0, #0]
0x5772	0xF7FEFDB1  BL	_FAT32_Close+0
0x5776	0x492E    LDR	R1, [PC, #184]
0x5778	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 353 :: 		err = FAT32_Close(fileHandle[2]);
0x577A	0x4830    LDR	R0, [PC, #192]
0x577C	0xF9900000  LDRSB	R0, [R0, #0]
0x5780	0xF7FEFDAA  BL	_FAT32_Close+0
0x5784	0x492A    LDR	R1, [PC, #168]
0x5786	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 354 :: 		err = FAT32_Close(fileHandle[3]);
0x5788	0x482A    LDR	R0, [PC, #168]
0x578A	0xF9900000  LDRSB	R0, [R0, #0]
0x578E	0xF7FEFDA3  BL	_FAT32_Close+0
0x5792	0x4927    LDR	R1, [PC, #156]
0x5794	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 358 :: 		err = FAT32_Dir();
0x5796	0xF7FFFB5F  BL	_FAT32_Dir+0
0x579A	0x4925    LDR	R1, [PC, #148]
0x579C	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 359 :: 		UART_Write(CR);
0x579E	0x200D    MOVS	R0, #13
0x57A0	0xF7FFFB4E  BL	_UART_Write+0
;SD_Card.c, 362 :: 		err = FAT32_GetAttr("FILE1.TXT", &attr);
0x57A4	0x4826    LDR	R0, [PC, #152]
0x57A6	0x4927    LDR	R1, [PC, #156]
0x57A8	0xF7FFF82E  BL	_FAT32_GetAttr+0
0x57AC	0x4920    LDR	R1, [PC, #128]
0x57AE	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 363 :: 		err = FAT32_SetAttr("FILE1.TXT", attr | ATTR_HIDDEN);
0x57B0	0x4824    LDR	R0, [PC, #144]
0x57B2	0x7800    LDRB	R0, [R0, #0]
0x57B4	0xF0400102  ORR	R1, R0, #2
0x57B8	0x4823    LDR	R0, [PC, #140]
0x57BA	0xF7FEFE95  BL	_FAT32_SetAttr+0
0x57BE	0x491C    LDR	R1, [PC, #112]
0x57C0	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 365 :: 		err = FAT32_Dir();
0x57C2	0xF7FFFB49  BL	_FAT32_Dir+0
0x57C6	0x491A    LDR	R1, [PC, #104]
0x57C8	0x7008    STRB	R0, [R1, #0]
;SD_Card.c, 366 :: 		UART_Write(CR);
0x57CA	0x200D    MOVS	R0, #13
0x57CC	0xF7FFFB38  BL	_UART_Write+0
;SD_Card.c, 369 :: 		UART_Write(CR);
0x57D0	0x200D    MOVS	R0, #13
0x57D2	0xF7FFFB35  BL	_UART_Write+0
;SD_Card.c, 370 :: 		FAT32_GetFreeSpace(&freeClusts, &bpcl);
0x57D6	0x491D    LDR	R1, [PC, #116]
0x57D8	0x481D    LDR	R0, [PC, #116]
0x57DA	0xF7FEFDFD  BL	_FAT32_GetFreeSpace+0
;SD_Card.c, 371 :: 		UART_Write_Text("Free Space Info:");
0x57DE	0x481D    LDR	R0, [PC, #116]
0x57E0	0xF7FEFA6C  BL	_UART_Write_Text+0
;SD_Card.c, 372 :: 		UART_Write(CR);
0x57E4	0x200D    MOVS	R0, #13
0x57E6	0xF7FFFB2B  BL	_UART_Write+0
;SD_Card.c, 373 :: 		UART_Write_Text("Free bytes: ");
0x57EA	0x481B    LDR	R0, [PC, #108]
0x57EC	0xF7FEFA66  BL	_UART_Write_Text+0
;SD_Card.c, 374 :: 		LongWordToStr(freeClusts*bpcl, uartbuf);
0x57F0	0x4816    LDR	R0, [PC, #88]
0x57F2	0x8801    LDRH	R1, [R0, #0]
0x57F4	0x4816    LDR	R0, [PC, #88]
0x57F6	0x6800    LDR	R0, [R0, #0]
0x57F8	0x4348    MULS	R0, R1, R0
0x57FA	0x4918    LDR	R1, [PC, #96]
0x57FC	0xF7FEFE26  BL	_LongWordToStr+0
;SD_Card.c, 375 :: 		UART_Write_Text(uartbuf);
0x5800	0x4816    LDR	R0, [PC, #88]
0x5802	0xF7FEFA5B  BL	_UART_Write_Text+0
;SD_Card.c, 376 :: 		UART_Write(CR);
0x5806	0x200D    MOVS	R0, #13
0x5808	0xF7FFFB1A  BL	_UART_Write+0
;SD_Card.c, 378 :: 		UART_Write(CR);
0x580C	0x200D    MOVS	R0, #13
0x580E	0xF7FFFB17  BL	_UART_Write+0
;SD_Card.c, 379 :: 		UART_Write_Text(constToVar(uartbuf, line));
0x5812	0x4913    LDR	R1, [PC, #76]
0x5814	0x4811    LDR	R0, [PC, #68]
0x5816	0xF7FEFA97  BL	SD_Card_constToVar+0
0x581A	0xF7FEFA4F  BL	_UART_Write_Text+0
;SD_Card.c, 380 :: 		UART_Write(CR);
0x581E	0x200D    MOVS	R0, #13
0x5820	0xF7FFFB0E  BL	_UART_Write+0
;SD_Card.c, 381 :: 		}
L_end_main:
L__main_end_loop:
0x5824	0xE7FE    B	L__main_end_loop
0x5826	0xBF00    NOP
0x5828	0x08882000  	_fileHandle+0
0x582C	0x004B2000  	_rdbuf+0
0x5830	0x00952000  	_err+0
0x5834	0x088B2000  	_fileHandle+3
0x5838	0x08892000  	_fileHandle+1
0x583C	0x088A2000  	_fileHandle+2
0x5840	0x005E2000  	?lstr7_SD_Card+0
0x5844	0x08942000  	_attr+0
0x5848	0x00682000  	?lstr8_SD_Card+0
0x584C	0x08962000  	_bpcl+0
0x5850	0x08982000  	_freeClusts+0
0x5854	0x00722000  	?lstr9_SD_Card+0
0x5858	0x00832000  	?lstr10_SD_Card+0
0x585C	0x08682000  	_uartbuf+0
0x5860	0x5BF60000  	_line+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x4ACC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x4ACE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x4AD2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x4AD6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x4ADA	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x4ADC	0xB001    ADD	SP, SP, #4
0x4ADE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x4A90	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x4A92	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x4A96	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x4A9A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x4A9E	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x4AA0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x4AA4	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x4AA6	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x4AA8	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x4AAA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x4AAE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x4AB2	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x4AB4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x4AB8	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x4ABA	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x4ABC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x4AC0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x4AC4	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x4AC6	0xB001    ADD	SP, SP, #4
0x4AC8	0x4770    BX	LR
; end of ___FillZeros
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x4AE0	0xB081    SUB	SP, SP, #4
0x4AE2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x4AE6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x4AE8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x4AEA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x4AEC	0xB408    PUSH	(R3)
0x4AEE	0xB293    UXTH	R3, R2
0x4AF0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x4AF2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x4AF4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x4AF6	0xF7FEFADD  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x4AFA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x4AFC	0xF8DDE000  LDR	LR, [SP, #0]
0x4B00	0xB001    ADD	SP, SP, #4
0x4B02	0x4770    BX	LR
0x4B04	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x30B4	0xB089    SUB	SP, SP, #36
0x30B6	0xF8CDE000  STR	LR, [SP, #0]
0x30BA	0x4683    MOV	R11, R0
0x30BC	0xB298    UXTH	R0, R3
0x30BE	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x30C0	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x30C4	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x30C6	0xAC04    ADD	R4, SP, #16
0x30C8	0xF8AD1004  STRH	R1, [SP, #4]
0x30CC	0xF8AD0008  STRH	R0, [SP, #8]
0x30D0	0x4620    MOV	R0, R4
0x30D2	0xF7FEFACB  BL	_RCC_GetClocksFrequency+0
0x30D6	0xF8BD0008  LDRH	R0, [SP, #8]
0x30DA	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x30DE	0x4C64    LDR	R4, [PC, #400]
0x30E0	0x45A3    CMP	R11, R4
0x30E2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x30E4	0x2501    MOVS	R5, #1
0x30E6	0xB26D    SXTB	R5, R5
0x30E8	0x4C62    LDR	R4, [PC, #392]
0x30EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x30EC	0x4D62    LDR	R5, [PC, #392]
0x30EE	0x4C63    LDR	R4, [PC, #396]
0x30F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x30F2	0x4D63    LDR	R5, [PC, #396]
0x30F4	0x4C63    LDR	R4, [PC, #396]
0x30F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x30F8	0x4D63    LDR	R5, [PC, #396]
0x30FA	0x4C64    LDR	R4, [PC, #400]
0x30FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x30FE	0x4D64    LDR	R5, [PC, #400]
0x3100	0x4C64    LDR	R4, [PC, #400]
0x3102	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x3104	0x9C07    LDR	R4, [SP, #28]
0x3106	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x3108	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x310A	0x4C63    LDR	R4, [PC, #396]
0x310C	0x45A3    CMP	R11, R4
0x310E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x3110	0x2501    MOVS	R5, #1
0x3112	0xB26D    SXTB	R5, R5
0x3114	0x4C61    LDR	R4, [PC, #388]
0x3116	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x3118	0x4D61    LDR	R5, [PC, #388]
0x311A	0x4C58    LDR	R4, [PC, #352]
0x311C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x311E	0x4D61    LDR	R5, [PC, #388]
0x3120	0x4C58    LDR	R4, [PC, #352]
0x3122	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x3124	0x4D60    LDR	R5, [PC, #384]
0x3126	0x4C59    LDR	R4, [PC, #356]
0x3128	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x312A	0x4D60    LDR	R5, [PC, #384]
0x312C	0x4C59    LDR	R4, [PC, #356]
0x312E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x3130	0x9C06    LDR	R4, [SP, #24]
0x3132	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x3134	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x3136	0x4C5E    LDR	R4, [PC, #376]
0x3138	0x45A3    CMP	R11, R4
0x313A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x313C	0x2501    MOVS	R5, #1
0x313E	0xB26D    SXTB	R5, R5
0x3140	0x4C5C    LDR	R4, [PC, #368]
0x3142	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x3144	0x4D5C    LDR	R5, [PC, #368]
0x3146	0x4C4D    LDR	R4, [PC, #308]
0x3148	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x314A	0x4D5C    LDR	R5, [PC, #368]
0x314C	0x4C4D    LDR	R4, [PC, #308]
0x314E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x3150	0x4D5B    LDR	R5, [PC, #364]
0x3152	0x4C4E    LDR	R4, [PC, #312]
0x3154	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x3156	0x4D5B    LDR	R5, [PC, #364]
0x3158	0x4C4E    LDR	R4, [PC, #312]
0x315A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x315C	0x9C06    LDR	R4, [SP, #24]
0x315E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x3160	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x3162	0x4C59    LDR	R4, [PC, #356]
0x3164	0x45A3    CMP	R11, R4
0x3166	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x3168	0x2501    MOVS	R5, #1
0x316A	0xB26D    SXTB	R5, R5
0x316C	0x4C57    LDR	R4, [PC, #348]
0x316E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x3170	0x4D57    LDR	R5, [PC, #348]
0x3172	0x4C42    LDR	R4, [PC, #264]
0x3174	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x3176	0x4D57    LDR	R5, [PC, #348]
0x3178	0x4C42    LDR	R4, [PC, #264]
0x317A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x317C	0x4D56    LDR	R5, [PC, #344]
0x317E	0x4C43    LDR	R4, [PC, #268]
0x3180	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x3182	0x4D56    LDR	R5, [PC, #344]
0x3184	0x4C43    LDR	R4, [PC, #268]
0x3186	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x3188	0x9C06    LDR	R4, [SP, #24]
0x318A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x318C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x318E	0x4C54    LDR	R4, [PC, #336]
0x3190	0x45A3    CMP	R11, R4
0x3192	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x3194	0x2501    MOVS	R5, #1
0x3196	0xB26D    SXTB	R5, R5
0x3198	0x4C52    LDR	R4, [PC, #328]
0x319A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x319C	0x4D52    LDR	R5, [PC, #328]
0x319E	0x4C37    LDR	R4, [PC, #220]
0x31A0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x31A2	0x4D52    LDR	R5, [PC, #328]
0x31A4	0x4C37    LDR	R4, [PC, #220]
0x31A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x31A8	0x4D51    LDR	R5, [PC, #324]
0x31AA	0x4C38    LDR	R4, [PC, #224]
0x31AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x31AE	0x4D51    LDR	R5, [PC, #324]
0x31B0	0x4C38    LDR	R4, [PC, #224]
0x31B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x31B4	0x9C06    LDR	R4, [SP, #24]
0x31B6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x31B8	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x31BC	0xF8AD0008  STRH	R0, [SP, #8]
0x31C0	0x4630    MOV	R0, R6
0x31C2	0xF7FFF829  BL	_GPIO_Alternate_Function_Enable+0
0x31C6	0xF8BD0008  LDRH	R0, [SP, #8]
0x31CA	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x31CE	0xF10B0510  ADD	R5, R11, #16
0x31D2	0x2400    MOVS	R4, #0
0x31D4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x31D6	0xF10B0510  ADD	R5, R11, #16
0x31DA	0x682C    LDR	R4, [R5, #0]
0x31DC	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x31DE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x31E0	0xF10B050C  ADD	R5, R11, #12
0x31E4	0x2400    MOVS	R4, #0
0x31E6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x31E8	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x31EA	0xF4406080  ORR	R0, R0, #1024
0x31EE	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x31F0	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x31F2	0xF10B050C  ADD	R5, R11, #12
0x31F6	0x682C    LDR	R4, [R5, #0]
0x31F8	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x31FA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x31FC	0xF10B060C  ADD	R6, R11, #12
0x3200	0x2501    MOVS	R5, #1
0x3202	0x6834    LDR	R4, [R6, #0]
0x3204	0xF365344D  BFI	R4, R5, #13, #1
0x3208	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x320A	0xF10B060C  ADD	R6, R11, #12
0x320E	0x2501    MOVS	R5, #1
0x3210	0x6834    LDR	R4, [R6, #0]
0x3212	0xF36504C3  BFI	R4, R5, #3, #1
0x3216	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x3218	0xF10B060C  ADD	R6, R11, #12
0x321C	0x2501    MOVS	R5, #1
0x321E	0x6834    LDR	R4, [R6, #0]
0x3220	0xF3650482  BFI	R4, R5, #2, #1
0x3224	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x3226	0xF10B0514  ADD	R5, R11, #20
0x322A	0x2400    MOVS	R4, #0
0x322C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x322E	0x9D03    LDR	R5, [SP, #12]
0x3230	0x2419    MOVS	R4, #25
0x3232	0x4365    MULS	R5, R4, R5
0x3234	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x3238	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x323C	0x2464    MOVS	R4, #100
0x323E	0xFBB7F4F4  UDIV	R4, R7, R4
0x3242	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x3244	0x0935    LSRS	R5, R6, #4
0x3246	0x2464    MOVS	R4, #100
0x3248	0x436C    MULS	R4, R5, R4
0x324A	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x324C	0x0124    LSLS	R4, R4, #4
0x324E	0xF2040532  ADDW	R5, R4, #50
0x3252	0x2464    MOVS	R4, #100
0x3254	0xFBB5F4F4  UDIV	R4, R5, R4
0x3258	0xF004040F  AND	R4, R4, #15
0x325C	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x3260	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x3264	0xB2A4    UXTH	R4, R4
0x3266	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x3268	0xF8DDE000  LDR	LR, [SP, #0]
0x326C	0xB009    ADD	SP, SP, #36
0x326E	0x4770    BX	LR
0x3270	0x38004001  	USART1_SR+0
0x3274	0x03384242  	RCC_APB2ENR+0
0x3278	0x41AD0000  	_UART1_Write+0
0x327C	0x0C982000  	_UART_Wr_Ptr+0
0x3280	0xFFFFFFFF  	_UART1_Read+0
0x3284	0x0C9C2000  	_UART_Rd_Ptr+0
0x3288	0xFFFFFFFF  	_UART1_Data_Ready+0
0x328C	0x0CA02000  	_UART_Rdy_Ptr+0
0x3290	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x3294	0x0CA42000  	_UART_Tx_Idle_Ptr+0
0x3298	0x44004000  	USART2_SR+0
0x329C	0x03C44242  	RCC_APB1ENR+0
0x32A0	0x3C690000  	_UART2_Write+0
0x32A4	0xFFFFFFFF  	_UART2_Read+0
0x32A8	0xFFFFFFFF  	_UART2_Data_Ready+0
0x32AC	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x32B0	0x48004000  	USART3_SR+0
0x32B4	0x03C84242  	RCC_APB1ENR+0
0x32B8	0x3C850000  	_UART3_Write+0
0x32BC	0xFFFFFFFF  	_UART3_Read+0
0x32C0	0xFFFFFFFF  	_UART3_Data_Ready+0
0x32C4	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x32C8	0x4C004000  	UART4_SR+0
0x32CC	0x03CC4242  	RCC_APB1ENR+0
0x32D0	0x3CA10000  	_UART4_Write+0
0x32D4	0xFFFFFFFF  	_UART4_Read+0
0x32D8	0xFFFFFFFF  	_UART4_Data_Ready+0
0x32DC	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x32E0	0x50004000  	UART5_SR+0
0x32E4	0x03D04242  	RCC_APB1ENR+0
0x32E8	0x3D650000  	_UART5_Write+0
0x32EC	0xFFFFFFFF  	_UART5_Read+0
0x32F0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x32F4	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x166C	0xB082    SUB	SP, SP, #8
0x166E	0xF8CDE000  STR	LR, [SP, #0]
0x1672	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x1674	0x4619    MOV	R1, R3
0x1676	0x9101    STR	R1, [SP, #4]
0x1678	0xF7FFFE46  BL	_Get_Fosc_kHz+0
0x167C	0xF24031E8  MOVW	R1, #1000
0x1680	0xFB00F201  MUL	R2, R0, R1
0x1684	0x9901    LDR	R1, [SP, #4]
0x1686	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x1688	0x491F    LDR	R1, [PC, #124]
0x168A	0x7809    LDRB	R1, [R1, #0]
0x168C	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x1690	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x1692	0x491E    LDR	R1, [PC, #120]
0x1694	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1696	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1698	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x169A	0x1D1A    ADDS	R2, R3, #4
0x169C	0x6819    LDR	R1, [R3, #0]
0x169E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x16A0	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x16A2	0x4919    LDR	R1, [PC, #100]
0x16A4	0x8809    LDRH	R1, [R1, #0]
0x16A6	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x16AA	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x16AC	0x4917    LDR	R1, [PC, #92]
0x16AE	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x16B0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x16B2	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x16B4	0xF2030208  ADDW	R2, R3, #8
0x16B8	0x1D19    ADDS	R1, R3, #4
0x16BA	0x6809    LDR	R1, [R1, #0]
0x16BC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x16BE	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x16C0	0x4911    LDR	R1, [PC, #68]
0x16C2	0x8809    LDRH	R1, [R1, #0]
0x16C4	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x16C8	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x16CA	0x4910    LDR	R1, [PC, #64]
0x16CC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x16CE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x16D0	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x16D2	0xF203020C  ADDW	R2, R3, #12
0x16D6	0x1D19    ADDS	R1, R3, #4
0x16D8	0x6809    LDR	R1, [R1, #0]
0x16DA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x16DC	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x16DE	0x490A    LDR	R1, [PC, #40]
0x16E0	0x8809    LDRH	R1, [R1, #0]
0x16E2	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x16E6	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x16E8	0x4909    LDR	R1, [PC, #36]
0x16EA	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x16EC	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x16EE	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x16F0	0xF2030210  ADDW	R2, R3, #16
0x16F4	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x16F8	0x6809    LDR	R1, [R1, #0]
0x16FA	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x16FE	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x1700	0xF8DDE000  LDR	LR, [SP, #0]
0x1704	0xB002    ADD	SP, SP, #8
0x1706	0x4770    BX	LR
0x1708	0x10044002  	RCC_CFGRbits+0
0x170C	0x5BE60000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x1710	0x04640000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x1308	0x4801    LDR	R0, [PC, #4]
0x130A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x130C	0x4770    BX	LR
0x130E	0xBF00    NOP
0x1310	0x089C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x2218	0xB081    SUB	SP, SP, #4
0x221A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x221E	0x2201    MOVS	R2, #1
0x2220	0xB252    SXTB	R2, R2
0x2222	0x493E    LDR	R1, [PC, #248]
0x2224	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x2226	0xF2000168  ADDW	R1, R0, #104
0x222A	0x680B    LDR	R3, [R1, #0]
0x222C	0xF06F6100  MVN	R1, #134217728
0x2230	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x2234	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x2236	0xF0036100  AND	R1, R3, #134217728
0x223A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x223C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x223E	0xF0024100  AND	R1, R2, #-2147483648
0x2242	0xF1B14F00  CMP	R1, #-2147483648
0x2246	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x2248	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x224A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x224C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x224E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x2250	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x2252	0xF4042170  AND	R1, R4, #983040
0x2256	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x2258	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x225A	0xF64F71FF  MOVW	R1, #65535
0x225E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x2262	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x2264	0xF4041140  AND	R1, R4, #3145728
0x2268	0xF5B11F40  CMP	R1, #3145728
0x226C	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x226E	0xF06F6170  MVN	R1, #251658240
0x2272	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x2276	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x2278	0x492A    LDR	R1, [PC, #168]
0x227A	0x680A    LDR	R2, [R1, #0]
0x227C	0xF06F6170  MVN	R1, #251658240
0x2280	0x400A    ANDS	R2, R1
0x2282	0x4928    LDR	R1, [PC, #160]
0x2284	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x2286	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x2288	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x228A	0xF4041180  AND	R1, R4, #1048576
0x228E	0xF5B11F80  CMP	R1, #1048576
0x2292	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x2294	0xF04F0103  MOV	R1, #3
0x2298	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x229A	0x43C9    MVN	R1, R1
0x229C	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x22A0	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x22A4	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x22A6	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x22A8	0x0D61    LSRS	R1, R4, #21
0x22AA	0x0109    LSLS	R1, R1, #4
0x22AC	0xFA05F101  LSL	R1, R5, R1
0x22B0	0x43C9    MVN	R1, R1
0x22B2	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x22B4	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x22B8	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x22BA	0x0D61    LSRS	R1, R4, #21
0x22BC	0x0109    LSLS	R1, R1, #4
0x22BE	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x22C2	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x22C4	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x22C6	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x22CA	0xF1B14F00  CMP	R1, #-2147483648
0x22CE	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x22D0	0x4913    LDR	R1, [PC, #76]
0x22D2	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x22D4	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x22D6	0x4913    LDR	R1, [PC, #76]
0x22D8	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x22DA	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x22DE	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x22E0	0xEA4F018A  LSL	R1, R10, #2
0x22E4	0xEB090101  ADD	R1, R9, R1, LSL #0
0x22E8	0x6809    LDR	R1, [R1, #0]
0x22EA	0xF1B13FFF  CMP	R1, #-1
0x22EE	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x22F0	0xF1090134  ADD	R1, R9, #52
0x22F4	0xEA4F038A  LSL	R3, R10, #2
0x22F8	0x18C9    ADDS	R1, R1, R3
0x22FA	0x6809    LDR	R1, [R1, #0]
0x22FC	0x460A    MOV	R2, R1
0x22FE	0xEB090103  ADD	R1, R9, R3, LSL #0
0x2302	0x6809    LDR	R1, [R1, #0]
0x2304	0x4608    MOV	R0, R1
0x2306	0x4611    MOV	R1, R2
0x2308	0xF7FEFFB2  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x230C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x2310	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x2312	0xF8DDE000  LDR	LR, [SP, #0]
0x2316	0xB001    ADD	SP, SP, #4
0x2318	0x4770    BX	LR
0x231A	0xBF00    NOP
0x231C	0x03004242  	RCC_APB2ENRbits+0
0x2320	0x001C4001  	AFIO_MAPR2+0
0x2324	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x1270	0xB083    SUB	SP, SP, #12
0x1272	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x1276	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x127A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x127C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x127E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x1282	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x1284	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x1286	0x4A19    LDR	R2, [PC, #100]
0x1288	0x9202    STR	R2, [SP, #8]
0x128A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x128C	0x4A18    LDR	R2, [PC, #96]
0x128E	0x9202    STR	R2, [SP, #8]
0x1290	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x1292	0x4A18    LDR	R2, [PC, #96]
0x1294	0x9202    STR	R2, [SP, #8]
0x1296	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x1298	0x4A17    LDR	R2, [PC, #92]
0x129A	0x9202    STR	R2, [SP, #8]
0x129C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x129E	0x4A17    LDR	R2, [PC, #92]
0x12A0	0x9202    STR	R2, [SP, #8]
0x12A2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x12A4	0x4A16    LDR	R2, [PC, #88]
0x12A6	0x9202    STR	R2, [SP, #8]
0x12A8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x12AA	0x4A16    LDR	R2, [PC, #88]
0x12AC	0x9202    STR	R2, [SP, #8]
0x12AE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x12B0	0x2800    CMP	R0, #0
0x12B2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x12B4	0x2801    CMP	R0, #1
0x12B6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x12B8	0x2802    CMP	R0, #2
0x12BA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x12BC	0x2803    CMP	R0, #3
0x12BE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x12C0	0x2804    CMP	R0, #4
0x12C2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x12C4	0x2805    CMP	R0, #5
0x12C6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x12C8	0x2806    CMP	R0, #6
0x12CA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x12CC	0x2201    MOVS	R2, #1
0x12CE	0xB212    SXTH	R2, R2
0x12D0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x12D2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x12D6	0x9802    LDR	R0, [SP, #8]
0x12D8	0x460A    MOV	R2, R1
0x12DA	0xF8BD1004  LDRH	R1, [SP, #4]
0x12DE	0xF7FFFA9D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x12E2	0xF8DDE000  LDR	LR, [SP, #0]
0x12E6	0xB003    ADD	SP, SP, #12
0x12E8	0x4770    BX	LR
0x12EA	0xBF00    NOP
0x12EC	0x08004001  	#1073809408
0x12F0	0x0C004001  	#1073810432
0x12F4	0x10004001  	#1073811456
0x12F8	0x14004001  	#1073812480
0x12FC	0x18004001  	#1073813504
0x1300	0x1C004001  	#1073814528
0x1304	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x081C	0xB081    SUB	SP, SP, #4
0x081E	0xF8CDE000  STR	LR, [SP, #0]
0x0822	0xB28C    UXTH	R4, R1
0x0824	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0826	0x4B77    LDR	R3, [PC, #476]
0x0828	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x082C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x082E	0x4618    MOV	R0, R3
0x0830	0xF7FFFEAA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0834	0xF1B40FFF  CMP	R4, #255
0x0838	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x083A	0x4B73    LDR	R3, [PC, #460]
0x083C	0x429D    CMP	R5, R3
0x083E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0840	0xF04F3333  MOV	R3, #858993459
0x0844	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0846	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0848	0x2D42    CMP	R5, #66
0x084A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x084C	0xF04F3344  MOV	R3, #1145324612
0x0850	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0852	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0854	0xF64F73FF  MOVW	R3, #65535
0x0858	0x429C    CMP	R4, R3
0x085A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x085C	0x4B6A    LDR	R3, [PC, #424]
0x085E	0x429D    CMP	R5, R3
0x0860	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0862	0xF04F3333  MOV	R3, #858993459
0x0866	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0868	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x086A	0xF04F3333  MOV	R3, #858993459
0x086E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0870	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0872	0x2D42    CMP	R5, #66
0x0874	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0876	0xF04F3344  MOV	R3, #1145324612
0x087A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x087C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x087E	0xF04F3344  MOV	R3, #1145324612
0x0882	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0884	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0886	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0888	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x088A	0xF0050301  AND	R3, R5, #1
0x088E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0890	0x2100    MOVS	R1, #0
0x0892	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0894	0xF0050302  AND	R3, R5, #2
0x0898	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x089A	0xF40573C0  AND	R3, R5, #384
0x089E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x08A0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x08A2	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x08A4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x08A6	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x08A8	0xF0050304  AND	R3, R5, #4
0x08AC	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x08AE	0xF0050320  AND	R3, R5, #32
0x08B2	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x08B4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x08B6	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x08B8	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x08BA	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x08BC	0xF0050308  AND	R3, R5, #8
0x08C0	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x08C2	0xF0050320  AND	R3, R5, #32
0x08C6	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x08C8	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x08CA	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x08CC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x08CE	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x08D0	0x4B4E    LDR	R3, [PC, #312]
0x08D2	0xEA050303  AND	R3, R5, R3, LSL #0
0x08D6	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x08D8	0x2003    MOVS	R0, #3
0x08DA	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x08DC	0xF4057300  AND	R3, R5, #512
0x08E0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x08E2	0x2002    MOVS	R0, #2
0x08E4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x08E6	0xF4056380  AND	R3, R5, #1024
0x08EA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x08EC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x08EE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x08F0	0xF005030C  AND	R3, R5, #12
0x08F4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x08F6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x08F8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x08FA	0xF00403FF  AND	R3, R4, #255
0x08FE	0xB29B    UXTH	R3, R3
0x0900	0x2B00    CMP	R3, #0
0x0902	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0904	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0906	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0908	0xFA1FF884  UXTH	R8, R4
0x090C	0x4632    MOV	R2, R6
0x090E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0910	0x2808    CMP	R0, #8
0x0912	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0914	0xF04F0301  MOV	R3, #1
0x0918	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x091C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0920	0x42A3    CMP	R3, R4
0x0922	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0924	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0926	0xF04F030F  MOV	R3, #15
0x092A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x092C	0x43DB    MVN	R3, R3
0x092E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0932	0xFA01F305  LSL	R3, R1, R5
0x0936	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x093A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x093C	0xF4067381  AND	R3, R6, #258
0x0940	0xF5B37F81  CMP	R3, #258
0x0944	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0946	0xF2020414  ADDW	R4, R2, #20
0x094A	0xF04F0301  MOV	R3, #1
0x094E	0x4083    LSLS	R3, R0
0x0950	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0952	0xF0060382  AND	R3, R6, #130
0x0956	0x2B82    CMP	R3, #130
0x0958	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x095A	0xF2020410  ADDW	R4, R2, #16
0x095E	0xF04F0301  MOV	R3, #1
0x0962	0x4083    LSLS	R3, R0
0x0964	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0966	0x462F    MOV	R7, R5
0x0968	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x096A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x096C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x096E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0970	0xFA1FF088  UXTH	R0, R8
0x0974	0x460F    MOV	R7, R1
0x0976	0x4631    MOV	R1, R6
0x0978	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x097A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x097C	0x460F    MOV	R7, R1
0x097E	0x4629    MOV	R1, R5
0x0980	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0982	0xF1B00FFF  CMP	R0, #255
0x0986	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0988	0x1D33    ADDS	R3, R6, #4
0x098A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x098E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0990	0x2A08    CMP	R2, #8
0x0992	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0994	0xF2020408  ADDW	R4, R2, #8
0x0998	0xF04F0301  MOV	R3, #1
0x099C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x09A0	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x09A4	0x42A3    CMP	R3, R4
0x09A6	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x09A8	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x09AA	0xF04F030F  MOV	R3, #15
0x09AE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x09B0	0x43DB    MVN	R3, R3
0x09B2	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x09B6	0xFA07F305  LSL	R3, R7, R5
0x09BA	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x09BE	0xF4017381  AND	R3, R1, #258
0x09C2	0xF5B37F81  CMP	R3, #258
0x09C6	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x09C8	0xF2060514  ADDW	R5, R6, #20
0x09CC	0xF2020408  ADDW	R4, R2, #8
0x09D0	0xF04F0301  MOV	R3, #1
0x09D4	0x40A3    LSLS	R3, R4
0x09D6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x09D8	0xF0010382  AND	R3, R1, #130
0x09DC	0x2B82    CMP	R3, #130
0x09DE	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x09E0	0xF2060510  ADDW	R5, R6, #16
0x09E4	0xF2020408  ADDW	R4, R2, #8
0x09E8	0xF04F0301  MOV	R3, #1
0x09EC	0x40A3    LSLS	R3, R4
0x09EE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x09F0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x09F2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x09F4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x09F6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x09F8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x09FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0A00	0xB001    ADD	SP, SP, #4
0x0A02	0x4770    BX	LR
0x0A04	0xFC00FFFF  	#-1024
0x0A08	0x00140008  	#524308
0x0A0C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x058A	0x4919    LDR	R1, [PC, #100]
0x058C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0590	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0592	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0594	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0596	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0598	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x059A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x059C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x059E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x05A0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x05A2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x05A4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x05A6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x05A8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x05AA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x05AC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x05AE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x05B2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x05B4	0x490F    LDR	R1, [PC, #60]
0x05B6	0x4288    CMP	R0, R1
0x05B8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x05BA	0x490F    LDR	R1, [PC, #60]
0x05BC	0x4288    CMP	R0, R1
0x05BE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x05C0	0x490E    LDR	R1, [PC, #56]
0x05C2	0x4288    CMP	R0, R1
0x05C4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x05C6	0x490E    LDR	R1, [PC, #56]
0x05C8	0x4288    CMP	R0, R1
0x05CA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x05CC	0x490D    LDR	R1, [PC, #52]
0x05CE	0x4288    CMP	R0, R1
0x05D0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x05D2	0x490D    LDR	R1, [PC, #52]
0x05D4	0x4288    CMP	R0, R1
0x05D6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x05D8	0x490C    LDR	R1, [PC, #48]
0x05DA	0x4288    CMP	R0, R1
0x05DC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x05DE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x05E0	0x490B    LDR	R1, [PC, #44]
0x05E2	0x6809    LDR	R1, [R1, #0]
0x05E4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x05E8	0x4909    LDR	R1, [PC, #36]
0x05EA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x05EC	0xB001    ADD	SP, SP, #4
0x05EE	0x4770    BX	LR
0x05F0	0xFC00FFFF  	#-1024
0x05F4	0x08004001  	#1073809408
0x05F8	0x0C004001  	#1073810432
0x05FC	0x10004001  	#1073811456
0x0600	0x14004001  	#1073812480
0x0604	0x18004001  	#1073813504
0x0608	0x1C004001  	#1073814528
0x060C	0x20004001  	#1073815552
0x0610	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART_Write:
;__Lib_UART_123_45.c, 431 :: 		
; _data start address is: 0 (R0)
0x4E40	0xB081    SUB	SP, SP, #4
0x4E42	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 432 :: 		
; _data end address is: 0 (R0)
0x4E46	0x4C03    LDR	R4, [PC, #12]
0x4E48	0x6824    LDR	R4, [R4, #0]
0x4E4A	0x47A0    BLX	R4
;__Lib_UART_123_45.c, 433 :: 		
L_end_UART_Write:
0x4E4C	0xF8DDE000  LDR	LR, [SP, #0]
0x4E50	0xB001    ADD	SP, SP, #4
0x4E52	0x4770    BX	LR
0x4E54	0x0C982000  	_UART_Wr_Ptr+0
; end of _UART_Write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x42A0	0xB081    SUB	SP, SP, #4
0x42A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x42A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42A8	0x4803    LDR	R0, [PC, #12]
0x42AA	0xF7FDFA43  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x42AE	0xF8DDE000  LDR	LR, [SP, #0]
0x42B2	0xB001    ADD	SP, SP, #4
0x42B4	0x4770    BX	LR
0x42B6	0xBF00    NOP
0x42B8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x1734	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x1736	0xF200020C  ADDW	R2, R0, #12
0x173A	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x173C	0xF2000208  ADDW	R2, R0, #8
0x1740	0x6813    LDR	R3, [R2, #0]
0x1742	0xF3C30200  UBFX	R2, R3, #0, #1
0x1746	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x1748	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x174A	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x174E	0x6812    LDR	R2, [R2, #0]
0x1750	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x1752	0xB001    ADD	SP, SP, #4
0x1754	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x42BC	0xB081    SUB	SP, SP, #4
0x42BE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x42C2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x42C4	0x4803    LDR	R0, [PC, #12]
0x42C6	0xF7FDFA35  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x42CA	0xF8DDE000  LDR	LR, [SP, #0]
0x42CE	0xB001    ADD	SP, SP, #4
0x42D0	0x4770    BX	LR
0x42D2	0xBF00    NOP
0x42D4	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x4190	0xB081    SUB	SP, SP, #4
0x4192	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x4196	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x4198	0x4803    LDR	R0, [PC, #12]
0x419A	0xF7FDFACB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x419E	0xF8DDE000  LDR	LR, [SP, #0]
0x41A2	0xB001    ADD	SP, SP, #4
0x41A4	0x4770    BX	LR
0x41A6	0xBF00    NOP
0x41A8	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x41AC	0xB081    SUB	SP, SP, #4
0x41AE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x41B2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x41B4	0x4803    LDR	R0, [PC, #12]
0x41B6	0xF7FDFAAD  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x41BA	0xF8DDE000  LDR	LR, [SP, #0]
0x41BE	0xB001    ADD	SP, SP, #4
0x41C0	0x4770    BX	LR
0x41C2	0xBF00    NOP
0x41C4	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1714	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x1716	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x171A	0x4601    MOV	R1, R0
0x171C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x1720	0x680B    LDR	R3, [R1, #0]
0x1722	0xF3C312C0  UBFX	R2, R3, #7, #1
0x1726	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x1728	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x172A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x172C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x172E	0xB001    ADD	SP, SP, #4
0x1730	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x3C68	0xB081    SUB	SP, SP, #4
0x3C6A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x3C6E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3C70	0x4803    LDR	R0, [PC, #12]
0x3C72	0xF7FDFD4F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x3C76	0xF8DDE000  LDR	LR, [SP, #0]
0x3C7A	0xB001    ADD	SP, SP, #4
0x3C7C	0x4770    BX	LR
0x3C7E	0xBF00    NOP
0x3C80	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x3C84	0xB081    SUB	SP, SP, #4
0x3C86	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x3C8A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3C8C	0x4803    LDR	R0, [PC, #12]
0x3C8E	0xF7FDFD41  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x3C92	0xF8DDE000  LDR	LR, [SP, #0]
0x3C96	0xB001    ADD	SP, SP, #4
0x3C98	0x4770    BX	LR
0x3C9A	0xBF00    NOP
0x3C9C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x3CA0	0xB081    SUB	SP, SP, #4
0x3CA2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x3CA6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3CA8	0x4803    LDR	R0, [PC, #12]
0x3CAA	0xF7FDFD33  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x3CAE	0xF8DDE000  LDR	LR, [SP, #0]
0x3CB2	0xB001    ADD	SP, SP, #4
0x3CB4	0x4770    BX	LR
0x3CB6	0xBF00    NOP
0x3CB8	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x3D64	0xB081    SUB	SP, SP, #4
0x3D66	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x3D6A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3D6C	0x4803    LDR	R0, [PC, #12]
0x3D6E	0xF7FDFCD1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x3D72	0xF8DDE000  LDR	LR, [SP, #0]
0x3D76	0xB001    ADD	SP, SP, #4
0x3D78	0x4770    BX	LR
0x3D7A	0xBF00    NOP
0x3D7C	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART_Write_ConstText:
;SD_Card.c, 214 :: 		void UART_Write_ConstText(const char *text)
; text start address is: 0 (R0)
0x52EC	0xB081    SUB	SP, SP, #4
0x52EE	0xF8CDE000  STR	LR, [SP, #0]
; text end address is: 0 (R0)
; text start address is: 0 (R0)
;SD_Card.c, 216 :: 		UART_Write_Text(constToVar(uartbuf, text));
0x52F2	0x4601    MOV	R1, R0
; text end address is: 0 (R0)
0x52F4	0x4804    LDR	R0, [PC, #16]
0x52F6	0xF7FEFD27  BL	SD_Card_constToVar+0
0x52FA	0xF7FEFCDF  BL	_UART_Write_Text+0
;SD_Card.c, 217 :: 		}
L_end_UART_Write_ConstText:
0x52FE	0xF8DDE000  LDR	LR, [SP, #0]
0x5302	0xB001    ADD	SP, SP, #4
0x5304	0x4770    BX	LR
0x5306	0xBF00    NOP
0x5308	0x08682000  	_uartbuf+0
; end of _UART_Write_ConstText
SD_Card_constToVar:
;SD_Card.c, 187 :: 		static char* constToVar(char *dst, const char *src)
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x3D48	0x460A    MOV	R2, R1
0x3D4A	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 4 (R1)
; src start address is: 8 (R2)
;SD_Card.c, 191 :: 		tmp = dst;
; tmp start address is: 0 (R0)
; tmp start address is: 0 (R0)
0x3D4C	0x4608    MOV	R0, R1
; src end address is: 8 (R2)
; tmp end address is: 0 (R0)
; dst end address is: 4 (R1)
0x3D4E	0x4613    MOV	R3, R2
;SD_Card.c, 192 :: 		for (;;)
L_SD_Card_constToVar0:
;SD_Card.c, 194 :: 		*dst = *src;
; tmp start address is: 0 (R0)
; tmp end address is: 0 (R0)
; src start address is: 12 (R3)
; dst start address is: 4 (R1)
0x3D50	0x781A    LDRB	R2, [R3, #0]
0x3D52	0x700A    STRB	R2, [R1, #0]
;SD_Card.c, 195 :: 		if (*src == 0) break;
0x3D54	0x781A    LDRB	R2, [R3, #0]
0x3D56	0xB902    CBNZ	R2, L_SD_Card_constToVar3
; tmp end address is: 0 (R0)
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
; tmp start address is: 0 (R0)
0x3D58	0xE002    B	L_SD_Card_constToVar1
L_SD_Card_constToVar3:
;SD_Card.c, 196 :: 		src++;
; dst start address is: 4 (R1)
; src start address is: 12 (R3)
0x3D5A	0x1C5B    ADDS	R3, R3, #1
;SD_Card.c, 197 :: 		dst++;
0x3D5C	0x1C49    ADDS	R1, R1, #1
;SD_Card.c, 198 :: 		}
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
0x3D5E	0xE7F7    B	L_SD_Card_constToVar0
L_SD_Card_constToVar1:
;SD_Card.c, 199 :: 		return tmp;
; tmp end address is: 0 (R0)
;SD_Card.c, 200 :: 		}
L_end_constToVar:
0x3D60	0x4770    BX	LR
; end of SD_Card_constToVar
_UART_Write_Text:
;__Lib_UART_123_45.c, 435 :: 		
; uart_text start address is: 0 (R0)
0x3CBC	0xB083    SUB	SP, SP, #12
0x3CBE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 436 :: 		
; counter start address is: 8 (R2)
0x3CC2	0x2200    MOVS	R2, #0
;__Lib_UART_123_45.c, 438 :: 		
0x3CC4	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x3CC6	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x3CC8	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45.c, 439 :: 		
L_UART_Write_Text25:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x3CCA	0xB171    CBZ	R1, L_UART_Write_Text26
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45.c, 440 :: 		
; uart_text start address is: 0 (R0)
0x3CCC	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x3CCE	0xF88D2008  STRB	R2, [SP, #8]
0x3CD2	0xB2C8    UXTB	R0, R1
0x3CD4	0xF001F8B4  BL	_UART_Write+0
0x3CD8	0xF89D2008  LDRB	R2, [SP, #8]
0x3CDC	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45.c, 441 :: 		
0x3CDE	0x1C51    ADDS	R1, R2, #1
0x3CE0	0xB2C9    UXTB	R1, R1
0x3CE2	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45.c, 442 :: 		
0x3CE4	0x1841    ADDS	R1, R0, R1
0x3CE6	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45.c, 443 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x3CE8	0xE7EF    B	L_UART_Write_Text25
L_UART_Write_Text26:
;__Lib_UART_123_45.c, 444 :: 		
L_end_UART_Write_Text:
0x3CEA	0xF8DDE000  LDR	LR, [SP, #0]
0x3CEE	0xB003    ADD	SP, SP, #12
0x3CF0	0x4770    BX	LR
; end of _UART_Write_Text
_initSPI:
;SD_Card.c, 40 :: 		void initSPI(void)
0x530C	0xB081    SUB	SP, SP, #4
0x530E	0xF8CDE000  STR	LR, [SP, #0]
;SD_Card.c, 46 :: 		&_GPIO_MODULE_SPI1_PA567);
0x5312	0x4A05    LDR	R2, [PC, #20]
;SD_Card.c, 45 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x5314	0xF2403104  MOVW	R1, #772
;SD_Card.c, 43 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV64, _SPI_MASTER  | _SPI_8_BIT |
0x5318	0x2005    MOVS	R0, #5
;SD_Card.c, 46 :: 		&_GPIO_MODULE_SPI1_PA567);
0x531A	0xF7FEFCEB  BL	_SPI1_Init_Advanced+0
;SD_Card.c, 47 :: 		}
L_end_initSPI:
0x531E	0xF8DDE000  LDR	LR, [SP, #0]
0x5322	0xB001    ADD	SP, SP, #4
0x5324	0x4770    BX	LR
0x5326	0xBF00    NOP
0x5328	0x5AFC0000  	__GPIO_MODULE_SPI1_PA567+0
; end of _initSPI
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x3CF4	0xB083    SUB	SP, SP, #12
0x3CF6	0xF8CDE000  STR	LR, [SP, #0]
0x3CFA	0xF88D0004  STRB	R0, [SP, #4]
0x3CFE	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x3D00	0x4C0B    LDR	R4, [PC, #44]
0x3D02	0x4B0C    LDR	R3, [PC, #48]
0x3D04	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x3D06	0x4C0C    LDR	R4, [PC, #48]
0x3D08	0x4B0C    LDR	R3, [PC, #48]
0x3D0A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x3D0C	0x2401    MOVS	R4, #1
0x3D0E	0xB264    SXTB	R4, R4
0x3D10	0x4B0B    LDR	R3, [PC, #44]
0x3D12	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x3D14	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x3D16	0xF7FEFA7F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x3D1A	0x9A02    LDR	R2, [SP, #8]
0x3D1C	0xF89D1004  LDRB	R1, [SP, #4]
0x3D20	0x4808    LDR	R0, [PC, #32]
0x3D22	0xF7FEFB01  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x3D26	0xF8DDE000  LDR	LR, [SP, #0]
0x3D2A	0xB003    ADD	SP, SP, #12
0x3D2C	0x4770    BX	LR
0x3D2E	0xBF00    NOP
0x3D30	0x12010000  	_SPI1_Read+0
0x3D34	0x0C902000  	_SPI_Rd_Ptr+0
0x3D38	0x42A10000  	_SPI1_Write+0
0x3D3C	0x0C942000  	_SPI_Wr_Ptr+0
0x3D40	0x03304242  	RCC_APB2ENR+0
0x3D44	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x2328	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x232A	0x2300    MOVS	R3, #0
0x232C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x232E	0x00CB    LSLS	R3, R1, #3
0x2330	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x2332	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x2336	0x6804    LDR	R4, [R0, #0]
0x2338	0xB29B    UXTH	R3, R3
0x233A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x233E	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x2340	0x1D05    ADDS	R5, R0, #4
0x2342	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x2344	0x461C    MOV	R4, R3
0x2346	0x682B    LDR	R3, [R5, #0]
0x2348	0xF3640382  BFI	R3, R4, #2, #1
0x234C	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x234E	0xF200051C  ADDW	R5, R0, #28
0x2352	0x2400    MOVS	R4, #0
0x2354	0x682B    LDR	R3, [R5, #0]
0x2356	0xF36423CB  BFI	R3, R4, #11, #1
0x235A	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x235C	0x2401    MOVS	R4, #1
0x235E	0x6803    LDR	R3, [R0, #0]
0x2360	0xF3641386  BFI	R3, R4, #6, #1
0x2364	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x2366	0xB001    ADD	SP, SP, #4
0x2368	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_FAT32_Init:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1410 :: 		
0x5264	0xB082    SUB	SP, SP, #8
0x5266	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1414 :: 		
; rslt start address is: 4 (R1)
0x526A	0x2100    MOVS	R1, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1415 :: 		
; tmp start address is: 0 (R0)
0x526C	0x2001    MOVS	R0, #1
0x526E	0xB240    SXTB	R0, R0
; tmp end address is: 0 (R0)
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1418 :: 		
L_FAT32_Init265:
; tmp start address is: 0 (R0)
; rslt start address is: 4 (R1)
0x5270	0xB160    CBZ	R0, L__FAT32_Init1212
; tmp end address is: 0 (R0)
0x5272	0x2932    CMP	R1, #50
0x5274	0xD20A    BCS	L__FAT32_Init1211
L__FAT32_Init1210:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1419 :: 		
0x5276	0xF88D1004  STRB	R1, [SP, #4]
0x527A	0xF7FEFCE5  BL	_FAT32_Dev_Init+0
0x527E	0xF89D1004  LDRB	R1, [SP, #4]
; tmp start address is: 8 (R2)
0x5282	0xB242    SXTB	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1420 :: 		
0x5284	0x1C49    ADDS	R1, R1, #1
0x5286	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1421 :: 		
; tmp end address is: 8 (R2)
0x5288	0xB250    SXTB	R0, R2
0x528A	0xE7F1    B	L_FAT32_Init265
;__Lib_FAT32_STM32_M3_M4_M7.c, 1418 :: 		
L__FAT32_Init1212:
L__FAT32_Init1211:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1424 :: 		
0x528C	0x2932    CMP	R1, #50
0x528E	0xD306    BCC	L_FAT32_Init269
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1425 :: 		
0x5290	0x21FD    MOVS	R1, #-3
0x5292	0xB249    SXTB	R1, R1
0x5294	0x4811    LDR	R0, [PC, #68]
0x5296	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1426 :: 		
0x5298	0x20FF    MOVS	R0, #-1
0x529A	0xB240    SXTB	R0, R0
0x529C	0xE019    B	L_end_FAT32_Init
;__Lib_FAT32_STM32_M3_M4_M7.c, 1427 :: 		
L_FAT32_Init269:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1429 :: 		
0x529E	0xF7FEFF93  BL	__Lib_FAT32_STM32_M3_M4_M7_resetFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1431 :: 		
0x52A2	0xF7FEFC47  BL	__Lib_FAT32_STM32_M3_M4_M7_readFSI+0
0x52A6	0xB110    CBZ	R0, L_FAT32_Init270
;__Lib_FAT32_STM32_M3_M4_M7.c, 1432 :: 		
0x52A8	0x20FF    MOVS	R0, #-1
0x52AA	0xB240    SXTB	R0, R0
0x52AC	0xE011    B	L_end_FAT32_Init
L_FAT32_Init270:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1434 :: 		
0x52AE	0x22FF    MOVS	R2, #255
0x52B0	0xB212    SXTH	R2, R2
0x52B2	0x2100    MOVS	R1, #0
0x52B4	0x480A    LDR	R0, [PC, #40]
0x52B6	0xF7FCFF9F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1435 :: 		
0x52BA	0x480A    LDR	R0, [PC, #40]
0x52BC	0x2203    MOVS	R2, #3
0x52BE	0xB212    SXTH	R2, R2
0x52C0	0x4601    MOV	R1, R0
0x52C2	0x4807    LDR	R0, [PC, #28]
0x52C4	0xF7FEFE80  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1436 :: 		
0x52C8	0x2103    MOVS	R1, #3
0x52CA	0x4807    LDR	R0, [PC, #28]
0x52CC	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1438 :: 		
0x52CE	0x2000    MOVS	R0, #0
0x52D0	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1439 :: 		
L_end_FAT32_Init:
0x52D2	0xF8DDE000  LDR	LR, [SP, #0]
0x52D6	0xB002    ADD	SP, SP, #8
0x52D8	0x4770    BX	LR
0x52DA	0xBF00    NOP
0x52DC	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x52E0	0x0B782000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0x52E4	0x00902000  	?lstr1___Lib_FAT32_STM32_M3_M4_M7+0
0x52E8	0x0C782000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+256
; end of _FAT32_Init
_FAT32_Dev_Init:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 25 :: 		int8 FAT32_Dev_Init(void)
0x3C48	0xB081    SUB	SP, SP, #4
0x3C4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 27 :: 		if (OK != Mmc_Init())
0x3C4E	0xF7FEF92D  BL	_Mmc_Init+0
0x3C52	0xB110    CBZ	R0, L_FAT32_Dev_Init0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 29 :: 		return ERROR;
0x3C54	0x20FF    MOVS	R0, #-1
0x3C56	0xB240    SXTB	R0, R0
0x3C58	0xE001    B	L_end_FAT32_Dev_Init
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 30 :: 		}
L_FAT32_Dev_Init0:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 31 :: 		return OK;
0x3C5A	0x2000    MOVS	R0, #0
0x3C5C	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 32 :: 		}
L_end_FAT32_Dev_Init:
0x3C5E	0xF8DDE000  LDR	LR, [SP, #0]
0x3C62	0xB001    ADD	SP, SP, #4
0x3C64	0x4770    BX	LR
; end of _FAT32_Dev_Init
_Mmc_Init:
;__Lib_Mmc.c, 163 :: 		
0x1EAC	0xB083    SUB	SP, SP, #12
0x1EAE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 167 :: 		
0x1EB2	0x2105    MOVS	R1, #5
0x1EB4	0x483C    LDR	R0, [PC, #240]
0x1EB6	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc.c, 170 :: 		
0x1EB8	0xF640400C  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 171 :: 		
0x1EBC	0xF2C40001  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 172 :: 		
0x1EC0	0xF04F0101  MOV	R1, #1
;__Lib_Mmc.c, 173 :: 		
0x1EC4	0xEA4F0141  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 175 :: 		
0x1EC8	0x4A38    LDR	R2, [PC, #224]
0x1ECA	0xB289    UXTH	R1, R1
0x1ECC	0xF7FEFCA6  BL	_GPIO_Config+0
;__Lib_Mmc.c, 177 :: 		
0x1ED0	0xF7FFFA82  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 180 :: 		
; cnt start address is: 4 (R1)
0x1ED4	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L_Mmc_Init19:
; cnt start address is: 4 (R1)
0x1ED6	0x290A    CMP	R1, #10
0x1ED8	0xD20A    BCS	L_Mmc_Init20
;__Lib_Mmc.c, 181 :: 		
0x1EDA	0xF8AD1004  STRH	R1, [SP, #4]
0x1EDE	0x20FF    MOVS	R0, #255
0x1EE0	0x4C33    LDR	R4, [PC, #204]
0x1EE2	0x6824    LDR	R4, [R4, #0]
0x1EE4	0x47A0    BLX	R4
0x1EE6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc.c, 180 :: 		
0x1EEA	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc.c, 181 :: 		
0x1EEC	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x1EEE	0xE7F2    B	L_Mmc_Init19
L_Mmc_Init20:
;__Lib_Mmc.c, 185 :: 		
0x1EF0	0xF7FFFA68  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 187 :: 		
0x1EF4	0x2295    MOVS	R2, #149
0x1EF6	0x2100    MOVS	R1, #0
0x1EF8	0x2000    MOVS	R0, #0
0x1EFA	0xF7FFFA19  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1EFE	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 188 :: 		
0x1F02	0xF7FFFA69  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 191 :: 		
0x1F06	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F0A	0x2801    CMP	R0, #1
0x1F0C	0xD001    BEQ	L_Mmc_Init22
;__Lib_Mmc.c, 192 :: 		
0x1F0E	0x2001    MOVS	R0, #1
0x1F10	0xE046    B	L_end_Mmc_Init
L_Mmc_Init22:
;__Lib_Mmc.c, 194 :: 		
0x1F12	0xF7FFFA57  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 195 :: 		
0x1F16	0x2287    MOVS	R2, #135
0x1F18	0xF24011AA  MOVW	R1, #426
0x1F1C	0x2008    MOVS	R0, #8
0x1F1E	0xF7FFFA07  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1F22	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 197 :: 		
0x1F26	0x20FF    MOVS	R0, #255
0x1F28	0x4C21    LDR	R4, [PC, #132]
0x1F2A	0x6824    LDR	R4, [R4, #0]
0x1F2C	0x47A0    BLX	R4
;__Lib_Mmc.c, 198 :: 		
0x1F2E	0x20FF    MOVS	R0, #255
0x1F30	0x4C1F    LDR	R4, [PC, #124]
0x1F32	0x6824    LDR	R4, [R4, #0]
0x1F34	0x47A0    BLX	R4
;__Lib_Mmc.c, 199 :: 		
0x1F36	0x20FF    MOVS	R0, #255
0x1F38	0x4C1D    LDR	R4, [PC, #116]
0x1F3A	0x6824    LDR	R4, [R4, #0]
0x1F3C	0x47A0    BLX	R4
;__Lib_Mmc.c, 200 :: 		
0x1F3E	0x20FF    MOVS	R0, #255
0x1F40	0x4C1B    LDR	R4, [PC, #108]
0x1F42	0x6824    LDR	R4, [R4, #0]
0x1F44	0x47A0    BLX	R4
;__Lib_Mmc.c, 201 :: 		
0x1F46	0xF7FFFA47  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 204 :: 		
0x1F4A	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F4E	0x2801    CMP	R0, #1
0x1F50	0xD007    BEQ	L_Mmc_Init23
;__Lib_Mmc.c, 206 :: 		
0x1F52	0x2001    MOVS	R0, #1
0x1F54	0xF7FFF862  BL	__Lib_Mmc_Mmc_UnIdle+0
0x1F58	0xB110    CBZ	R0, L_Mmc_Init24
;__Lib_Mmc.c, 207 :: 		
0x1F5A	0x2000    MOVS	R0, #0
0x1F5C	0xF7FFF85E  BL	__Lib_Mmc_Mmc_UnIdle+0
L_Mmc_Init24:
;__Lib_Mmc.c, 208 :: 		
0x1F60	0xE002    B	L_Mmc_Init25
L_Mmc_Init23:
;__Lib_Mmc.c, 211 :: 		
0x1F62	0x2002    MOVS	R0, #2
0x1F64	0xF7FFF85A  BL	__Lib_Mmc_Mmc_UnIdle+0
;__Lib_Mmc.c, 212 :: 		
L_Mmc_Init25:
;__Lib_Mmc.c, 215 :: 		
0x1F68	0x480F    LDR	R0, [PC, #60]
0x1F6A	0x7800    LDRB	R0, [R0, #0]
0x1F6C	0x2805    CMP	R0, #5
0x1F6E	0xD101    BNE	L_Mmc_Init26
;__Lib_Mmc.c, 216 :: 		
0x1F70	0x2002    MOVS	R0, #2
0x1F72	0xE015    B	L_end_Mmc_Init
L_Mmc_Init26:
;__Lib_Mmc.c, 218 :: 		
0x1F74	0x480C    LDR	R0, [PC, #48]
0x1F76	0x7800    LDRB	R0, [R0, #0]
0x1F78	0x2804    CMP	R0, #4
0x1F7A	0xD010    BEQ	L_Mmc_Init27
;__Lib_Mmc.c, 220 :: 		
0x1F7C	0xF7FFFA22  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 222 :: 		
0x1F80	0x22FF    MOVS	R2, #255
0x1F82	0xF2402100  MOVW	R1, #512
0x1F86	0x2010    MOVS	R0, #16
0x1F88	0xF7FFF9D2  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1F8C	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 223 :: 		
0x1F90	0xF7FFFA22  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 225 :: 		
0x1F94	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F98	0xB108    CBZ	R0, L_Mmc_Init28
;__Lib_Mmc.c, 226 :: 		
0x1F9A	0x2003    MOVS	R0, #3
0x1F9C	0xE000    B	L_end_Mmc_Init
L_Mmc_Init28:
;__Lib_Mmc.c, 227 :: 		
L_Mmc_Init27:
;__Lib_Mmc.c, 229 :: 		
0x1F9E	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 230 :: 		
L_end_Mmc_Init:
0x1FA0	0xF8DDE000  LDR	LR, [SP, #0]
0x1FA4	0xB003    ADD	SP, SP, #12
0x1FA6	0x4770    BX	LR
0x1FA8	0x00942000  	__Lib_Mmc_cardType+0
0x1FAC	0x00140008  	#524308
0x1FB0	0x0C902000  	_SPI_Rd_Ptr+0
; end of _Mmc_Init
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_10ch.c, 118 :: 		
; channel start address is: 0 (R0)
0x1314	0xB081    SUB	SP, SP, #4
0x1316	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 119 :: 		
0x131A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x131C	0x4803    LDR	R0, [PC, #12]
0x131E	0xF7FFF9D5  BL	__Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_10ch.c, 126 :: 		
L_end_ADC1_Get_Sample:
0x1322	0xF8DDE000  LDR	LR, [SP, #0]
0x1326	0xB001    ADD	SP, SP, #4
0x1328	0x4770    BX	LR
0x132A	0xBF00    NOP
0x132C	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_10ch.c, 104 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x06CC	0xB081    SUB	SP, SP, #4
0x06CE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_10ch.c, 105 :: 		
0x06D2	0xF2000434  ADDW	R4, R0, #52
0x06D6	0x090A    LSRS	R2, R1, #4
0x06D8	0xB292    UXTH	R2, R2
0x06DA	0xB293    UXTH	R3, R2
0x06DC	0x6822    LDR	R2, [R4, #0]
0x06DE	0xF3631204  BFI	R2, R3, #4, #1
0x06E2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 106 :: 		
0x06E4	0xF2000434  ADDW	R4, R0, #52
0x06E8	0x08CA    LSRS	R2, R1, #3
0x06EA	0xB292    UXTH	R2, R2
0x06EC	0xB293    UXTH	R3, R2
0x06EE	0x6822    LDR	R2, [R4, #0]
0x06F0	0xF36302C3  BFI	R2, R3, #3, #1
0x06F4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 107 :: 		
0x06F6	0xF2000434  ADDW	R4, R0, #52
0x06FA	0x088A    LSRS	R2, R1, #2
0x06FC	0xB292    UXTH	R2, R2
0x06FE	0xB293    UXTH	R3, R2
0x0700	0x6822    LDR	R2, [R4, #0]
0x0702	0xF3630282  BFI	R2, R3, #2, #1
0x0706	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 108 :: 		
0x0708	0xF2000434  ADDW	R4, R0, #52
0x070C	0x084A    LSRS	R2, R1, #1
0x070E	0xB292    UXTH	R2, R2
0x0710	0xB293    UXTH	R3, R2
0x0712	0x6822    LDR	R2, [R4, #0]
0x0714	0xF3630241  BFI	R2, R3, #1, #1
0x0718	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 109 :: 		
0x071A	0xF2000434  ADDW	R4, R0, #52
0x071E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0720	0x6822    LDR	R2, [R4, #0]
0x0722	0xF3630200  BFI	R2, R3, #0, #1
0x0726	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 110 :: 		
0x0728	0xF2000408  ADDW	R4, R0, #8
0x072C	0x2301    MOVS	R3, #1
0x072E	0x6822    LDR	R2, [R4, #0]
0x0730	0xF3630200  BFI	R2, R3, #0, #1
0x0734	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 111 :: 		
0x0736	0xF2000408  ADDW	R4, R0, #8
0x073A	0x2301    MOVS	R3, #1
0x073C	0x6822    LDR	R2, [R4, #0]
0x073E	0xF3635296  BFI	R2, R3, #22, #1
0x0742	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 112 :: 		
0x0744	0xF7FFFE90  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 113 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample14:
; base start address is: 0 (R0)
0x0748	0x6803    LDR	R3, [R0, #0]
0x074A	0xF3C30240  UBFX	R2, R3, #1, #1
0x074E	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample15
0x0750	0xE7FA    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample14
L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample15:
;__Lib_ADC_12_32F10x_10ch.c, 114 :: 		
0x0752	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0756	0x6812    LDR	R2, [R2, #0]
0x0758	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_10ch.c, 115 :: 		
L_end_ADCx_Get_Sample:
0x075A	0xF8DDE000  LDR	LR, [SP, #0]
0x075E	0xB001    ADD	SP, SP, #4
0x0760	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0468	0xF240070B  MOVW	R7, #11
0x046C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0470	0x1E7F    SUBS	R7, R7, #1
0x0472	0xD1FD    BNE	L_Delay_1us0
0x0474	0xBF00    NOP
0x0476	0xBF00    NOP
0x0478	0xBF00    NOP
0x047A	0xBF00    NOP
0x047C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x047E	0x4770    BX	LR
; end of _Delay_1us
_ADC2_Get_Sample:
;__Lib_ADC_12_32F10x_10ch.c, 199 :: 		
; channel start address is: 0 (R0)
0x1254	0xB081    SUB	SP, SP, #4
0x1256	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 200 :: 		
0x125A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x125C	0x4803    LDR	R0, [PC, #12]
0x125E	0xF7FFFA35  BL	__Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_10ch.c, 207 :: 		
L_end_ADC2_Get_Sample:
0x1262	0xF8DDE000  LDR	LR, [SP, #0]
0x1266	0xB001    ADD	SP, SP, #4
0x1268	0x4770    BX	LR
0x126A	0xBF00    NOP
0x126C	0x28004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x1200	0xB081    SUB	SP, SP, #4
0x1202	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x1206	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1208	0x4803    LDR	R0, [PC, #12]
0x120A	0xF000FA93  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x120E	0xF8DDE000  LDR	LR, [SP, #0]
0x1212	0xB001    ADD	SP, SP, #4
0x1214	0x4770    BX	LR
0x1216	0xBF00    NOP
0x1218	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x121C	0xB081    SUB	SP, SP, #4
0x121E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x1222	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1224	0x4803    LDR	R0, [PC, #12]
0x1226	0xF000FA85  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x122A	0xF8DDE000  LDR	LR, [SP, #0]
0x122E	0xB001    ADD	SP, SP, #4
0x1230	0x4770    BX	LR
0x1232	0xBF00    NOP
0x1234	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x1238	0xB081    SUB	SP, SP, #4
0x123A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x123E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1240	0x4803    LDR	R0, [PC, #12]
0x1242	0xF000FA77  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x1246	0xF8DDE000  LDR	LR, [SP, #0]
0x124A	0xB001    ADD	SP, SP, #4
0x124C	0x4770    BX	LR
0x124E	0xBF00    NOP
0x1250	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
__Lib_Mmc_Mmc_DeSelect:
;__Lib_Mmc.c, 66 :: 		
0x13D8	0xB081    SUB	SP, SP, #4
0x13DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 68 :: 		
0x13DE	0x2101    MOVS	R1, #1
0x13E0	0xB249    SXTB	R1, R1
0x13E2	0x4805    LDR	R0, [PC, #20]
0x13E4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 72 :: 		
0x13E6	0x20FF    MOVS	R0, #255
0x13E8	0x4C04    LDR	R4, [PC, #16]
0x13EA	0x6824    LDR	R4, [R4, #0]
0x13EC	0x47A0    BLX	R4
;__Lib_Mmc.c, 73 :: 		
L_end_Mmc_DeSelect:
0x13EE	0xF8DDE000  LDR	LR, [SP, #0]
0x13F2	0xB001    ADD	SP, SP, #4
0x13F4	0x4770    BX	LR
0x13F6	0xBF00    NOP
0x13F8	0x81844221  	Mmc_Chip_Select+0
0x13FC	0x0C902000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_DeSelect
__Lib_Mmc_Mmc_Select:
;__Lib_Mmc.c, 52 :: 		
0x13C4	0xB081    SUB	SP, SP, #4
;__Lib_Mmc.c, 54 :: 		
0x13C6	0x2100    MOVS	R1, #0
0x13C8	0xB249    SXTB	R1, R1
0x13CA	0x4802    LDR	R0, [PC, #8]
0x13CC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 64 :: 		
L_end_Mmc_Select:
0x13CE	0xB001    ADD	SP, SP, #4
0x13D0	0x4770    BX	LR
0x13D2	0xBF00    NOP
0x13D4	0x81844221  	Mmc_Chip_Select+0
; end of __Lib_Mmc_Mmc_Select
__Lib_Mmc_Mmc_Send_Command:
;__Lib_Mmc.c, 76 :: 		
; partial_cmm start address is: 0 (R0)
0x1330	0xB084    SUB	SP, SP, #16
0x1332	0xF8CDE000  STR	LR, [SP, #0]
0x1336	0x9102    STR	R1, [SP, #8]
0x1338	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc.c, 80 :: 		
0x133C	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x1340	0xB2A0    UXTH	R0, R4
0x1342	0x4C1F    LDR	R4, [PC, #124]
0x1344	0x6824    LDR	R4, [R4, #0]
0x1346	0x47A0    BLX	R4
;__Lib_Mmc.c, 81 :: 		
0x1348	0xAB02    ADD	R3, SP, #8
0x134A	0x1CDB    ADDS	R3, R3, #3
0x134C	0x781B    LDRB	R3, [R3, #0]
0x134E	0xB2DC    UXTB	R4, R3
0x1350	0xB2A0    UXTH	R0, R4
0x1352	0x4C1B    LDR	R4, [PC, #108]
0x1354	0x6824    LDR	R4, [R4, #0]
0x1356	0x47A0    BLX	R4
;__Lib_Mmc.c, 82 :: 		
0x1358	0xAB02    ADD	R3, SP, #8
0x135A	0x1C9B    ADDS	R3, R3, #2
0x135C	0x781B    LDRB	R3, [R3, #0]
0x135E	0xB2DC    UXTB	R4, R3
0x1360	0xB2A0    UXTH	R0, R4
0x1362	0x4C17    LDR	R4, [PC, #92]
0x1364	0x6824    LDR	R4, [R4, #0]
0x1366	0x47A0    BLX	R4
;__Lib_Mmc.c, 83 :: 		
0x1368	0xAB02    ADD	R3, SP, #8
0x136A	0x1C5B    ADDS	R3, R3, #1
0x136C	0x781B    LDRB	R3, [R3, #0]
0x136E	0xB2DC    UXTB	R4, R3
0x1370	0xB2A0    UXTH	R0, R4
0x1372	0x4C13    LDR	R4, [PC, #76]
0x1374	0x6824    LDR	R4, [R4, #0]
0x1376	0x47A0    BLX	R4
;__Lib_Mmc.c, 84 :: 		
0x1378	0xAB02    ADD	R3, SP, #8
0x137A	0x781B    LDRB	R3, [R3, #0]
0x137C	0xB2DC    UXTB	R4, R3
0x137E	0xB2A0    UXTH	R0, R4
0x1380	0x4C0F    LDR	R4, [PC, #60]
0x1382	0x6824    LDR	R4, [R4, #0]
0x1384	0x47A0    BLX	R4
;__Lib_Mmc.c, 85 :: 		
0x1386	0xF89D000C  LDRB	R0, [SP, #12]
0x138A	0x4C0D    LDR	R4, [PC, #52]
0x138C	0x6824    LDR	R4, [R4, #0]
0x138E	0x47A0    BLX	R4
;__Lib_Mmc.c, 88 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x1390	0x2100    MOVS	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 89 :: 		
L___Lib_Mmc_Mmc_Send_Command0:
;__Lib_Mmc.c, 90 :: 		
; timeout start address is: 4 (R1)
0x1392	0xF8AD1004  STRH	R1, [SP, #4]
0x1396	0x20FF    MOVS	R0, #255
0x1398	0x4C09    LDR	R4, [PC, #36]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
0x139E	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x13A2	0xB282    UXTH	R2, R0
;__Lib_Mmc.c, 91 :: 		
0x13A4	0x1C4B    ADDS	R3, R1, #1
0x13A6	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 92 :: 		
0x13A8	0xF0000380  AND	R3, R0, #128
0x13AC	0xB29B    UXTH	R3, R3
0x13AE	0xB113    CBZ	R3, L___Lib_Mmc_Mmc_Send_Command77
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x13B0	0x2964    CMP	R1, #100
0x13B2	0xD200    BCS	L___Lib_Mmc_Mmc_Send_Command76
; timeout end address is: 4 (R1)
0x13B4	0xE7ED    B	L___Lib_Mmc_Mmc_Send_Command0
L___Lib_Mmc_Mmc_Send_Command77:
L___Lib_Mmc_Mmc_Send_Command76:
;__Lib_Mmc.c, 94 :: 		
0x13B6	0xB290    UXTH	R0, R2
; response end address is: 8 (R2)
;__Lib_Mmc.c, 95 :: 		
L_end_Mmc_Send_Command:
0x13B8	0xF8DDE000  LDR	LR, [SP, #0]
0x13BC	0xB004    ADD	SP, SP, #16
0x13BE	0x4770    BX	LR
0x13C0	0x0C902000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Send_Command
__Lib_Mmc_Mmc_UnIdle:
;__Lib_Mmc.c, 97 :: 		
0x101C	0xB084    SUB	SP, SP, #16
0x101E	0xF8CDE000  STR	LR, [SP, #0]
0x1022	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc.c, 101 :: 		
0x1026	0x2100    MOVS	R1, #0
0x1028	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_Mmc_UnIdle5:
0x102C	0xF8BD2004  LDRH	R2, [SP, #4]
0x1030	0xF2427110  MOVW	R1, #10000
0x1034	0x428A    CMP	R2, R1
0x1036	0xF0808077  BCS	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 102 :: 		
0x103A	0xF89D100C  LDRB	R1, [SP, #12]
0x103E	0xB999    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle8
;__Lib_Mmc.c, 103 :: 		
0x1040	0xF000F9C0  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 105 :: 		
0x1044	0x22FF    MOVS	R2, #255
0x1046	0x2100    MOVS	R1, #0
0x1048	0x2001    MOVS	R0, #1
0x104A	0xF000F971  BL	__Lib_Mmc_Mmc_Send_Command+0
0x104E	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 106 :: 		
0x1052	0xF000F9C1  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 107 :: 		
0x1056	0xF8BD1006  LDRH	R1, [SP, #6]
0x105A	0xB921    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle9
;__Lib_Mmc.c, 109 :: 		
0x105C	0x2200    MOVS	R2, #0
0x105E	0x4935    LDR	R1, [PC, #212]
0x1060	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 110 :: 		
0x1062	0x2000    MOVS	R0, #0
0x1064	0xE061    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 111 :: 		
L___Lib_Mmc_Mmc_UnIdle9:
;__Lib_Mmc.c, 112 :: 		
0x1066	0xE059    B	L___Lib_Mmc_Mmc_UnIdle10
L___Lib_Mmc_Mmc_UnIdle8:
;__Lib_Mmc.c, 114 :: 		
0x1068	0xF000F9AC  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 117 :: 		
0x106C	0x22FF    MOVS	R2, #255
0x106E	0x2100    MOVS	R1, #0
0x1070	0x2037    MOVS	R0, #55
0x1072	0xF000F95D  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1076	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 118 :: 		
0x107A	0xF000F9AD  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 119 :: 		
0x107E	0xF8BD1006  LDRH	R1, [SP, #6]
0x1082	0x2901    CMP	R1, #1
0x1084	0xD149    BNE	L___Lib_Mmc_Mmc_UnIdle11
;__Lib_Mmc.c, 121 :: 		
0x1086	0xF000F99D  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 123 :: 		
0x108A	0x22FF    MOVS	R2, #255
0x108C	0xF04F4180  MOV	R1, #1073741824
0x1090	0x2029    MOVS	R0, #41
0x1092	0xF000F94D  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1096	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 124 :: 		
0x109A	0xF000F99D  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 125 :: 		
0x109E	0xF8BD1006  LDRH	R1, [SP, #6]
0x10A2	0x2900    CMP	R1, #0
0x10A4	0xD138    BNE	L___Lib_Mmc_Mmc_UnIdle12
;__Lib_Mmc.c, 126 :: 		
0x10A6	0xF89D100C  LDRB	R1, [SP, #12]
0x10AA	0x2902    CMP	R1, #2
0x10AC	0xD12F    BNE	L___Lib_Mmc_Mmc_UnIdle13
;__Lib_Mmc.c, 127 :: 		
0x10AE	0xF000F989  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 128 :: 		
0x10B2	0x22FF    MOVS	R2, #255
0x10B4	0x2100    MOVS	R1, #0
0x10B6	0x203A    MOVS	R0, #58
0x10B8	0xF000F93A  BL	__Lib_Mmc_Mmc_Send_Command+0
0x10BC	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 129 :: 		
0x10C0	0x20FF    MOVS	R0, #255
0x10C2	0x4C1D    LDR	R4, [PC, #116]
0x10C4	0x6824    LDR	R4, [R4, #0]
0x10C6	0x47A0    BLX	R4
0x10C8	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 130 :: 		
0x10CC	0x20FF    MOVS	R0, #255
0x10CE	0x4C1A    LDR	R4, [PC, #104]
0x10D0	0x6824    LDR	R4, [R4, #0]
0x10D2	0x47A0    BLX	R4
;__Lib_Mmc.c, 131 :: 		
0x10D4	0x20FF    MOVS	R0, #255
0x10D6	0x4C18    LDR	R4, [PC, #96]
0x10D8	0x6824    LDR	R4, [R4, #0]
0x10DA	0x47A0    BLX	R4
;__Lib_Mmc.c, 132 :: 		
0x10DC	0x20FF    MOVS	R0, #255
0x10DE	0x4C16    LDR	R4, [PC, #88]
0x10E0	0x6824    LDR	R4, [R4, #0]
0x10E2	0x47A0    BLX	R4
;__Lib_Mmc.c, 133 :: 		
0x10E4	0xF000F978  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 134 :: 		
0x10E8	0xF8BD1006  LDRH	R1, [SP, #6]
0x10EC	0xB971    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle14
;__Lib_Mmc.c, 135 :: 		
0x10EE	0xF8BD1008  LDRH	R1, [SP, #8]
0x10F2	0xF0010140  AND	R1, R1, #64
0x10F6	0xB289    UXTH	R1, R1
0x10F8	0xB119    CBZ	R1, L___Lib_Mmc_Mmc_UnIdle15
;__Lib_Mmc.c, 137 :: 		
0x10FA	0x2204    MOVS	R2, #4
0x10FC	0x490D    LDR	R1, [PC, #52]
0x10FE	0x700A    STRB	R2, [R1, #0]
0x1100	0xE002    B	L___Lib_Mmc_Mmc_UnIdle16
L___Lib_Mmc_Mmc_UnIdle15:
;__Lib_Mmc.c, 140 :: 		
0x1102	0x2203    MOVS	R2, #3
0x1104	0x490B    LDR	R1, [PC, #44]
0x1106	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_Mmc_UnIdle16:
;__Lib_Mmc.c, 141 :: 		
0x1108	0x2000    MOVS	R0, #0
0x110A	0xE00E    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 142 :: 		
L___Lib_Mmc_Mmc_UnIdle14:
;__Lib_Mmc.c, 143 :: 		
0x110C	0xE004    B	L___Lib_Mmc_Mmc_UnIdle17
L___Lib_Mmc_Mmc_UnIdle13:
;__Lib_Mmc.c, 145 :: 		
0x110E	0x2201    MOVS	R2, #1
0x1110	0x4908    LDR	R1, [PC, #32]
0x1112	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 146 :: 		
0x1114	0x2000    MOVS	R0, #0
0x1116	0xE008    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 147 :: 		
L___Lib_Mmc_Mmc_UnIdle17:
;__Lib_Mmc.c, 148 :: 		
L___Lib_Mmc_Mmc_UnIdle12:
;__Lib_Mmc.c, 149 :: 		
0x1118	0xE000    B	L___Lib_Mmc_Mmc_UnIdle18
L___Lib_Mmc_Mmc_UnIdle11:
;__Lib_Mmc.c, 152 :: 		
0x111A	0xE005    B	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 153 :: 		
L___Lib_Mmc_Mmc_UnIdle18:
;__Lib_Mmc.c, 154 :: 		
L___Lib_Mmc_Mmc_UnIdle10:
;__Lib_Mmc.c, 101 :: 		
0x111C	0xF8BD1004  LDRH	R1, [SP, #4]
0x1120	0x1C49    ADDS	R1, R1, #1
0x1122	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc.c, 155 :: 		
0x1126	0xE781    B	L___Lib_Mmc_Mmc_UnIdle5
L___Lib_Mmc_Mmc_UnIdle6:
;__Lib_Mmc.c, 156 :: 		
0x1128	0x2001    MOVS	R0, #1
;__Lib_Mmc.c, 157 :: 		
L_end_Mmc_UnIdle:
0x112A	0xF8DDE000  LDR	LR, [SP, #0]
0x112E	0xB004    ADD	SP, SP, #16
0x1130	0x4770    BX	LR
0x1132	0xBF00    NOP
0x1134	0x00942000  	__Lib_Mmc_cardType+0
0x1138	0x0C902000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_UnIdle
__Lib_FAT32_STM32_M3_M4_M7_resetFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 975 :: 		
0x41C8	0xB081    SUB	SP, SP, #4
0x41CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 976 :: 		
0x41CE	0x2208    MOVS	R2, #8
0x41D0	0xB212    SXTH	R2, R2
0x41D2	0x2100    MOVS	R1, #0
0x41D4	0x4823    LDR	R0, [PC, #140]
0x41D6	0xF7FEF80F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 977 :: 		
0x41DA	0x2208    MOVS	R2, #8
0x41DC	0xB212    SXTH	R2, R2
0x41DE	0x2100    MOVS	R1, #0
0x41E0	0x4821    LDR	R0, [PC, #132]
0x41E2	0xF7FEF809  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 978 :: 		
0x41E6	0x2208    MOVS	R2, #8
0x41E8	0xB212    SXTH	R2, R2
0x41EA	0x2100    MOVS	R1, #0
0x41EC	0x481F    LDR	R0, [PC, #124]
0x41EE	0xF7FEF803  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 979 :: 		
0x41F2	0x2238    MOVS	R2, #56
0x41F4	0xB212    SXTH	R2, R2
0x41F6	0x2100    MOVS	R1, #0
0x41F8	0x481D    LDR	R0, [PC, #116]
0x41FA	0xF7FDFFFD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 980 :: 		
0x41FE	0xF2402204  MOVW	R2, #516
0x4202	0xB212    SXTH	R2, R2
0x4204	0x2100    MOVS	R1, #0
0x4206	0x481B    LDR	R0, [PC, #108]
0x4208	0xF7FDFFF6  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 981 :: 		
0x420C	0xF2400104  MOVW	R1, _FAT32_MAX_FILES
0x4210	0xB209    SXTH	R1, R1
0x4212	0x201C    MOVS	R0, #28
0x4214	0xB200    SXTH	R0, R0
0x4216	0x4348    MULS	R0, R1, R0
0x4218	0xB202    SXTH	R2, R0
0x421A	0x2100    MOVS	R1, #0
0x421C	0x4816    LDR	R0, [PC, #88]
0x421E	0xF7FDFFEB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 983 :: 		
0x4222	0xF04F31FF  MOV	R1, #-1
0x4226	0x4813    LDR	R0, [PC, #76]
0x4228	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 984 :: 		
0x422A	0x4914    LDR	R1, [PC, #80]
0x422C	0x4814    LDR	R0, [PC, #80]
0x422E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 986 :: 		
0x4230	0x2100    MOVS	R1, #0
0x4232	0x4814    LDR	R0, [PC, #80]
0x4234	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 987 :: 		
0x4236	0x2100    MOVS	R1, #0
0x4238	0x4813    LDR	R0, [PC, #76]
0x423A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 990 :: 		
0x423C	0x2100    MOVS	R1, #0
0x423E	0x4813    LDR	R0, [PC, #76]
0x4240	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 992 :: 		
0x4242	0x2100    MOVS	R1, #0
0x4244	0x4812    LDR	R0, [PC, #72]
0x4246	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 993 :: 		
0x4248	0x2100    MOVS	R1, #0
0x424A	0x4812    LDR	R0, [PC, #72]
0x424C	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 995 :: 		
0x424E	0x2100    MOVS	R1, #0
0x4250	0x4811    LDR	R0, [PC, #68]
0x4252	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 997 :: 		
0x4254	0x2100    MOVS	R1, #0
0x4256	0xB249    SXTB	R1, R1
0x4258	0x4810    LDR	R0, [PC, #64]
0x425A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 998 :: 		
L_end_resetFSI:
0x425C	0xF8DDE000  LDR	LR, [SP, #0]
0x4260	0xB001    ADD	SP, SP, #4
0x4262	0x4770    BX	LR
0x4264	0x0C842000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x4268	0x0B702000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x426C	0x0B682000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x4270	0x0B282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x4274	0x08AC2000  	_f32_sector+0
0x4278	0x0AB82000  	_fat32_fdesc+0
0x427C	0x0AB02000  	_f32_sector+516
0x4280	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x4284	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x4288	0x0C7A2000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x428C	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4290	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x4294	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x4298	0x0AB42000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0x429C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_resetFSI
__Lib_FAT32_STM32_M3_M4_M7_alt_memset:
;__Lib_FAT32_STM32_M3_M4_M7.c, 168 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x21F8	0xB081    SUB	SP, SP, #4
0x21FA	0xB213    SXTH	R3, R2
0x21FC	0x4602    MOV	R2, R0
0x21FE	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 171 :: 		
; pp start address is: 4 (R1)
0x2200	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x2202	0xB21D    SXTH	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 172 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x2204	0xB22C    SXTH	R4, R5
0x2206	0x1E6B    SUBS	R3, R5, #1
0x2208	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x220A	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 173 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x220C	0x7008    STRB	R0, [R1, #0]
0x220E	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x2210	0xE7F8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1:
;__Lib_FAT32_STM32_M3_M4_M7.c, 174 :: 		
0x2212	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 175 :: 		
L_end_alt_memset:
0x2214	0xB001    ADD	SP, SP, #4
0x2216	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memset
__Lib_FAT32_STM32_M3_M4_M7_readFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1314 :: 		
0x3B34	0xB081    SUB	SP, SP, #4
0x3B36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1319 :: 		
0x3B3A	0xF7FEF813  BL	__Lib_FAT32_STM32_M3_M4_M7_readBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1321 :: 		
; pBR start address is: 8 (R2)
0x3B3E	0x4A35    LDR	R2, [PC, #212]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1325 :: 		
0x3B40	0x4835    LDR	R0, [PC, #212]
0x3B42	0xF9900000  LDRSB	R0, [R0, #0]
0x3B46	0xF1B03FFF  CMP	R0, #-1
0x3B4A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI250
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1326 :: 		
0x3B4C	0x20FF    MOVS	R0, #-1
0x3B4E	0xB240    SXTB	R0, R0
0x3B50	0xE05B    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1329 :: 		
; pBR start address is: 8 (R2)
0x3B52	0x4831    LDR	R0, [PC, #196]
0x3B54	0xF9901000  LDRSB	R1, [R0, #0]
0x3B58	0xF06F0003  MVN	R0, #3
0x3B5C	0x4281    CMP	R1, R0
0x3B5E	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI251
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1330 :: 		
0x3B60	0x20FF    MOVS	R0, #-1
0x3B62	0xB240    SXTB	R0, R0
0x3B64	0xE051    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI251:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1333 :: 		
; pBR start address is: 8 (R2)
0x3B66	0x482C    LDR	R0, [PC, #176]
0x3B68	0xF9900000  LDRSB	R0, [R0, #0]
0x3B6C	0x2800    CMP	R0, #0
0x3B6E	0xD146    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI252
;__Lib_FAT32_STM32_M3_M4_M7.c, 1334 :: 		
0x3B70	0xF2020030  ADDW	R0, R2, #48
; pBR end address is: 8 (R2)
0x3B74	0xF7FCFE48  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x3B78	0x4928    LDR	R1, [PC, #160]
0x3B7A	0x6809    LDR	R1, [R1, #0]
0x3B7C	0x1808    ADDS	R0, R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1335 :: 		
0x3B7E	0xF7FCFDF1  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x3B82	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readFSI253
;__Lib_FAT32_STM32_M3_M4_M7.c, 1336 :: 		
0x3B84	0x20FF    MOVS	R0, #-1
0x3B86	0xB240    SXTB	R0, R0
0x3B88	0xE03F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1337 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI253:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1339 :: 		
; pFSI start address is: 12 (R3)
0x3B8A	0x4B22    LDR	R3, [PC, #136]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1341 :: 		
0x3B8C	0xF50370FF  ADD	R0, R3, #510
0x3B90	0xF7FCFE3A  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x3B94	0xF64A2155  MOVW	R1, #43605
0x3B98	0x4288    CMP	R0, R1
0x3B9A	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI254
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1342 :: 		
0x3B9C	0x21FC    MOVS	R1, #-4
0x3B9E	0xB249    SXTB	R1, R1
0x3BA0	0x481D    LDR	R0, [PC, #116]
0x3BA2	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1343 :: 		
0x3BA4	0x20FF    MOVS	R0, #-1
0x3BA6	0xB240    SXTB	R0, R0
0x3BA8	0xE02F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1344 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI254:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1346 :: 		
; pFSI start address is: 12 (R3)
0x3BAA	0x4618    MOV	R0, R3
0x3BAC	0xF7FCFD7C  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x3BB0	0x491B    LDR	R1, [PC, #108]
0x3BB2	0x4288    CMP	R0, R1
0x3BB4	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI255
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1347 :: 		
0x3BB6	0x21FA    MOVS	R1, #-6
0x3BB8	0xB249    SXTB	R1, R1
0x3BBA	0x4817    LDR	R0, [PC, #92]
0x3BBC	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1348 :: 		
0x3BBE	0x20FF    MOVS	R0, #-1
0x3BC0	0xB240    SXTB	R0, R0
0x3BC2	0xE022    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1349 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI255:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1351 :: 		
; pFSI start address is: 12 (R3)
0x3BC4	0xF50370F2  ADD	R0, R3, #484
0x3BC8	0xF7FCFD6E  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x3BCC	0x4915    LDR	R1, [PC, #84]
0x3BCE	0x4288    CMP	R0, R1
0x3BD0	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI256
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1352 :: 		
0x3BD2	0x21FA    MOVS	R1, #-6
0x3BD4	0xB249    SXTB	R1, R1
0x3BD6	0x4810    LDR	R0, [PC, #64]
0x3BD8	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1353 :: 		
0x3BDA	0x20FF    MOVS	R0, #-1
0x3BDC	0xB240    SXTB	R0, R0
0x3BDE	0xE014    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1354 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI256:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1356 :: 		
; pFSI start address is: 12 (R3)
0x3BE0	0xF50370F4  ADD	R0, R3, #488
0x3BE4	0xF7FCFD60  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x3BE8	0x490F    LDR	R1, [PC, #60]
0x3BEA	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1357 :: 		
0x3BEC	0xF50370F6  ADD	R0, R3, #492
; pFSI end address is: 12 (R3)
0x3BF0	0xF7FCFD5A  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x3BF4	0x490D    LDR	R1, [PC, #52]
0x3BF6	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1359 :: 		
0x3BF8	0x2000    MOVS	R0, #0
0x3BFA	0xB240    SXTB	R0, R0
0x3BFC	0xE005    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1360 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1362 :: 		
0x3BFE	0x21FA    MOVS	R1, #-6
0x3C00	0xB249    SXTB	R1, R1
0x3C02	0x4805    LDR	R0, [PC, #20]
0x3C04	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1363 :: 		
0x3C06	0x20FF    MOVS	R0, #-1
0x3C08	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1364 :: 		
L_end_readFSI:
0x3C0A	0xF8DDE000  LDR	LR, [SP, #0]
0x3C0E	0xB001    ADD	SP, SP, #4
0x3C10	0x4770    BX	LR
0x3C12	0xBF00    NOP
0x3C14	0x08B02000  	_f32_sector+4
0x3C18	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x3C1C	0x0B2C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x3C20	0x52524161  	#1096897106
0x3C24	0x72726141  	#1631679090
0x3C28	0x0B582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x3C2C	0x0B5C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
; end of __Lib_FAT32_STM32_M3_M4_M7_readFSI
__Lib_FAT32_STM32_M3_M4_M7_readBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1188 :: 		
0x1B64	0xB081    SUB	SP, SP, #4
0x1B66	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1195 :: 		
0x1B6A	0xF7FFF9D9  BL	__Lib_FAT32_STM32_M3_M4_M7_readMBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1197 :: 		
; pBR start address is: 12 (R3)
0x1B6E	0x4B93    LDR	R3, [PC, #588]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1200 :: 		
0x1B70	0x4893    LDR	R0, [PC, #588]
0x1B72	0xF9900000  LDRSB	R0, [R0, #0]
0x1B76	0xF1B03FFF  CMP	R0, #-1
0x1B7A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR223
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1201 :: 		
0x1B7C	0x20FF    MOVS	R0, #-1
0x1B7E	0xB240    SXTB	R0, R0
0x1B80	0xE18A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1202 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR223:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1204 :: 		
; pBR start address is: 12 (R3)
0x1B82	0x488F    LDR	R0, [PC, #572]
0x1B84	0xF9901000  LDRSB	R1, [R0, #0]
0x1B88	0xF06F0003  MVN	R0, #3
0x1B8C	0x4281    CMP	R1, R0
0x1B8E	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR224
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1205 :: 		
0x1B90	0x20FF    MOVS	R0, #-1
0x1B92	0xB240    SXTB	R0, R0
0x1B94	0xE180    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1206 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR224:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1208 :: 		
; pBR start address is: 12 (R3)
0x1B96	0x488A    LDR	R0, [PC, #552]
0x1B98	0xF9900000  LDRSB	R0, [R0, #0]
0x1B9C	0x2800    CMP	R0, #0
0x1B9E	0xD13F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR225
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1209 :: 		
0x1BA0	0x4888    LDR	R0, [PC, #544]
0x1BA2	0x7800    LDRB	R0, [R0, #0]
0x1BA4	0xF000000F  AND	R0, R0, #15
0x1BA8	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x1BAA	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1211 :: 		
0x1BAC	0x280B    CMP	R0, #11
0x1BAE	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1205
0x1BB0	0x290C    CMP	R1, #12
0x1BB2	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1204
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1203:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1212 :: 		
0x1BB4	0x21F8    MOVS	R1, #-8
0x1BB6	0xB249    SXTB	R1, R1
0x1BB8	0x4881    LDR	R0, [PC, #516]
0x1BBA	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1213 :: 		
0x1BBC	0x20FF    MOVS	R0, #-1
0x1BBE	0xB240    SXTB	R0, R0
0x1BC0	0xE16A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1211 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1205:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1217 :: 		
0x1BC2	0x4881    LDR	R0, [PC, #516]
; s start address is: 0 (R0)
0x1BC4	0x6800    LDR	R0, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1218 :: 		
; s end address is: 0 (R0)
0x1BC6	0xF7FEFDCD  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x1BCA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR229
;__Lib_FAT32_STM32_M3_M4_M7.c, 1219 :: 		
0x1BCC	0x20FF    MOVS	R0, #-1
0x1BCE	0xB240    SXTB	R0, R0
0x1BD0	0xE162    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1220 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR229:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1221 :: 		
; pBR start address is: 12 (R3)
0x1BD2	0x4B7A    LDR	R3, [PC, #488]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1224 :: 		
0x1BD4	0xF50370FF  ADD	R0, R3, #510
0x1BD8	0xF7FEFE16  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1BDC	0xF64A2155  MOVW	R1, #43605
0x1BE0	0x4288    CMP	R0, R1
0x1BE2	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR230
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1225 :: 		
0x1BE4	0x21FC    MOVS	R1, #-4
0x1BE6	0xB249    SXTB	R1, R1
0x1BE8	0x4875    LDR	R0, [PC, #468]
0x1BEA	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1226 :: 		
0x1BEC	0x20FF    MOVS	R0, #-1
0x1BEE	0xB240    SXTB	R0, R0
0x1BF0	0xE152    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1227 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR230:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1230 :: 		
; pBR start address is: 12 (R3)
0x1BF2	0x7818    LDRB	R0, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1231 :: 		
0x1BF4	0x28E9    CMP	R0, #233
0x1BF6	0xD009    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
0x1BF8	0x7818    LDRB	R0, [R3, #0]
0x1BFA	0x28EB    CMP	R0, #235
0x1BFC	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1207
0x1BFE	0x1C98    ADDS	R0, R3, #2
0x1C00	0x7800    LDRB	R0, [R0, #0]
0x1C02	0x2890    CMP	R0, #144
0x1C04	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1206
0x1C06	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
L___Lib_FAT32_STM32_M3_M4_M7_readBR1207:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1206:
0x1C08	0x2000    MOVS	R0, #0
0x1C0A	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR233
L___Lib_FAT32_STM32_M3_M4_M7_readBR234:
0x1C0C	0x2001    MOVS	R0, #1
L___Lib_FAT32_STM32_M3_M4_M7_readBR233:
0x1C0E	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR235
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1232 :: 		
0x1C10	0x21FB    MOVS	R1, #-5
0x1C12	0xB249    SXTB	R1, R1
0x1C14	0x486A    LDR	R0, [PC, #424]
0x1C16	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1233 :: 		
0x1C18	0x20FF    MOVS	R0, #-1
0x1C1A	0xB240    SXTB	R0, R0
0x1C1C	0xE13C    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1234 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR235:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1236 :: 		
; pBR start address is: 12 (R3)
0x1C1E	0xE016    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR236
L___Lib_FAT32_STM32_M3_M4_M7_readBR225:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1240 :: 		
0x1C20	0x4867    LDR	R0, [PC, #412]
0x1C22	0xF9901000  LDRSB	R1, [R0, #0]
0x1C26	0xF06F0004  MVN	R0, #4
0x1C2A	0x4281    CMP	R1, R0
0x1C2C	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR237
;__Lib_FAT32_STM32_M3_M4_M7.c, 1241 :: 		
0x1C2E	0x2180    MOVS	R1, #128
0x1C30	0x4866    LDR	R0, [PC, #408]
0x1C32	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1242 :: 		
0x1C34	0x2100    MOVS	R1, #0
0x1C36	0x4864    LDR	R0, [PC, #400]
0x1C38	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1243 :: 		
0x1C3A	0xF2030020  ADDW	R0, R3, #32
0x1C3E	0xF7FEFD33  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x1C42	0x4963    LDR	R1, [PC, #396]
0x1C44	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1245 :: 		
0x1C46	0x2100    MOVS	R1, #0
0x1C48	0xB249    SXTB	R1, R1
0x1C4A	0x485D    LDR	R0, [PC, #372]
0x1C4C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1246 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR237:
L___Lib_FAT32_STM32_M3_M4_M7_readBR236:
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1248 :: 		
; pBR start address is: 12 (R3)
0x1C4E	0x485C    LDR	R0, [PC, #368]
0x1C50	0xF9900000  LDRSB	R0, [R0, #0]
0x1C54	0x2800    CMP	R0, #0
0x1C56	0xF0408119  BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR238
;__Lib_FAT32_STM32_M3_M4_M7.c, 1249 :: 		
0x1C5A	0xF203000B  ADDW	R0, R3, #11
0x1C5E	0xF7FEFDD3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1C62	0x495C    LDR	R1, [PC, #368]
0x1C64	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1250 :: 		
0x1C66	0xF203000D  ADDW	R0, R3, #13
0x1C6A	0xF7FEFDC7  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x1C6E	0x495A    LDR	R1, [PC, #360]
0x1C70	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1251 :: 		
0x1C72	0xF203000E  ADDW	R0, R3, #14
0x1C76	0xF7FEFDC7  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1C7A	0x4958    LDR	R1, [PC, #352]
0x1C7C	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1252 :: 		
0x1C7E	0xF2030010  ADDW	R0, R3, #16
0x1C82	0xF7FEFDBB  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x1C86	0x4956    LDR	R1, [PC, #344]
0x1C88	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1253 :: 		
0x1C8A	0xF2030024  ADDW	R0, R3, #36
0x1C8E	0xF7FEFD0B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x1C92	0x4954    LDR	R1, [PC, #336]
0x1C94	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1254 :: 		
0x1C96	0xF2030028  ADDW	R0, R3, #40
0x1C9A	0xF7FEFDB5  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1C9E	0x4952    LDR	R1, [PC, #328]
0x1CA0	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1255 :: 		
0x1CA2	0x484E    LDR	R0, [PC, #312]
0x1CA4	0x8801    LDRH	R1, [R0, #0]
0x1CA6	0x4848    LDR	R0, [PC, #288]
0x1CA8	0x6800    LDR	R0, [R0, #0]
0x1CAA	0x1841    ADDS	R1, R0, R1
0x1CAC	0x484F    LDR	R0, [PC, #316]
0x1CAE	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1256 :: 		
0x1CB0	0xF203002C  ADDW	R0, R3, #44
0x1CB4	0xF7FEFCF8  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x1CB8	0x494D    LDR	R1, [PC, #308]
0x1CBA	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1257 :: 		
0x1CBC	0xF2030011  ADDW	R0, R3, #17
0x1CC0	0xF7FEFDA2  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1CC4	0x494B    LDR	R1, [PC, #300]
0x1CC6	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1258 :: 		
0x1CC8	0xF2030030  ADDW	R0, R3, #48
; pBR end address is: 12 (R3)
0x1CCC	0xF7FEFD9C  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1CD0	0x493D    LDR	R1, [PC, #244]
0x1CD2	0x6809    LDR	R1, [R1, #0]
0x1CD4	0x1809    ADDS	R1, R1, R0
0x1CD6	0x4848    LDR	R0, [PC, #288]
0x1CD8	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1262 :: 		
0x1CDA	0x4844    LDR	R0, [PC, #272]
0x1CDC	0x6801    LDR	R1, [R0, #0]
0x1CDE	0x4847    LDR	R0, [PC, #284]
0x1CE0	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1263 :: 		
; i start address is: 12 (R3)
0x1CE2	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readBR239:
; i start address is: 12 (R3)
0x1CE4	0x483E    LDR	R0, [PC, #248]
0x1CE6	0x7800    LDRB	R0, [R0, #0]
0x1CE8	0x4283    CMP	R3, R0
0x1CEA	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_readBR240
;__Lib_FAT32_STM32_M3_M4_M7.c, 1264 :: 		
0x1CEC	0x483D    LDR	R0, [PC, #244]
0x1CEE	0x6802    LDR	R2, [R0, #0]
0x1CF0	0x4942    LDR	R1, [PC, #264]
0x1CF2	0x6808    LDR	R0, [R1, #0]
0x1CF4	0x1880    ADDS	R0, R0, R2
0x1CF6	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1263 :: 		
0x1CF8	0x1C5B    ADDS	R3, R3, #1
0x1CFA	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1264 :: 		
; i end address is: 12 (R3)
0x1CFC	0xE7F2    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR239
L___Lib_FAT32_STM32_M3_M4_M7_readBR240:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1266 :: 		
0x1CFE	0x4A35    LDR	R2, [PC, #212]
0x1D00	0x8810    LDRH	R0, [R2, #0]
0x1D02	0x0941    LSRS	R1, R0, #5
0x1D04	0xB289    UXTH	R1, R1
0x1D06	0x483E    LDR	R0, [PC, #248]
0x1D08	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1267 :: 		
0x1D0A	0x4610    MOV	R0, R2
0x1D0C	0x8800    LDRH	R0, [R0, #0]
0x1D0E	0x0881    LSRS	R1, R0, #2
0x1D10	0xB289    UXTH	R1, R1
0x1D12	0x483C    LDR	R0, [PC, #240]
0x1D14	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1269 :: 		
0x1D16	0x4610    MOV	R0, R2
0x1D18	0x8800    LDRH	R0, [R0, #0]
0x1D1A	0xF7FFFA2B  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D1E	0x493A    LDR	R1, [PC, #232]
0x1D20	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1270 :: 		
0x1D22	0x482D    LDR	R0, [PC, #180]
0x1D24	0x7800    LDRB	R0, [R0, #0]
0x1D26	0xF7FFFA25  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D2A	0x4938    LDR	R1, [PC, #224]
0x1D2C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1272 :: 		
0x1D2E	0x4834    LDR	R0, [PC, #208]
0x1D30	0x6800    LDR	R0, [R0, #0]
0x1D32	0xF7FFFA1F  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D36	0x4936    LDR	R1, [PC, #216]
0x1D38	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1273 :: 		
0x1D3A	0x4832    LDR	R0, [PC, #200]
0x1D3C	0x6800    LDR	R0, [R0, #0]
0x1D3E	0xF7FFFA19  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D42	0x4934    LDR	R1, [PC, #208]
0x1D44	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1275 :: 		
0x1D46	0x4831    LDR	R0, [PC, #196]
0x1D48	0x7801    LDRB	R1, [R0, #0]
0x1D4A	0x482F    LDR	R0, [PC, #188]
0x1D4C	0x7800    LDRB	R0, [R0, #0]
0x1D4E	0x1841    ADDS	R1, R0, R1
0x1D50	0xB209    SXTH	R1, R1
0x1D52	0x4831    LDR	R0, [PC, #196]
0x1D54	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1276 :: 		
0x1D56	0xB2C9    UXTB	R1, R1
0x1D58	0xF04F0001  MOV	R0, #1
0x1D5C	0xFA00F101  LSL	R1, R0, R1
0x1D60	0x482E    LDR	R0, [PC, #184]
0x1D62	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1279 :: 		
0x1D64	0xF2400020  MOVW	R0, #32
0x1D68	0xF7FFFA04  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D6C	0x492A    LDR	R1, [PC, #168]
0x1D6E	0x7809    LDRB	R1, [R1, #0]
0x1D70	0x1A09    SUB	R1, R1, R0
0x1D72	0xB209    SXTH	R1, R1
0x1D74	0xF04F0001  MOV	R0, #1
0x1D78	0xFA00F101  LSL	R1, R0, R1
0x1D7C	0x4828    LDR	R0, [PC, #160]
0x1D7E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1280 :: 		
0x1D80	0x4608    MOV	R0, R1
0x1D82	0xF7FFF9F7  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x1D86	0x4927    LDR	R1, [PC, #156]
0x1D88	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1282 :: 		
0x1D8A	0x4819    LDR	R0, [PC, #100]
0x1D8C	0x6801    LDR	R1, [R0, #0]
0x1D8E	0x4826    LDR	R0, [PC, #152]
0x1D90	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1283 :: 		
0x1D92	0x2100    MOVS	R1, #0
0x1D94	0x4825    LDR	R0, [PC, #148]
0x1D96	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1286 :: 		
0x1D98	0x480B    LDR	R0, [PC, #44]
0x1D9A	0x6801    LDR	R1, [R0, #0]
0x1D9C	0x4817    LDR	R0, [PC, #92]
0x1D9E	0x6800    LDR	R0, [R0, #0]
0x1DA0	0x1A41    SUB	R1, R0, R1
0x1DA2	0x480B    LDR	R0, [PC, #44]
0x1DA4	0x6800    LDR	R0, [R0, #0]
0x1DA6	0x1A41    SUB	R1, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1287 :: 		
0x1DA8	0x4818    LDR	R0, [PC, #96]
0x1DAA	0x7800    LDRB	R0, [R0, #0]
0x1DAC	0xFA21F000  LSR	R0, R1, R0
0x1DB0	0x1C81    ADDS	R1, R0, #2
0x1DB2	0x481F    LDR	R0, [PC, #124]
0x1DB4	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1290 :: 		
0x1DB6	0x4803    LDR	R0, [PC, #12]
0x1DB8	0x7800    LDRB	R0, [R0, #0]
0x1DBA	0xE03B    B	#118
0x1DBC	0x08B02000  	_f32_sector+4
0x1DC0	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x1DC4	0x0B292000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x1DC8	0x0B2C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x1DCC	0x0B282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x1DD0	0x0B302000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+8
0x1DD4	0x0B342000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x1DD8	0x0B362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
0x1DDC	0x0B382000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+16
0x1DE0	0x0B3A2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x1DE4	0x0B3C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x1DE8	0x0B402000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+24
0x1DEC	0x0B442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x1DF0	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x1DF4	0x0B4C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+36
0x1DF8	0x0B542000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+44
0x1DFC	0x0B502000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
0x1E00	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x1E04	0x0C802000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x1E08	0x0AB62000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x1E0C	0x0C8D2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x1E10	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x1E14	0x0C7B2000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x1E18	0x0C792000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
0x1E1C	0x0C7C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x1E20	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x1E24	0x0C8C2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x1E28	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x1E2C	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x1E30	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x1E34	0xB9B0    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR242
;__Lib_FAT32_STM32_M3_M4_M7.c, 1291 :: 		
0x1E36	0x481A    LDR	R0, [PC, #104]
0x1E38	0x6801    LDR	R1, [R0, #0]
0x1E3A	0xF64F70F7  MOVW	R0, #65527
0x1E3E	0x4281    CMP	R1, R0
0x1E40	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR243
;__Lib_FAT32_STM32_M3_M4_M7.c, 1292 :: 		
0x1E42	0x210B    MOVS	R1, #11
0x1E44	0x4817    LDR	R0, [PC, #92]
0x1E46	0x7001    STRB	R1, [R0, #0]
0x1E48	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR244
L___Lib_FAT32_STM32_M3_M4_M7_readBR243:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1293 :: 		
0x1E4A	0x4815    LDR	R0, [PC, #84]
0x1E4C	0x6801    LDR	R1, [R0, #0]
0x1E4E	0xF64070F7  MOVW	R0, #4087
0x1E52	0x4281    CMP	R1, R0
0x1E54	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR245
;__Lib_FAT32_STM32_M3_M4_M7.c, 1294 :: 		
0x1E56	0x2106    MOVS	R1, #6
0x1E58	0x4812    LDR	R0, [PC, #72]
0x1E5A	0x7001    STRB	R1, [R0, #0]
0x1E5C	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR246
L___Lib_FAT32_STM32_M3_M4_M7_readBR245:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1296 :: 		
0x1E5E	0x2101    MOVS	R1, #1
0x1E60	0x4810    LDR	R0, [PC, #64]
0x1E62	0x7001    STRB	R1, [R0, #0]
L___Lib_FAT32_STM32_M3_M4_M7_readBR246:
L___Lib_FAT32_STM32_M3_M4_M7_readBR244:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1297 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR242:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1299 :: 		
0x1E64	0x480F    LDR	R0, [PC, #60]
0x1E66	0x7800    LDRB	R0, [R0, #0]
0x1E68	0xF000000F  AND	R0, R0, #15
0x1E6C	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x1E6E	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1300 :: 		
0x1E70	0x280B    CMP	R0, #11
0x1E72	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1209
0x1E74	0x290C    CMP	R1, #12
0x1E76	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1208
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1201:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1301 :: 		
0x1E78	0x21F8    MOVS	R1, #-8
0x1E7A	0xB249    SXTB	R1, R1
0x1E7C	0x480A    LDR	R0, [PC, #40]
0x1E7E	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1302 :: 		
0x1E80	0x20FF    MOVS	R0, #-1
0x1E82	0xB240    SXTB	R0, R0
0x1E84	0xE008    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1300 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1209:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1208:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1305 :: 		
0x1E86	0x2000    MOVS	R0, #0
0x1E88	0xB240    SXTB	R0, R0
0x1E8A	0xE005    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1306 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR238:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1308 :: 		
0x1E8C	0x21FB    MOVS	R1, #-5
0x1E8E	0xB249    SXTB	R1, R1
0x1E90	0x4805    LDR	R0, [PC, #20]
0x1E92	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1309 :: 		
0x1E94	0x20FF    MOVS	R0, #-1
0x1E96	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1310 :: 		
L_end_readBR:
0x1E98	0xF8DDE000  LDR	LR, [SP, #0]
0x1E9C	0xB001    ADD	SP, SP, #4
0x1E9E	0x4770    BX	LR
0x1EA0	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x1EA4	0x0B292000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x1EA8	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readBR
__Lib_FAT32_STM32_M3_M4_M7_readMBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1131 :: 		
0x0F20	0xB082    SUB	SP, SP, #8
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1136 :: 		
0x0F26	0x2000    MOVS	R0, #0
0x0F28	0xF7FFFC1C  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x0F2C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMBR209
;__Lib_FAT32_STM32_M3_M4_M7.c, 1137 :: 		
0x0F2E	0x20FF    MOVS	R0, #-1
0x0F30	0xB240    SXTB	R0, R0
0x0F32	0xE069    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1138 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR209:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1140 :: 		
; pMBR start address is: 12 (R3)
0x0F34	0x4B36    LDR	R3, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1141 :: 		
; pBR start address is: 16 (R4)
0x0F36	0x4C36    LDR	R4, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1144 :: 		
0x0F38	0xF50370FF  ADD	R0, R3, #510
0x0F3C	0xF7FFFC64  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x0F40	0xF64A2155  MOVW	R1, #43605
0x0F44	0x4288    CMP	R0, R1
0x0F46	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR210
; pBR end address is: 16 (R4)
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1145 :: 		
0x0F48	0x21FC    MOVS	R1, #-4
0x0F4A	0xB249    SXTB	R1, R1
0x0F4C	0x4831    LDR	R0, [PC, #196]
0x0F4E	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1146 :: 		
0x0F50	0x20FF    MOVS	R0, #-1
0x0F52	0xB240    SXTB	R0, R0
0x0F54	0xE058    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1147 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR210:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1149 :: 		
; pMBR start address is: 12 (R3)
; pBR start address is: 16 (R4)
0x0F56	0x7820    LDRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1150 :: 		
0x0F58	0x28E9    CMP	R0, #233
0x0F5A	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1200
0x0F5C	0x7820    LDRB	R0, [R4, #0]
0x0F5E	0x28EB    CMP	R0, #235
0x0F60	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1199
0x0F62	0x1CA0    ADDS	R0, R4, #2
; pBR end address is: 16 (R4)
0x0F64	0x7800    LDRB	R0, [R0, #0]
0x0F66	0x2890    CMP	R0, #144
0x0F68	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1198
; pMBR end address is: 12 (R3)
0x0F6A	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1196
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1199:
; pMBR start address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1198:
0x0F6C	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR215
; pMBR end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1196:
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1200:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1151 :: 		
0x0F6E	0x21FB    MOVS	R1, #-5
0x0F70	0xB249    SXTB	R1, R1
0x0F72	0x4828    LDR	R0, [PC, #160]
0x0F74	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1152 :: 		
0x0F76	0x20FF    MOVS	R0, #-1
0x0F78	0xB240    SXTB	R0, R0
0x0F7A	0xE045    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1153 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR215:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1160 :: 		
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
0x0F7C	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR216:
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
; pMBR end address is: 12 (R3)
0x0F7E	0x2C01    CMP	R4, #1
0x0F80	0xDA40    BGE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR217
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1161 :: 		
; pMBR start address is: 12 (R3)
0x0F82	0x200C    MOVS	R0, #12
0x0F84	0xFB00F104  MUL	R1, R0, R4
0x0F88	0x4823    LDR	R0, [PC, #140]
0x0F8A	0x1840    ADDS	R0, R0, R1
0x0F8C	0x9001    STR	R0, [SP, #4]
0x0F8E	0xF50371DF  ADD	R1, R3, #446
0x0F92	0x0120    LSLS	R0, R4, #4
0x0F94	0x1808    ADDS	R0, R1, R0
0x0F96	0xF7FFFC31  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x0F9A	0x9901    LDR	R1, [SP, #4]
0x0F9C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1162 :: 		
0x0F9E	0x200C    MOVS	R0, #12
0x0FA0	0xFB00F104  MUL	R1, R0, R4
0x0FA4	0x481C    LDR	R0, [PC, #112]
0x0FA6	0x1840    ADDS	R0, R0, R1
0x0FA8	0x1C40    ADDS	R0, R0, #1
0x0FAA	0x9001    STR	R0, [SP, #4]
0x0FAC	0xF50371DF  ADD	R1, R3, #446
0x0FB0	0x0120    LSLS	R0, R4, #4
0x0FB2	0x1808    ADDS	R0, R1, R0
0x0FB4	0x1D00    ADDS	R0, R0, #4
0x0FB6	0xF7FFFC21  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x0FBA	0x9901    LDR	R1, [SP, #4]
0x0FBC	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1163 :: 		
0x0FBE	0x200C    MOVS	R0, #12
0x0FC0	0xFB00F104  MUL	R1, R0, R4
0x0FC4	0x4814    LDR	R0, [PC, #80]
0x0FC6	0x1840    ADDS	R0, R0, R1
0x0FC8	0x1D00    ADDS	R0, R0, #4
0x0FCA	0x9001    STR	R0, [SP, #4]
0x0FCC	0xF50371DF  ADD	R1, R3, #446
0x0FD0	0x0120    LSLS	R0, R4, #4
0x0FD2	0x1808    ADDS	R0, R1, R0
0x0FD4	0x3008    ADDS	R0, #8
0x0FD6	0xF7FFFB67  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x0FDA	0x9901    LDR	R1, [SP, #4]
0x0FDC	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1164 :: 		
0x0FDE	0x200C    MOVS	R0, #12
0x0FE0	0xFB00F104  MUL	R1, R0, R4
0x0FE4	0x480C    LDR	R0, [PC, #48]
0x0FE6	0x1840    ADDS	R0, R0, R1
0x0FE8	0x3008    ADDS	R0, #8
0x0FEA	0x9001    STR	R0, [SP, #4]
0x0FEC	0xF50371DF  ADD	R1, R3, #446
0x0FF0	0x0120    LSLS	R0, R4, #4
0x0FF2	0x1808    ADDS	R0, R1, R0
0x0FF4	0x300C    ADDS	R0, #12
0x0FF6	0xF7FFFB57  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x0FFA	0x9901    LDR	R1, [SP, #4]
0x0FFC	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1160 :: 		
0x0FFE	0x1C64    ADDS	R4, R4, #1
0x1000	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1165 :: 		
; pMBR end address is: 12 (R3)
; i end address is: 16 (R4)
0x1002	0xE7BC    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR216
L___Lib_FAT32_STM32_M3_M4_M7_readMBR217:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1167 :: 		
0x1004	0x2000    MOVS	R0, #0
0x1006	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1168 :: 		
L_end_readMBR:
0x1008	0xF8DDE000  LDR	LR, [SP, #0]
0x100C	0xB002    ADD	SP, SP, #8
0x100E	0x4770    BX	LR
0x1010	0x08B02000  	_f32_sector+4
0x1014	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x1018	0x0B282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMBR
__Lib_FAT32_STM32_M3_M4_M7_readSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 518 :: 		
; sc start address is: 0 (R0)
0x0764	0xB082    SUB	SP, SP, #8
0x0766	0xF8CDE000  STR	LR, [SP, #0]
0x076A	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 519 :: 		
0x076C	0x491F    LDR	R1, [PC, #124]
0x076E	0x7809    LDRB	R1, [R1, #0]
0x0770	0x2903    CMP	R1, #3
0x0772	0xD112    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector99
;__Lib_FAT32_STM32_M3_M4_M7.c, 520 :: 		
0x0774	0x9201    STR	R2, [SP, #4]
0x0776	0xF7FFFDB5  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x077A	0x9A01    LDR	R2, [SP, #4]
0x077C	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector100
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 521 :: 		
0x077E	0x22FF    MOVS	R2, #-1
0x0780	0xB252    SXTB	R2, R2
0x0782	0x491B    LDR	R1, [PC, #108]
0x0784	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 522 :: 		
0x0786	0x20FF    MOVS	R0, #-1
0x0788	0xB240    SXTB	R0, R0
0x078A	0xE02B    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 523 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector100:
;__Lib_FAT32_STM32_M3_M4_M7.c, 524 :: 		
; sc start address is: 8 (R2)
0x078C	0x4919    LDR	R1, [PC, #100]
0x078E	0x6809    LDR	R1, [R1, #0]
0x0790	0x4291    CMP	R1, R2
0x0792	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector101
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 525 :: 		
0x0794	0x2000    MOVS	R0, #0
0x0796	0xB240    SXTB	R0, R0
0x0798	0xE024    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 526 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector101:
;__Lib_FAT32_STM32_M3_M4_M7.c, 527 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_readSector99:
;__Lib_FAT32_STM32_M3_M4_M7.c, 529 :: 		
0x079A	0x4914    LDR	R1, [PC, #80]
0x079C	0x7809    LDRB	R1, [R1, #0]
0x079E	0x2901    CMP	R1, #1
0x07A0	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector102
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 530 :: 		
0x07A2	0x22FF    MOVS	R2, #-1
0x07A4	0xB252    SXTB	R2, R2
0x07A6	0x4912    LDR	R1, [PC, #72]
0x07A8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 531 :: 		
0x07AA	0x20FF    MOVS	R0, #-1
0x07AC	0xB240    SXTB	R0, R0
0x07AE	0xE019    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 532 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector102:
;__Lib_FAT32_STM32_M3_M4_M7.c, 534 :: 		
; sc start address is: 8 (R2)
0x07B0	0x4910    LDR	R1, [PC, #64]
0x07B2	0x6809    LDR	R1, [R1, #0]
0x07B4	0x428A    CMP	R2, R1
0x07B6	0xD013    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readSector103
;__Lib_FAT32_STM32_M3_M4_M7.c, 535 :: 		
0x07B8	0x9201    STR	R2, [SP, #4]
0x07BA	0x490F    LDR	R1, [PC, #60]
0x07BC	0x4610    MOV	R0, R2
0x07BE	0xF7FFFE5F  BL	_FAT32_Dev_Read_Sector+0
0x07C2	0x9A01    LDR	R2, [SP, #4]
0x07C4	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector104
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 536 :: 		
0x07C6	0xF04F32FF  MOV	R2, #-1
0x07CA	0x490A    LDR	R1, [PC, #40]
0x07CC	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 537 :: 		
0x07CE	0x22FF    MOVS	R2, #-1
0x07D0	0xB252    SXTB	R2, R2
0x07D2	0x4907    LDR	R1, [PC, #28]
0x07D4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 538 :: 		
0x07D6	0x20FF    MOVS	R0, #-1
0x07D8	0xB240    SXTB	R0, R0
0x07DA	0xE003    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 539 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector104:
;__Lib_FAT32_STM32_M3_M4_M7.c, 540 :: 		
; sc start address is: 8 (R2)
0x07DC	0x4905    LDR	R1, [PC, #20]
0x07DE	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 541 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector103:
;__Lib_FAT32_STM32_M3_M4_M7.c, 543 :: 		
0x07E0	0x2000    MOVS	R0, #0
0x07E2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 544 :: 		
L_end_readSector:
0x07E4	0xF8DDE000  LDR	LR, [SP, #0]
0x07E8	0xB002    ADD	SP, SP, #8
0x07EA	0x4770    BX	LR
0x07EC	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x07F0	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x07F4	0x08AC2000  	_f32_sector+0
0x07F8	0x08B02000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readSector
__Lib_FAT32_STM32_M3_M4_M7_readMStop:
;__Lib_FAT32_STM32_M3_M4_M7.c, 424 :: 		
0x02E4	0xB081    SUB	SP, SP, #4
0x02E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 426 :: 		
0x02EA	0x480F    LDR	R0, [PC, #60]
0x02EC	0x7800    LDRB	R0, [R0, #0]
0x02EE	0xB120    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop1177
0x02F0	0x480D    LDR	R0, [PC, #52]
0x02F2	0x7800    LDRB	R0, [R0, #0]
0x02F4	0x2802    CMP	R0, #2
0x02F6	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMStop1176
0x02F8	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readMStop84
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1177:
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1176:
;__Lib_FAT32_STM32_M3_M4_M7.c, 427 :: 		
0x02FA	0x2000    MOVS	R0, #0
0x02FC	0xB240    SXTB	R0, R0
0x02FE	0xE00E    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 428 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop84:
;__Lib_FAT32_STM32_M3_M4_M7.c, 430 :: 		
0x0300	0xF7FFFFE0  BL	_FAT32_Dev_Multi_Read_Stop+0
0x0304	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop85
;__Lib_FAT32_STM32_M3_M4_M7.c, 431 :: 		
0x0306	0x21FF    MOVS	R1, #-1
0x0308	0xB249    SXTB	R1, R1
0x030A	0x4808    LDR	R0, [PC, #32]
0x030C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 432 :: 		
0x030E	0x20FF    MOVS	R0, #-1
0x0310	0xB240    SXTB	R0, R0
0x0312	0xE004    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 433 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop85:
;__Lib_FAT32_STM32_M3_M4_M7.c, 435 :: 		
0x0314	0x2100    MOVS	R1, #0
0x0316	0x4804    LDR	R0, [PC, #16]
0x0318	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 436 :: 		
0x031A	0x2000    MOVS	R0, #0
0x031C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 437 :: 		
L_end_readMStop:
0x031E	0xF8DDE000  LDR	LR, [SP, #0]
0x0322	0xB001    ADD	SP, SP, #4
0x0324	0x4770    BX	LR
0x0326	0xBF00    NOP
0x0328	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x032C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStop
_FAT32_Dev_Multi_Read_Stop:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 185 :: 		int8 FAT32_Dev_Multi_Read_Stop()
0x02C4	0xB081    SUB	SP, SP, #4
0x02C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 187 :: 		if (Mmc_Multi_Read_Stop() != OK)
0x02CA	0xF7FFFF31  BL	_Mmc_Multi_Read_Stop+0
0x02CE	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Stop7
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 189 :: 		return ERROR;
0x02D0	0x20FF    MOVS	R0, #-1
0x02D2	0xB240    SXTB	R0, R0
0x02D4	0xE001    B	L_end_FAT32_Dev_Multi_Read_Stop
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 190 :: 		}
L_FAT32_Dev_Multi_Read_Stop7:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 191 :: 		return OK;
0x02D6	0x2000    MOVS	R0, #0
0x02D8	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 192 :: 		}
L_end_FAT32_Dev_Multi_Read_Stop:
0x02DA	0xF8DDE000  LDR	LR, [SP, #0]
0x02DE	0xB001    ADD	SP, SP, #4
0x02E0	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Stop
_Mmc_Multi_Read_Stop:
;__Lib_Mmc.c, 474 :: 		
0x0130	0xB082    SUB	SP, SP, #8
0x0132	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 478 :: 		
0x0136	0xF240004C  MOVW	R0, #76
0x013A	0x4C21    LDR	R4, [PC, #132]
0x013C	0x6824    LDR	R4, [R4, #0]
0x013E	0x47A0    BLX	R4
;__Lib_Mmc.c, 479 :: 		
0x0140	0x2000    MOVS	R0, #0
0x0142	0x4C1F    LDR	R4, [PC, #124]
0x0144	0x6824    LDR	R4, [R4, #0]
0x0146	0x47A0    BLX	R4
;__Lib_Mmc.c, 480 :: 		
0x0148	0x2000    MOVS	R0, #0
0x014A	0x4C1D    LDR	R4, [PC, #116]
0x014C	0x6824    LDR	R4, [R4, #0]
0x014E	0x47A0    BLX	R4
;__Lib_Mmc.c, 481 :: 		
0x0150	0x2000    MOVS	R0, #0
0x0152	0x4C1B    LDR	R4, [PC, #108]
0x0154	0x6824    LDR	R4, [R4, #0]
0x0156	0x47A0    BLX	R4
;__Lib_Mmc.c, 482 :: 		
0x0158	0x2000    MOVS	R0, #0
0x015A	0x4C19    LDR	R4, [PC, #100]
0x015C	0x6824    LDR	R4, [R4, #0]
0x015E	0x47A0    BLX	R4
;__Lib_Mmc.c, 483 :: 		
0x0160	0x20FF    MOVS	R0, #255
0x0162	0x4C17    LDR	R4, [PC, #92]
0x0164	0x6824    LDR	R4, [R4, #0]
0x0166	0x47A0    BLX	R4
;__Lib_Mmc.c, 486 :: 		
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x0168	0x2200    MOVS	R2, #0
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 487 :: 		
L_Mmc_Multi_Read_Stop66:
;__Lib_Mmc.c, 488 :: 		
; timeout start address is: 8 (R2)
0x016A	0xF8AD2004  STRH	R2, [SP, #4]
0x016E	0x20FF    MOVS	R0, #255
0x0170	0x4C13    LDR	R4, [PC, #76]
0x0172	0x6824    LDR	R4, [R4, #0]
0x0174	0x47A0    BLX	R4
0x0176	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 12 (R3)
0x017A	0xB283    UXTH	R3, R0
;__Lib_Mmc.c, 489 :: 		
0x017C	0x1C51    ADDS	R1, R2, #1
0x017E	0xB28A    UXTH	R2, R1
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 490 :: 		
0x0180	0xF0000080  AND	R0, R0, #128
0x0184	0xB280    UXTH	R0, R0
0x0186	0xB110    CBZ	R0, L__Mmc_Multi_Read_Stop80
; timeout end address is: 8 (R2)
; timeout start address is: 8 (R2)
0x0188	0x2A64    CMP	R2, #100
0x018A	0xD200    BCS	L__Mmc_Multi_Read_Stop79
; timeout end address is: 8 (R2)
0x018C	0xE7ED    B	L_Mmc_Multi_Read_Stop66
L__Mmc_Multi_Read_Stop80:
L__Mmc_Multi_Read_Stop79:
;__Lib_Mmc.c, 492 :: 		
0x018E	0xF0030080  AND	R0, R3, #128
0x0192	0xB280    UXTH	R0, R0
0x0194	0xB138    CBZ	R0, L_Mmc_Multi_Read_Stop71
;__Lib_Mmc.c, 493 :: 		
0x0196	0xF8AD3004  STRH	R3, [SP, #4]
0x019A	0xF001F91D  BL	__Lib_Mmc_Mmc_DeSelect+0
0x019E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_Mmc.c, 494 :: 		
0x01A2	0xB298    UXTH	R0, R3
; response end address is: 12 (R3)
0x01A4	0xE008    B	L_end_Mmc_Multi_Read_Stop
;__Lib_Mmc.c, 495 :: 		
L_Mmc_Multi_Read_Stop71:
;__Lib_Mmc.c, 498 :: 		
L_Mmc_Multi_Read_Stop72:
;__Lib_Mmc.c, 499 :: 		
0x01A6	0x20FF    MOVS	R0, #255
0x01A8	0x4C05    LDR	R4, [PC, #20]
0x01AA	0x6824    LDR	R4, [R4, #0]
0x01AC	0x47A0    BLX	R4
;__Lib_Mmc.c, 500 :: 		
0x01AE	0x2800    CMP	R0, #0
0x01B0	0xD0F9    BEQ	L_Mmc_Multi_Read_Stop72
;__Lib_Mmc.c, 502 :: 		
0x01B2	0xF001F911  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 503 :: 		
0x01B6	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 504 :: 		
L_end_Mmc_Multi_Read_Stop:
0x01B8	0xF8DDE000  LDR	LR, [SP, #0]
0x01BC	0xB002    ADD	SP, SP, #8
0x01BE	0x4770    BX	LR
0x01C0	0x0C902000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Stop
_FAT32_Dev_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 44 :: 		int8 FAT32_Dev_Read_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 46 :: 		if (Mmc_Read_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x0486	0xF7FFFEB1  BL	_Mmc_Read_Sector+0
0x048A	0xB110    CBZ	R0, L_FAT32_Dev_Read_Sector1
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 48 :: 		return ERROR;
0x048C	0x20FF    MOVS	R0, #-1
0x048E	0xB240    SXTB	R0, R0
0x0490	0xE001    B	L_end_FAT32_Dev_Read_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 49 :: 		}
L_FAT32_Dev_Read_Sector1:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 50 :: 		return OK;
0x0492	0x2000    MOVS	R0, #0
0x0494	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 51 :: 		}
L_end_FAT32_Dev_Read_Sector:
0x0496	0xF8DDE000  LDR	LR, [SP, #0]
0x049A	0xB001    ADD	SP, SP, #4
0x049C	0x4770    BX	LR
; end of _FAT32_Dev_Read_Sector
_Mmc_Read_Sector:
;__Lib_Mmc.c, 236 :: 		
; sector start address is: 0 (R0)
0x01EC	0xB085    SUB	SP, SP, #20
0x01EE	0xF8CDE000  STR	LR, [SP, #0]
0x01F2	0x4603    MOV	R3, R0
0x01F4	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 241 :: 		
0x01F6	0xF001F8E5  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 243 :: 		
0x01FA	0x4A1E    LDR	R2, [PC, #120]
0x01FC	0x7812    LDRB	R2, [R2, #0]
0x01FE	0x2A04    CMP	R2, #4
0x0200	0xD101    BNE	L_Mmc_Read_Sector29
;__Lib_Mmc.c, 244 :: 		
; byte_start start address is: 0 (R0)
0x0202	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x0204	0xE000    B	L_Mmc_Read_Sector30
L_Mmc_Read_Sector29:
;__Lib_Mmc.c, 246 :: 		
; sector start address is: 12 (R3)
0x0206	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Read_Sector30:
;__Lib_Mmc.c, 249 :: 		
; byte_start start address is: 0 (R0)
0x0208	0x22FF    MOVS	R2, #255
0x020A	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x020C	0x2011    MOVS	R0, #17
0x020E	0xF001F88F  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 250 :: 		
0x0212	0xB118    CBZ	R0, L_Mmc_Read_Sector31
;__Lib_Mmc.c, 252 :: 		
0x0214	0xF001F8E0  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 253 :: 		
0x0218	0x2001    MOVS	R0, #1
0x021A	0xE027    B	L_end_Mmc_Read_Sector
;__Lib_Mmc.c, 254 :: 		
L_Mmc_Read_Sector31:
;__Lib_Mmc.c, 256 :: 		
L_Mmc_Read_Sector32:
0x021C	0x20FF    MOVS	R0, #255
0x021E	0x4C16    LDR	R4, [PC, #88]
0x0220	0x6824    LDR	R4, [R4, #0]
0x0222	0x47A0    BLX	R4
0x0224	0x28FE    CMP	R0, #254
0x0226	0xD000    BEQ	L_Mmc_Read_Sector33
;__Lib_Mmc.c, 257 :: 		
0x0228	0xE7F8    B	L_Mmc_Read_Sector32
L_Mmc_Read_Sector33:
;__Lib_Mmc.c, 260 :: 		
; i start address is: 12 (R3)
0x022A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x022C	0xB299    UXTH	R1, R3
L_Mmc_Read_Sector34:
; i start address is: 4 (R1)
0x022E	0xF5B17F00  CMP	R1, #512
0x0232	0xD210    BCS	L_Mmc_Read_Sector35
;__Lib_Mmc.c, 262 :: 		
0x0234	0x9A02    LDR	R2, [SP, #8]
0x0236	0x1852    ADDS	R2, R2, R1
0x0238	0x9204    STR	R2, [SP, #16]
0x023A	0xF8AD1004  STRH	R1, [SP, #4]
0x023E	0x20FF    MOVS	R0, #255
0x0240	0x4C0D    LDR	R4, [PC, #52]
0x0242	0x6824    LDR	R4, [R4, #0]
0x0244	0x47A0    BLX	R4
0x0246	0xF8BD1004  LDRH	R1, [SP, #4]
0x024A	0x9A04    LDR	R2, [SP, #16]
0x024C	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc.c, 260 :: 		
0x024E	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x0250	0xB293    UXTH	R3, R2
;__Lib_Mmc.c, 263 :: 		
0x0252	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x0254	0xE7EB    B	L_Mmc_Read_Sector34
L_Mmc_Read_Sector35:
;__Lib_Mmc.c, 266 :: 		
0x0256	0x20FF    MOVS	R0, #255
0x0258	0x4C07    LDR	R4, [PC, #28]
0x025A	0x6824    LDR	R4, [R4, #0]
0x025C	0x47A0    BLX	R4
;__Lib_Mmc.c, 267 :: 		
0x025E	0x20FF    MOVS	R0, #255
0x0260	0x4C05    LDR	R4, [PC, #20]
0x0262	0x6824    LDR	R4, [R4, #0]
0x0264	0x47A0    BLX	R4
;__Lib_Mmc.c, 269 :: 		
0x0266	0xF001F8B7  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 272 :: 		
0x026A	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 273 :: 		
L_end_Mmc_Read_Sector:
0x026C	0xF8DDE000  LDR	LR, [SP, #0]
0x0270	0xB005    ADD	SP, SP, #20
0x0272	0x4770    BX	LR
0x0274	0x00942000  	__Lib_Mmc_cardType+0
0x0278	0x0C902000  	_SPI_Rd_Ptr+0
; end of _Mmc_Read_Sector
__Lib_FAT32_STM32_M3_M4_M7_UI16:
;__Lib_FAT32_STM32_M3_M4_M7.c, 112 :: 		
; a start address is: 0 (R0)
0x0808	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 115 :: 		
0x080A	0x1C41    ADDS	R1, R0, #1
0x080C	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 116 :: 		
0x080E	0x020A    LSLS	R2, R1, #8
0x0810	0xB292    UXTH	R2, R2
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 117 :: 		
0x0812	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x0814	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 120 :: 		
0x0816	0xB288    UXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 121 :: 		
L_end_UI16:
0x0818	0xB001    ADD	SP, SP, #4
0x081A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI16
__Lib_FAT32_STM32_M3_M4_M7_UI8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 103 :: 		
; a start address is: 0 (R0)
0x07FC	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 106 :: 		
0x07FE	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 107 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 109 :: 		
0x0800	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 110 :: 		
L_end_UI8:
0x0802	0xB001    ADD	SP, SP, #4
0x0804	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI8
__Lib_FAT32_STM32_M3_M4_M7_UI32:
;__Lib_FAT32_STM32_M3_M4_M7.c, 123 :: 		
; a start address is: 0 (R0)
0x06A8	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 126 :: 		
0x06AA	0x1CC1    ADDS	R1, R0, #3
0x06AC	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 127 :: 		
0x06AE	0x020A    LSLS	R2, R1, #8
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 128 :: 		
0x06B0	0x1C81    ADDS	R1, R0, #2
0x06B2	0x7809    LDRB	R1, [R1, #0]
0x06B4	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 129 :: 		
0x06B6	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 130 :: 		
0x06B8	0x1C41    ADDS	R1, R0, #1
0x06BA	0x7809    LDRB	R1, [R1, #0]
0x06BC	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 131 :: 		
0x06BE	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 132 :: 		
0x06C0	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x06C2	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 135 :: 		
0x06C4	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 136 :: 		
L_end_UI32:
0x06C6	0xB001    ADD	SP, SP, #4
0x06C8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI32
__Lib_FAT32_STM32_M3_M4_M7_PO2:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1170 :: 		
; n start address is: 0 (R0)
0x1174	0xB081    SUB	SP, SP, #4
; n end address is: 0 (R0)
; n start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1174 :: 		
; i start address is: 12 (R3)
0x1176	0x2301    MOVS	R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1175 :: 		
; po2 start address is: 8 (R2)
0x1178	0x2200    MOVS	R2, #0
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_PO2219:
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
; n end address is: 0 (R0)
0x117A	0x2A20    CMP	R2, #32
0x117C	0xDA09    BGE	L___Lib_FAT32_STM32_M3_M4_M7_PO2220
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1176 :: 		
; n start address is: 0 (R0)
0x117E	0xEA400103  ORR	R1, R0, R3, LSL #0
0x1182	0x4299    CMP	R1, R3
0x1184	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_PO2222
; n end address is: 0 (R0)
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1177 :: 		
0x1186	0xB250    SXTB	R0, R2
; po2 end address is: 8 (R2)
0x1188	0xE005    B	L_end_PO2
L___Lib_FAT32_STM32_M3_M4_M7_PO2222:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1178 :: 		
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
0x118A	0x005B    LSLS	R3, R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1175 :: 		
0x118C	0x1C52    ADDS	R2, R2, #1
0x118E	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1179 :: 		
; n end address is: 0 (R0)
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
0x1190	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_PO2219
L___Lib_FAT32_STM32_M3_M4_M7_PO2220:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1180 :: 		
0x1192	0x20FF    MOVS	R0, #-1
0x1194	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1181 :: 		
L_end_PO2:
0x1196	0xB001    ADD	SP, SP, #4
0x1198	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_PO2
__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy:
;__Lib_FAT32_STM32_M3_M4_M7.c, 178 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x3FC8	0xB081    SUB	SP, SP, #4
0x3FCA	0x460B    MOV	R3, R1
0x3FCC	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 182 :: 		
; ss start address is: 0 (R0)
0x3FCE	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 183 :: 		
; dd start address is: 20 (R5)
0x3FD0	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 184 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x3FD2	0xB214    SXTH	R4, R2
0x3FD4	0x1E53    SUBS	R3, R2, #1
0x3FD6	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x3FD8	0xB124    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3
; n end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 185 :: 		
; n start address is: 8 (R2)
0x3FDA	0x7803    LDRB	R3, [R0, #0]
0x3FDC	0x702B    STRB	R3, [R5, #0]
0x3FDE	0x1C6D    ADDS	R5, R5, #1
0x3FE0	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x3FE2	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3:
;__Lib_FAT32_STM32_M3_M4_M7.c, 187 :: 		
0x3FE4	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 188 :: 		
L_end_alt_memcpy:
0x3FE6	0xB001    ADD	SP, SP, #4
0x3FE8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
_initFastSPI:
;SD_Card.c, 49 :: 		void initFastSPI(void)
0x523C	0xB081    SUB	SP, SP, #4
0x523E	0xF8CDE000  STR	LR, [SP, #0]
;SD_Card.c, 51 :: 		SPI1_CR1 = 0;
0x5242	0x2100    MOVS	R1, #0
0x5244	0x4805    LDR	R0, [PC, #20]
0x5246	0x6001    STR	R1, [R0, #0]
;SD_Card.c, 57 :: 		&_GPIO_MODULE_SPI1_PA567);
0x5248	0x4A05    LDR	R2, [PC, #20]
;SD_Card.c, 56 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x524A	0xF2403104  MOVW	R1, #772
;SD_Card.c, 54 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV2, _SPI_MASTER  | _SPI_8_BIT |
0x524E	0x2000    MOVS	R0, #0
;SD_Card.c, 57 :: 		&_GPIO_MODULE_SPI1_PA567);
0x5250	0xF7FEFD50  BL	_SPI1_Init_Advanced+0
;SD_Card.c, 58 :: 		}
L_end_initFastSPI:
0x5254	0xF8DDE000  LDR	LR, [SP, #0]
0x5258	0xB001    ADD	SP, SP, #4
0x525A	0x4770    BX	LR
0x525C	0x30004001  	SPI1_CR1+0
0x5260	0x5AFC0000  	__GPIO_MODULE_SPI1_PA567+0
; end of _initFastSPI
_FAT32_Dir:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3619 :: 		
0x4E58	0xF2AD2D24  SUBW	SP, SP, #548
0x4E5C	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3625 :: 		
0x4E60	0x2100    MOVS	R1, #0
0x4E62	0x48E5    LDR	R0, [PC, #916]
0x4E64	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3627 :: 		
; i start address is: 4 (R1)
0x4E66	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3628 :: 		
L_FAT32_Dir799:
; i start address is: 4 (R1)
0x4E68	0x48E4    LDR	R0, [PC, #912]
0x4E6A	0x1840    ADDS	R0, R0, R1
0x4E6C	0x7800    LDRB	R0, [R0, #0]
0x4E6E	0xB158    CBZ	R0, L_FAT32_Dir800
;__Lib_FAT32_STM32_M3_M4_M7.c, 3629 :: 		
0x4E70	0x48E2    LDR	R0, [PC, #904]
0x4E72	0x1840    ADDS	R0, R0, R1
0x4E74	0x7800    LDRB	R0, [R0, #0]
0x4E76	0xF88D1004  STRB	R1, [SP, #4]
0x4E7A	0xF7FEFED9  BL	_FAT32_Put_Char+0
0x4E7E	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3630 :: 		
0x4E82	0x1C49    ADDS	R1, R1, #1
0x4E84	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3631 :: 		
; i end address is: 4 (R1)
0x4E86	0xE7EF    B	L_FAT32_Dir799
L_FAT32_Dir800:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3632 :: 		
; i start address is: 4 (R1)
0x4E88	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3633 :: 		
L_FAT32_Dir801:
; i start address is: 4 (R1)
0x4E8A	0x48DD    LDR	R0, [PC, #884]
0x4E8C	0x1840    ADDS	R0, R0, R1
0x4E8E	0x7800    LDRB	R0, [R0, #0]
0x4E90	0xB158    CBZ	R0, L_FAT32_Dir802
;__Lib_FAT32_STM32_M3_M4_M7.c, 3634 :: 		
0x4E92	0x48DB    LDR	R0, [PC, #876]
0x4E94	0x1840    ADDS	R0, R0, R1
0x4E96	0x7800    LDRB	R0, [R0, #0]
0x4E98	0xF88D1004  STRB	R1, [SP, #4]
0x4E9C	0xF7FEFEC8  BL	_FAT32_Put_Char+0
0x4EA0	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3635 :: 		
0x4EA4	0x1C49    ADDS	R1, R1, #1
0x4EA6	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3636 :: 		
; i end address is: 4 (R1)
0x4EA8	0xE7EF    B	L_FAT32_Dir801
L_FAT32_Dir802:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3643 :: 		
; i start address is: 4 (R1)
0x4EAA	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3644 :: 		
L_FAT32_Dir803:
; i start address is: 4 (R1)
0x4EAC	0x48D3    LDR	R0, [PC, #844]
0x4EAE	0x1840    ADDS	R0, R0, R1
0x4EB0	0x7800    LDRB	R0, [R0, #0]
0x4EB2	0xB158    CBZ	R0, L_FAT32_Dir804
;__Lib_FAT32_STM32_M3_M4_M7.c, 3645 :: 		
0x4EB4	0x48D1    LDR	R0, [PC, #836]
0x4EB6	0x1840    ADDS	R0, R0, R1
0x4EB8	0x7800    LDRB	R0, [R0, #0]
0x4EBA	0xF88D1004  STRB	R1, [SP, #4]
0x4EBE	0xF7FEFEB7  BL	_FAT32_Put_Char+0
0x4EC2	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3646 :: 		
0x4EC6	0x1C49    ADDS	R1, R1, #1
0x4EC8	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3647 :: 		
; i end address is: 4 (R1)
0x4ECA	0xE7EF    B	L_FAT32_Dir803
L_FAT32_Dir804:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3649 :: 		
L_FAT32_Dir805:
0x4ECC	0xA802    ADD	R0, SP, #8
0x4ECE	0xF7FEFF57  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x4ED2	0x2801    CMP	R0, #1
0x4ED4	0xF04081AA  BNE	L_FAT32_Dir806
;__Lib_FAT32_STM32_M3_M4_M7.c, 3650 :: 		
0x4ED8	0xF89D0107  LDRB	R0, [SP, #263]
0x4EDC	0xF000003F  AND	R0, R0, #63
0x4EE0	0xB2C0    UXTB	R0, R0
0x4EE2	0x280F    CMP	R0, #15
0x4EE4	0xD100    BNE	L_FAT32_Dir807
;__Lib_FAT32_STM32_M3_M4_M7.c, 3651 :: 		
0x4EE6	0xE7F1    B	L_FAT32_Dir805
L_FAT32_Dir807:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3654 :: 		
0x4EE8	0xF89D0107  LDRB	R0, [SP, #263]
0x4EEC	0xF0000080  AND	R0, R0, #128
0x4EF0	0xB2C0    UXTB	R0, R0
0x4EF2	0xB108    CBZ	R0, L_FAT32_Dir808
; ?FLOC___FAT32_Dir?T3147 start address is: 0 (R0)
0x4EF4	0x203F    MOVS	R0, #63
; ?FLOC___FAT32_Dir?T3147 end address is: 0 (R0)
0x4EF6	0xE000    B	L_FAT32_Dir809
L_FAT32_Dir808:
; ?FLOC___FAT32_Dir?T3147 start address is: 0 (R0)
0x4EF8	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3147 end address is: 0 (R0)
L_FAT32_Dir809:
; ?FLOC___FAT32_Dir?T3147 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3147 end address is: 0 (R0)
0x4EFA	0xF7FEFE99  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3655 :: 		
0x4EFE	0xF89D0107  LDRB	R0, [SP, #263]
0x4F02	0xF0000040  AND	R0, R0, #64
0x4F06	0xB2C0    UXTB	R0, R0
0x4F08	0xB108    CBZ	R0, L_FAT32_Dir810
; ?FLOC___FAT32_Dir?T3149 start address is: 0 (R0)
0x4F0A	0x2064    MOVS	R0, #100
; ?FLOC___FAT32_Dir?T3149 end address is: 0 (R0)
0x4F0C	0xE000    B	L_FAT32_Dir811
L_FAT32_Dir810:
; ?FLOC___FAT32_Dir?T3149 start address is: 0 (R0)
0x4F0E	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3149 end address is: 0 (R0)
L_FAT32_Dir811:
; ?FLOC___FAT32_Dir?T3149 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3149 end address is: 0 (R0)
0x4F10	0xF7FEFE8E  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3656 :: 		
0x4F14	0xF89D0107  LDRB	R0, [SP, #263]
0x4F18	0xF0000020  AND	R0, R0, #32
0x4F1C	0xB2C0    UXTB	R0, R0
0x4F1E	0xB108    CBZ	R0, L_FAT32_Dir812
; ?FLOC___FAT32_Dir?T3151 start address is: 0 (R0)
0x4F20	0x2041    MOVS	R0, #65
; ?FLOC___FAT32_Dir?T3151 end address is: 0 (R0)
0x4F22	0xE000    B	L_FAT32_Dir813
L_FAT32_Dir812:
; ?FLOC___FAT32_Dir?T3151 start address is: 0 (R0)
0x4F24	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3151 end address is: 0 (R0)
L_FAT32_Dir813:
; ?FLOC___FAT32_Dir?T3151 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3151 end address is: 0 (R0)
0x4F26	0xF7FEFE83  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3657 :: 		
0x4F2A	0xF89D0107  LDRB	R0, [SP, #263]
0x4F2E	0xF0000010  AND	R0, R0, #16
0x4F32	0xB2C0    UXTB	R0, R0
0x4F34	0xB108    CBZ	R0, L_FAT32_Dir814
; ?FLOC___FAT32_Dir?T3153 start address is: 0 (R0)
0x4F36	0x2044    MOVS	R0, #68
; ?FLOC___FAT32_Dir?T3153 end address is: 0 (R0)
0x4F38	0xE000    B	L_FAT32_Dir815
L_FAT32_Dir814:
; ?FLOC___FAT32_Dir?T3153 start address is: 0 (R0)
0x4F3A	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3153 end address is: 0 (R0)
L_FAT32_Dir815:
; ?FLOC___FAT32_Dir?T3153 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3153 end address is: 0 (R0)
0x4F3C	0xF7FEFE78  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3658 :: 		
0x4F40	0xF89D0107  LDRB	R0, [SP, #263]
0x4F44	0xF0000008  AND	R0, R0, #8
0x4F48	0xB2C0    UXTB	R0, R0
0x4F4A	0xB108    CBZ	R0, L_FAT32_Dir816
; ?FLOC___FAT32_Dir?T3155 start address is: 0 (R0)
0x4F4C	0x204C    MOVS	R0, #76
; ?FLOC___FAT32_Dir?T3155 end address is: 0 (R0)
0x4F4E	0xE000    B	L_FAT32_Dir817
L_FAT32_Dir816:
; ?FLOC___FAT32_Dir?T3155 start address is: 0 (R0)
0x4F50	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3155 end address is: 0 (R0)
L_FAT32_Dir817:
; ?FLOC___FAT32_Dir?T3155 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3155 end address is: 0 (R0)
0x4F52	0xF7FEFE6D  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3659 :: 		
0x4F56	0xF89D0107  LDRB	R0, [SP, #263]
0x4F5A	0xF0000004  AND	R0, R0, #4
0x4F5E	0xB2C0    UXTB	R0, R0
0x4F60	0xB108    CBZ	R0, L_FAT32_Dir818
; ?FLOC___FAT32_Dir?T3157 start address is: 0 (R0)
0x4F62	0x2053    MOVS	R0, #83
; ?FLOC___FAT32_Dir?T3157 end address is: 0 (R0)
0x4F64	0xE000    B	L_FAT32_Dir819
L_FAT32_Dir818:
; ?FLOC___FAT32_Dir?T3157 start address is: 0 (R0)
0x4F66	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3157 end address is: 0 (R0)
L_FAT32_Dir819:
; ?FLOC___FAT32_Dir?T3157 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3157 end address is: 0 (R0)
0x4F68	0xF7FEFE62  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3660 :: 		
0x4F6C	0xF89D0107  LDRB	R0, [SP, #263]
0x4F70	0xF0000002  AND	R0, R0, #2
0x4F74	0xB2C0    UXTB	R0, R0
0x4F76	0xB108    CBZ	R0, L_FAT32_Dir820
; ?FLOC___FAT32_Dir?T3159 start address is: 0 (R0)
0x4F78	0x2048    MOVS	R0, #72
; ?FLOC___FAT32_Dir?T3159 end address is: 0 (R0)
0x4F7A	0xE000    B	L_FAT32_Dir821
L_FAT32_Dir820:
; ?FLOC___FAT32_Dir?T3159 start address is: 0 (R0)
0x4F7C	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3159 end address is: 0 (R0)
L_FAT32_Dir821:
; ?FLOC___FAT32_Dir?T3159 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3159 end address is: 0 (R0)
0x4F7E	0xF7FEFE57  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3661 :: 		
0x4F82	0xF89D0107  LDRB	R0, [SP, #263]
0x4F86	0xF0000001  AND	R0, R0, #1
0x4F8A	0xB2C0    UXTB	R0, R0
0x4F8C	0xB108    CBZ	R0, L_FAT32_Dir822
; ?FLOC___FAT32_Dir?T3161 start address is: 0 (R0)
0x4F8E	0x2052    MOVS	R0, #82
; ?FLOC___FAT32_Dir?T3161 end address is: 0 (R0)
0x4F90	0xE000    B	L_FAT32_Dir823
L_FAT32_Dir822:
; ?FLOC___FAT32_Dir?T3161 start address is: 0 (R0)
0x4F92	0x202D    MOVS	R0, #45
; ?FLOC___FAT32_Dir?T3161 end address is: 0 (R0)
L_FAT32_Dir823:
; ?FLOC___FAT32_Dir?T3161 start address is: 0 (R0)
; ?FLOC___FAT32_Dir?T3161 end address is: 0 (R0)
0x4F94	0xF7FEFE4C  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3669 :: 		
0x4F98	0xF89D0107  LDRB	R0, [SP, #263]
0x4F9C	0xF0000008  AND	R0, R0, #8
0x4FA0	0xB2C0    UXTB	R0, R0
0x4FA2	0xB1A8    CBZ	R0, L_FAT32_Dir824
;__Lib_FAT32_STM32_M3_M4_M7.c, 3670 :: 		
0x4FA4	0xA846    ADD	R0, SP, #280
0x4FA6	0x4997    LDR	R1, [PC, #604]
0x4FA8	0xF7FEFFFE  BL	__Lib_FAT32_STM32_M3_M4_M7_constToVar+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3671 :: 		
; i start address is: 4 (R1)
0x4FAC	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3672 :: 		
L_FAT32_Dir825:
; i start address is: 4 (R1)
0x4FAE	0xA846    ADD	R0, SP, #280
0x4FB0	0x1840    ADDS	R0, R0, R1
0x4FB2	0x7800    LDRB	R0, [R0, #0]
0x4FB4	0xB158    CBZ	R0, L_FAT32_Dir826
;__Lib_FAT32_STM32_M3_M4_M7.c, 3673 :: 		
0x4FB6	0xA846    ADD	R0, SP, #280
0x4FB8	0x1840    ADDS	R0, R0, R1
0x4FBA	0x7800    LDRB	R0, [R0, #0]
0x4FBC	0xF88D1004  STRB	R1, [SP, #4]
0x4FC0	0xF7FEFE36  BL	_FAT32_Put_Char+0
0x4FC4	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3674 :: 		
0x4FC8	0x1C49    ADDS	R1, R1, #1
0x4FCA	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3675 :: 		
; i end address is: 4 (R1)
0x4FCC	0xE7EF    B	L_FAT32_Dir825
L_FAT32_Dir826:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3676 :: 		
0x4FCE	0xE03A    B	L_FAT32_Dir827
L_FAT32_Dir824:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3678 :: 		
0x4FD0	0xF89D0107  LDRB	R0, [SP, #263]
0x4FD4	0xF0000010  AND	R0, R0, #16
0x4FD8	0xB2C0    UXTB	R0, R0
0x4FDA	0xB1A8    CBZ	R0, L_FAT32_Dir828
;__Lib_FAT32_STM32_M3_M4_M7.c, 3679 :: 		
0x4FDC	0xA846    ADD	R0, SP, #280
0x4FDE	0x498A    LDR	R1, [PC, #552]
0x4FE0	0xF7FEFFE2  BL	__Lib_FAT32_STM32_M3_M4_M7_constToVar+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3680 :: 		
; i start address is: 4 (R1)
0x4FE4	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3681 :: 		
L_FAT32_Dir829:
; i start address is: 4 (R1)
0x4FE6	0xA846    ADD	R0, SP, #280
0x4FE8	0x1840    ADDS	R0, R0, R1
0x4FEA	0x7800    LDRB	R0, [R0, #0]
0x4FEC	0xB158    CBZ	R0, L_FAT32_Dir830
;__Lib_FAT32_STM32_M3_M4_M7.c, 3682 :: 		
0x4FEE	0xA846    ADD	R0, SP, #280
0x4FF0	0x1840    ADDS	R0, R0, R1
0x4FF2	0x7800    LDRB	R0, [R0, #0]
0x4FF4	0xF88D1004  STRB	R1, [SP, #4]
0x4FF8	0xF7FEFE1A  BL	_FAT32_Put_Char+0
0x4FFC	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3683 :: 		
0x5000	0x1C49    ADDS	R1, R1, #1
0x5002	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3684 :: 		
; i end address is: 4 (R1)
0x5004	0xE7EF    B	L_FAT32_Dir829
L_FAT32_Dir830:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3685 :: 		
0x5006	0xE01E    B	L_FAT32_Dir831
L_FAT32_Dir828:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3688 :: 		
0x5008	0xF89D0107  LDRB	R0, [SP, #263]
0x500C	0xF00000D8  AND	R0, R0, #216
0x5010	0xB2C0    UXTB	R0, R0
0x5012	0xB9C0    CBNZ	R0, L_FAT32_Dir832
;__Lib_FAT32_STM32_M3_M4_M7.c, 3689 :: 		
0x5014	0xA846    ADD	R0, SP, #280
0x5016	0x4601    MOV	R1, R0
0x5018	0x9842    LDR	R0, [SP, #264]
0x501A	0xF7FEFFE7  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3690 :: 		
; i start address is: 4 (R1)
0x501E	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3691 :: 		
L_FAT32_Dir833:
; i start address is: 4 (R1)
0x5020	0xA846    ADD	R0, SP, #280
0x5022	0x1840    ADDS	R0, R0, R1
0x5024	0x7800    LDRB	R0, [R0, #0]
0x5026	0xB158    CBZ	R0, L_FAT32_Dir834
;__Lib_FAT32_STM32_M3_M4_M7.c, 3692 :: 		
0x5028	0xA846    ADD	R0, SP, #280
0x502A	0x1840    ADDS	R0, R0, R1
0x502C	0x7800    LDRB	R0, [R0, #0]
0x502E	0xF88D1004  STRB	R1, [SP, #4]
0x5032	0xF7FEFDFD  BL	_FAT32_Put_Char+0
0x5036	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3693 :: 		
0x503A	0x1C49    ADDS	R1, R1, #1
0x503C	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3694 :: 		
; i end address is: 4 (R1)
0x503E	0xE7EF    B	L_FAT32_Dir833
L_FAT32_Dir834:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3695 :: 		
0x5040	0x2020    MOVS	R0, #32
0x5042	0xF7FEFDF5  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3696 :: 		
L_FAT32_Dir832:
L_FAT32_Dir831:
L_FAT32_Dir827:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3698 :: 		
0x5046	0xA846    ADD	R0, SP, #280
0x5048	0x220D    MOVS	R2, #13
0x504A	0xB212    SXTH	R2, R2
0x504C	0x2100    MOVS	R1, #0
0x504E	0xF7FDF8D3  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3699 :: 		
0x5052	0xA946    ADD	R1, SP, #280
0x5054	0x486D    LDR	R0, [PC, #436]
0x5056	0x7800    LDRB	R0, [R0, #0]
0x5058	0xF7FFF874  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3700 :: 		
; i start address is: 4 (R1)
0x505C	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3701 :: 		
L_FAT32_Dir835:
; i start address is: 4 (R1)
0x505E	0xA846    ADD	R0, SP, #280
0x5060	0x1840    ADDS	R0, R0, R1
0x5062	0x7800    LDRB	R0, [R0, #0]
0x5064	0xB158    CBZ	R0, L_FAT32_Dir836
;__Lib_FAT32_STM32_M3_M4_M7.c, 3702 :: 		
0x5066	0xA846    ADD	R0, SP, #280
0x5068	0x1840    ADDS	R0, R0, R1
0x506A	0x7800    LDRB	R0, [R0, #0]
0x506C	0xF88D1004  STRB	R1, [SP, #4]
0x5070	0xF7FEFDDE  BL	_FAT32_Put_Char+0
0x5074	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3703 :: 		
0x5078	0x1C49    ADDS	R1, R1, #1
0x507A	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3704 :: 		
; i end address is: 4 (R1)
0x507C	0xE7EF    B	L_FAT32_Dir835
L_FAT32_Dir836:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3705 :: 		
0x507E	0x202F    MOVS	R0, #47
0x5080	0xF7FEFDD6  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3707 :: 		
0x5084	0xA846    ADD	R0, SP, #280
0x5086	0x220D    MOVS	R2, #13
0x5088	0xB212    SXTH	R2, R2
0x508A	0x2100    MOVS	R1, #0
0x508C	0xF7FDF8B4  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3708 :: 		
0x5090	0xA946    ADD	R1, SP, #280
0x5092	0x485F    LDR	R0, [PC, #380]
0x5094	0x7800    LDRB	R0, [R0, #0]
0x5096	0xF7FFF855  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3709 :: 		
; i start address is: 4 (R1)
0x509A	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3710 :: 		
L_FAT32_Dir837:
; i start address is: 4 (R1)
0x509C	0xA846    ADD	R0, SP, #280
0x509E	0x1840    ADDS	R0, R0, R1
0x50A0	0x7800    LDRB	R0, [R0, #0]
0x50A2	0xB158    CBZ	R0, L_FAT32_Dir838
;__Lib_FAT32_STM32_M3_M4_M7.c, 3711 :: 		
0x50A4	0xA846    ADD	R0, SP, #280
0x50A6	0x1840    ADDS	R0, R0, R1
0x50A8	0x7800    LDRB	R0, [R0, #0]
0x50AA	0xF88D1004  STRB	R1, [SP, #4]
0x50AE	0xF7FEFDBF  BL	_FAT32_Put_Char+0
0x50B2	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3712 :: 		
0x50B6	0x1C49    ADDS	R1, R1, #1
0x50B8	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3713 :: 		
; i end address is: 4 (R1)
0x50BA	0xE7EF    B	L_FAT32_Dir837
L_FAT32_Dir838:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3714 :: 		
0x50BC	0x202F    MOVS	R0, #47
0x50BE	0xF7FEFDB7  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3716 :: 		
0x50C2	0xA846    ADD	R0, SP, #280
0x50C4	0x220D    MOVS	R2, #13
0x50C6	0xB212    SXTH	R2, R2
0x50C8	0x2100    MOVS	R1, #0
0x50CA	0xF7FDF895  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3717 :: 		
0x50CE	0xA946    ADD	R1, SP, #280
0x50D0	0x4850    LDR	R0, [PC, #320]
0x50D2	0x8800    LDRH	R0, [R0, #0]
0x50D4	0xF7FFF836  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3718 :: 		
; i start address is: 4 (R1)
0x50D8	0x2101    MOVS	R1, #1
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3719 :: 		
L_FAT32_Dir839:
; i start address is: 4 (R1)
0x50DA	0xA846    ADD	R0, SP, #280
0x50DC	0x1840    ADDS	R0, R0, R1
0x50DE	0x7800    LDRB	R0, [R0, #0]
0x50E0	0xB158    CBZ	R0, L_FAT32_Dir840
;__Lib_FAT32_STM32_M3_M4_M7.c, 3720 :: 		
0x50E2	0xA846    ADD	R0, SP, #280
0x50E4	0x1840    ADDS	R0, R0, R1
0x50E6	0x7800    LDRB	R0, [R0, #0]
0x50E8	0xF88D1004  STRB	R1, [SP, #4]
0x50EC	0xF7FEFDA0  BL	_FAT32_Put_Char+0
0x50F0	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3721 :: 		
0x50F4	0x1C49    ADDS	R1, R1, #1
0x50F6	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3722 :: 		
; i end address is: 4 (R1)
0x50F8	0xE7EF    B	L_FAT32_Dir839
L_FAT32_Dir840:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3723 :: 		
0x50FA	0x2020    MOVS	R0, #32
0x50FC	0xF7FEFD98  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3725 :: 		
0x5100	0xA846    ADD	R0, SP, #280
0x5102	0x220D    MOVS	R2, #13
0x5104	0xB212    SXTH	R2, R2
0x5106	0x2100    MOVS	R1, #0
0x5108	0xF7FDF876  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3726 :: 		
0x510C	0xA946    ADD	R1, SP, #280
0x510E	0x4842    LDR	R0, [PC, #264]
0x5110	0x7800    LDRB	R0, [R0, #0]
0x5112	0xF7FFF817  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3727 :: 		
; i start address is: 4 (R1)
0x5116	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3728 :: 		
L_FAT32_Dir841:
; i start address is: 4 (R1)
0x5118	0xA846    ADD	R0, SP, #280
0x511A	0x1840    ADDS	R0, R0, R1
0x511C	0x7800    LDRB	R0, [R0, #0]
0x511E	0xB158    CBZ	R0, L_FAT32_Dir842
;__Lib_FAT32_STM32_M3_M4_M7.c, 3729 :: 		
0x5120	0xA846    ADD	R0, SP, #280
0x5122	0x1840    ADDS	R0, R0, R1
0x5124	0x7800    LDRB	R0, [R0, #0]
0x5126	0xF88D1004  STRB	R1, [SP, #4]
0x512A	0xF7FEFD81  BL	_FAT32_Put_Char+0
0x512E	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3730 :: 		
0x5132	0x1C49    ADDS	R1, R1, #1
0x5134	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3731 :: 		
; i end address is: 4 (R1)
0x5136	0xE7EF    B	L_FAT32_Dir841
L_FAT32_Dir842:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3732 :: 		
0x5138	0x203A    MOVS	R0, #58
0x513A	0xF7FEFD79  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3734 :: 		
0x513E	0xA846    ADD	R0, SP, #280
0x5140	0x220D    MOVS	R2, #13
0x5142	0xB212    SXTH	R2, R2
0x5144	0x2100    MOVS	R1, #0
0x5146	0xF7FDF857  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3735 :: 		
0x514A	0xA946    ADD	R1, SP, #280
0x514C	0x4833    LDR	R0, [PC, #204]
0x514E	0x7800    LDRB	R0, [R0, #0]
0x5150	0xF7FEFFF8  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3736 :: 		
; i start address is: 4 (R1)
0x5154	0x2103    MOVS	R1, #3
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3737 :: 		
L_FAT32_Dir843:
; i start address is: 4 (R1)
0x5156	0xA846    ADD	R0, SP, #280
0x5158	0x1840    ADDS	R0, R0, R1
0x515A	0x7800    LDRB	R0, [R0, #0]
0x515C	0xB158    CBZ	R0, L_FAT32_Dir844
;__Lib_FAT32_STM32_M3_M4_M7.c, 3738 :: 		
0x515E	0xA846    ADD	R0, SP, #280
0x5160	0x1840    ADDS	R0, R0, R1
0x5162	0x7800    LDRB	R0, [R0, #0]
0x5164	0xF88D1004  STRB	R1, [SP, #4]
0x5168	0xF7FEFD62  BL	_FAT32_Put_Char+0
0x516C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3739 :: 		
0x5170	0x1C49    ADDS	R1, R1, #1
0x5172	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3740 :: 		
; i end address is: 4 (R1)
0x5174	0xE7EF    B	L_FAT32_Dir843
L_FAT32_Dir844:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3741 :: 		
0x5176	0x2020    MOVS	R0, #32
0x5178	0xF7FEFD5A  BL	_FAT32_Put_Char+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3744 :: 		
0x517C	0xF89D0107  LDRB	R0, [SP, #263]
0x5180	0xF000003F  AND	R0, R0, #63
0x5184	0xB2C0    UXTB	R0, R0
0x5186	0x280F    CMP	R0, #15
0x5188	0xD026    BEQ	L_FAT32_Dir845
;__Lib_FAT32_STM32_M3_M4_M7.c, 3753 :: 		
0x518A	0xF20D1025  ADDW	R0, SP, #293
0x518E	0x22FF    MOVS	R2, #255
0x5190	0xB212    SXTH	R2, R2
0x5192	0x2100    MOVS	R1, #0
0x5194	0xF7FDF830  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3754 :: 		
0x5198	0x4817    LDR	R0, [PC, #92]
0x519A	0x6800    LDR	R0, [R0, #0]
0x519C	0x1E42    SUBS	R2, R0, #1
0x519E	0x4820    LDR	R0, [PC, #128]
0x51A0	0x6801    LDR	R1, [R0, #0]
0x51A2	0xF20D1025  ADDW	R0, SP, #293
0x51A6	0xF7FBFDD9  BL	__Lib_FAT32_STM32_M3_M4_M7_getFullName+0
0x51AA	0xB110    CBZ	R0, L_FAT32_Dir846
;__Lib_FAT32_STM32_M3_M4_M7.c, 3755 :: 		
0x51AC	0x20FF    MOVS	R0, #-1
0x51AE	0xB240    SXTB	R0, R0
0x51B0	0xE03E    B	L_end_FAT32_Dir
L_FAT32_Dir846:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3756 :: 		
; i start address is: 4 (R1)
0x51B2	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3757 :: 		
L_FAT32_Dir847:
; i start address is: 4 (R1)
0x51B4	0xF20D1025  ADDW	R0, SP, #293
0x51B8	0x1840    ADDS	R0, R0, R1
0x51BA	0x7800    LDRB	R0, [R0, #0]
0x51BC	0xB160    CBZ	R0, L_FAT32_Dir848
;__Lib_FAT32_STM32_M3_M4_M7.c, 3758 :: 		
0x51BE	0xF20D1025  ADDW	R0, SP, #293
0x51C2	0x1840    ADDS	R0, R0, R1
0x51C4	0x7800    LDRB	R0, [R0, #0]
0x51C6	0xF88D1004  STRB	R1, [SP, #4]
0x51CA	0xF7FEFD31  BL	_FAT32_Put_Char+0
0x51CE	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3759 :: 		
0x51D2	0x1C49    ADDS	R1, R1, #1
0x51D4	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3760 :: 		
; i end address is: 4 (R1)
0x51D6	0xE7ED    B	L_FAT32_Dir847
L_FAT32_Dir848:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3761 :: 		
L_FAT32_Dir845:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3763 :: 		
; i start address is: 4 (R1)
0x51D8	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3764 :: 		
L_FAT32_Dir849:
; i start address is: 4 (R1)
0x51DA	0x4808    LDR	R0, [PC, #32]
0x51DC	0x1840    ADDS	R0, R0, R1
0x51DE	0x7800    LDRB	R0, [R0, #0]
0x51E0	0xB318    CBZ	R0, L_FAT32_Dir850
;__Lib_FAT32_STM32_M3_M4_M7.c, 3765 :: 		
0x51E2	0x4806    LDR	R0, [PC, #24]
0x51E4	0x1840    ADDS	R0, R0, R1
0x51E6	0x7800    LDRB	R0, [R0, #0]
0x51E8	0xF88D1004  STRB	R1, [SP, #4]
0x51EC	0xF7FEFD20  BL	_FAT32_Put_Char+0
0x51F0	0xF89D1004  LDRB	R1, [SP, #4]
0x51F4	0xF000B816  B	#44
0x51F8	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x51FC	0x5C250000  	_CRLF_F32+0
0x5200	0x0B782000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0x5204	0x5C120000  	__Lib_FAT32_STM32_M3_M4_M7_C_Empty+0
0x5208	0x5C060000  	__Lib_FAT32_STM32_M3_M4_M7_C_Dir+0
0x520C	0x0B6B2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+3
0x5210	0x0B6A2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+2
0x5214	0x0B682000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x5218	0x0B6C2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+4
0x521C	0x0B6D2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+5
0x5220	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3766 :: 		
0x5224	0x1C49    ADDS	R1, R1, #1
0x5226	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 3767 :: 		
; i end address is: 4 (R1)
0x5228	0xE7D7    B	L_FAT32_Dir849
L_FAT32_Dir850:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3768 :: 		
0x522A	0xE64F    B	L_FAT32_Dir805
L_FAT32_Dir806:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3770 :: 		
0x522C	0x2000    MOVS	R0, #0
0x522E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3771 :: 		
L_end_FAT32_Dir:
0x5230	0xF8DDE000  LDR	LR, [SP, #0]
0x5234	0xF20D2D24  ADDW	SP, SP, #548
0x5238	0x4770    BX	LR
; end of _FAT32_Dir
_FAT32_Put_Char:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 276 :: 		int8 FAT32_Put_Char(char ch)
; ch start address is: 0 (R0)
0x3C30	0xB081    SUB	SP, SP, #4
0x3C32	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 278 :: 		UART_Write(ch);
; ch end address is: 0 (R0)
0x3C36	0xF001F903  BL	_UART_Write+0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 279 :: 		return OK;
0x3C3A	0x2000    MOVS	R0, #0
0x3C3C	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 280 :: 		}
L_end_FAT32_Put_Char:
0x3C3E	0xF8DDE000  LDR	LR, [SP, #0]
0x3C42	0xB001    ADD	SP, SP, #4
0x3C44	0x4770    BX	LR
; end of _FAT32_Put_Char
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2111 :: 		
0x3D80	0xB086    SUB	SP, SP, #24
0x3D82	0xF8CDE000  STR	LR, [SP, #0]
0x3D86	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2121 :: 		
0x3D88	0x497C    LDR	R1, [PC, #496]
0x3D8A	0x6809    LDR	R1, [R1, #0]
0x3D8C	0xF1B13FFF  CMP	R1, #-1
0x3D90	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry505
;__Lib_FAT32_STM32_M3_M4_M7.c, 2122 :: 		
0x3D92	0x22F6    MOVS	R2, #-10
0x3D94	0xB252    SXTB	R2, R2
0x3D96	0x497A    LDR	R1, [PC, #488]
0x3D98	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2123 :: 		
0x3D9A	0x20FF    MOVS	R0, #-1
0x3D9C	0xB240    SXTB	R0, R0
0x3D9E	0xE0E9    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2124 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry505:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2127 :: 		
0x3DA0	0x4B78    LDR	R3, [PC, #480]
0x3DA2	0x6819    LDR	R1, [R3, #0]
0x3DA4	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2128 :: 		
0x3DA6	0x4978    LDR	R1, [PC, #480]
0x3DA8	0x680A    LDR	R2, [R1, #0]
0x3DAA	0x4619    MOV	R1, R3
0x3DAC	0x6809    LDR	R1, [R1, #0]
0x3DAE	0x4291    CMP	R1, R2
0x3DB0	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1295
0x3DB2	0x4976    LDR	R1, [PC, #472]
0x3DB4	0x680A    LDR	R2, [R1, #0]
0x3DB6	0x9902    LDR	R1, [SP, #8]
0x3DB8	0x4291    CMP	R1, R2
0x3DBA	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1294
0x3DBC	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry508
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1295:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1294:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2129 :: 		
0x3DBE	0x22F4    MOVS	R2, #-12
0x3DC0	0xB252    SXTB	R2, R2
0x3DC2	0x496F    LDR	R1, [PC, #444]
0x3DC4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2130 :: 		
0x3DC6	0x20FF    MOVS	R0, #-1
0x3DC8	0xB240    SXTB	R0, R0
0x3DCA	0xE0D3    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2131 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry508:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2133 :: 		
; i start address is: 12 (R3)
0x3DCC	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry509:
; i start address is: 12 (R3)
0x3DCE	0x4970    LDR	R1, [PC, #448]
0x3DD0	0x780A    LDRB	R2, [R1, #0]
0x3DD2	0x496A    LDR	R1, [PC, #424]
0x3DD4	0x6809    LDR	R1, [R1, #0]
0x3DD6	0x40D1    LSRS	R1, R2
0x3DD8	0x428B    CMP	R3, R1
0x3DDA	0xD228    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry510
;__Lib_FAT32_STM32_M3_M4_M7.c, 2134 :: 		
0x3DDC	0xF88D3004  STRB	R3, [SP, #4]
0x3DE0	0x9802    LDR	R0, [SP, #8]
0x3DE2	0xF7FEFB67  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x3DE6	0xF89D3004  LDRB	R3, [SP, #4]
0x3DEA	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2136 :: 		
0x3DEC	0xF06F4170  MVN	R1, #-268435456
0x3DF0	0x4288    CMP	R0, R1
0x3DF2	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2137 :: 		
0x3DF4	0x22F1    MOVS	R2, #-15
0x3DF6	0xB252    SXTB	R2, R2
0x3DF8	0x4961    LDR	R1, [PC, #388]
0x3DFA	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2138 :: 		
0x3DFC	0x20FF    MOVS	R0, #-1
0x3DFE	0xB240    SXTB	R0, R0
0x3E00	0xE0B8    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2139 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2140 :: 		
; i start address is: 12 (R3)
0x3E02	0x4961    LDR	R1, [PC, #388]
0x3E04	0x680A    LDR	R2, [R1, #0]
0x3E06	0x9902    LDR	R1, [SP, #8]
0x3E08	0x4291    CMP	R1, R2
0x3E0A	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1297
0x3E0C	0x495F    LDR	R1, [PC, #380]
0x3E0E	0x680A    LDR	R2, [R1, #0]
0x3E10	0x9902    LDR	R1, [SP, #8]
0x3E12	0x4291    CMP	R1, R2
0x3E14	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1296
0x3E16	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1297:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1296:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2141 :: 		
0x3E18	0x22F4    MOVS	R2, #-12
0x3E1A	0xB252    SXTB	R2, R2
0x3E1C	0x4958    LDR	R1, [PC, #352]
0x3E1E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2142 :: 		
0x3E20	0x20FF    MOVS	R0, #-1
0x3E22	0xB240    SXTB	R0, R0
0x3E24	0xE0A6    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2143 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2133 :: 		
; i start address is: 12 (R3)
0x3E26	0x1C59    ADDS	R1, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x3E28	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2144 :: 		
0x3E2A	0xB2C3    UXTB	R3, R0
; i end address is: 0 (R0)
0x3E2C	0xE7CF    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry509
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry510:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2146 :: 		
0x3E2E	0x4959    LDR	R1, [PC, #356]
0x3E30	0x6809    LDR	R1, [R1, #0]
0x3E32	0x1E4A    SUBS	R2, R1, #1
0x3E34	0x4951    LDR	R1, [PC, #324]
0x3E36	0x6809    LDR	R1, [R1, #0]
0x3E38	0x4011    ANDS	R1, R2
0x3E3A	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2148 :: 		
0x3E3C	0x9802    LDR	R0, [SP, #8]
0x3E3E	0xF7FDFB93  BL	_FAT32_ClustToSect+0
0x3E42	0x4955    LDR	R1, [PC, #340]
0x3E44	0x780A    LDRB	R2, [R1, #0]
0x3E46	0x9904    LDR	R1, [SP, #16]
0x3E48	0x40D1    LSRS	R1, R2
0x3E4A	0x1843    ADDS	R3, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2149 :: 		
0x3E4C	0x4953    LDR	R1, [PC, #332]
0x3E4E	0x6809    LDR	R1, [R1, #0]
0x3E50	0x1E4A    SUBS	R2, R1, #1
0x3E52	0x9904    LDR	R1, [SP, #16]
0x3E54	0x4011    ANDS	R1, R2
0x3E56	0x014A    LSLS	R2, R1, #5
0x3E58	0x4951    LDR	R1, [PC, #324]
0x3E5A	0x1889    ADDS	R1, R1, R2
0x3E5C	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2151 :: 		
0x3E5E	0x4618    MOV	R0, R3
0x3E60	0xF7FDFB96  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x3E64	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516
;__Lib_FAT32_STM32_M3_M4_M7.c, 2152 :: 		
0x3E66	0x20FF    MOVS	R0, #-1
0x3E68	0xB240    SXTB	R0, R0
0x3E6A	0xE083    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2155 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2157 :: 		
0x3E6C	0x9903    LDR	R1, [SP, #12]
0x3E6E	0x7809    LDRB	R1, [R1, #0]
0x3E70	0x29E5    CMP	R1, #229
0x3E72	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1299
0x3E74	0x9903    LDR	R1, [SP, #12]
0x3E76	0x7809    LDRB	R1, [R1, #0]
0x3E78	0x2920    CMP	R1, #32
0x3E7A	0xDB00    BLT	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1298
0x3E7C	0xE00D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1289
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1299:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1298:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2158 :: 		
0x3E7E	0x9903    LDR	R1, [SP, #12]
0x3E80	0x7809    LDRB	R1, [R1, #0]
0x3E82	0x2914    CMP	R1, #20
0x3E84	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1301
0x3E86	0x9903    LDR	R1, [SP, #12]
0x3E88	0x310B    ADDS	R1, #11
0x3E8A	0x7809    LDRB	R1, [R1, #0]
0x3E8C	0xF001013F  AND	R1, R1, #63
0x3E90	0xB2C9    UXTB	R1, R1
0x3E92	0x290F    CMP	R1, #15
0x3E94	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1300
0x3E96	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1289
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1301:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1300:
0x3E98	0xE02E    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry525
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1289:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2160 :: 		
0x3E9A	0xF7FCFA23  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x3E9E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry526
;__Lib_FAT32_STM32_M3_M4_M7.c, 2161 :: 		
0x3EA0	0x20FF    MOVS	R0, #-1
0x3EA2	0xB240    SXTB	R0, R0
0x3EA4	0xE066    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry526:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2164 :: 		
0x3EA6	0x9905    LDR	R1, [SP, #20]
0x3EA8	0xB1F9    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry527
;__Lib_FAT32_STM32_M3_M4_M7.c, 2165 :: 		
0x3EAA	0x4934    LDR	R1, [PC, #208]
0x3EAC	0x680A    LDR	R2, [R1, #0]
0x3EAE	0x4935    LDR	R1, [PC, #212]
0x3EB0	0x6809    LDR	R1, [R1, #0]
0x3EB2	0x4613    MOV	R3, R2
0x3EB4	0x460A    MOV	R2, R1
0x3EB6	0x9905    LDR	R1, [SP, #20]
0x3EB8	0x9803    LDR	R0, [SP, #12]
0x3EBA	0xF7FDFDA9  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x3EBE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry528
;__Lib_FAT32_STM32_M3_M4_M7.c, 2166 :: 		
0x3EC0	0x20FF    MOVS	R0, #-1
0x3EC2	0xB240    SXTB	R0, R0
0x3EC4	0xE056    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry528:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2167 :: 		
0x3EC6	0x9803    LDR	R0, [SP, #12]
0x3EC8	0xF7FDFAF4  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2168 :: 		
0x3ECC	0x9803    LDR	R0, [SP, #12]
0x3ECE	0xF7FDFA97  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2169 :: 		
0x3ED2	0x9905    LDR	R1, [SP, #20]
0x3ED4	0xF5017284  ADD	R2, R1, #264
0x3ED8	0x492A    LDR	R1, [PC, #168]
0x3EDA	0x6809    LDR	R1, [R1, #0]
0x3EDC	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2170 :: 		
0x3EDE	0x9905    LDR	R1, [SP, #20]
0x3EE0	0xF5017286  ADD	R2, R1, #268
0x3EE4	0x4925    LDR	R1, [PC, #148]
0x3EE6	0x6809    LDR	R1, [R1, #0]
0x3EE8	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2171 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry527:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2173 :: 		
0x3EEA	0x4A24    LDR	R2, [PC, #144]
0x3EEC	0x6811    LDR	R1, [R2, #0]
0x3EEE	0x1C49    ADDS	R1, R1, #1
0x3EF0	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2174 :: 		
0x3EF2	0x2001    MOVS	R0, #1
0x3EF4	0xB240    SXTB	R0, R0
0x3EF6	0xE03D    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2175 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry525:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2177 :: 		
0x3EF8	0x9904    LDR	R1, [SP, #16]
0x3EFA	0x1C49    ADDS	R1, R1, #1
0x3EFC	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2178 :: 		
0x3EFE	0x9903    LDR	R1, [SP, #12]
0x3F00	0xF2010320  ADDW	R3, R1, #32
0x3F04	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2179 :: 		
0x3F06	0x4A1D    LDR	R2, [PC, #116]
0x3F08	0x6811    LDR	R1, [R2, #0]
0x3F0A	0x1C49    ADDS	R1, R1, #1
0x3F0C	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2182 :: 		
0x3F0E	0x4925    LDR	R1, [PC, #148]
0x3F10	0x6809    LDR	R1, [R1, #0]
0x3F12	0x428B    CMP	R3, R1
0x3F14	0xD12D    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry529
;__Lib_FAT32_STM32_M3_M4_M7.c, 2183 :: 		
0x3F16	0x4922    LDR	R1, [PC, #136]
0x3F18	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2185 :: 		
0x3F1A	0x491E    LDR	R1, [PC, #120]
0x3F1C	0x680A    LDR	R2, [R1, #0]
0x3F1E	0x9904    LDR	R1, [SP, #16]
0x3F20	0x4291    CMP	R1, R2
0x3F22	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry530
;__Lib_FAT32_STM32_M3_M4_M7.c, 2186 :: 		
0x3F24	0xF7FCF9DE  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x3F28	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry531
;__Lib_FAT32_STM32_M3_M4_M7.c, 2187 :: 		
0x3F2A	0x20FF    MOVS	R0, #-1
0x3F2C	0xB240    SXTB	R0, R0
0x3F2E	0xE021    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry531:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2189 :: 		
0x3F30	0x2100    MOVS	R1, #0
0x3F32	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2190 :: 		
0x3F34	0x9802    LDR	R0, [SP, #8]
0x3F36	0xF7FEFABD  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x3F3A	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2191 :: 		
0x3F3C	0xF06F4170  MVN	R1, #-268435456
0x3F40	0x4288    CMP	R0, R1
0x3F42	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532
;__Lib_FAT32_STM32_M3_M4_M7.c, 2192 :: 		
0x3F44	0xF04F32FF  MOV	R2, #-1
0x3F48	0x490C    LDR	R1, [PC, #48]
0x3F4A	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2193 :: 		
0x3F4C	0x2000    MOVS	R0, #0
0x3F4E	0xB240    SXTB	R0, R0
0x3F50	0xE010    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2194 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2196 :: 		
0x3F52	0x9802    LDR	R0, [SP, #8]
0x3F54	0xF7FDFB08  BL	_FAT32_ClustToSect+0
0x3F58	0xF7FDFB1A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x3F5C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533
;__Lib_FAT32_STM32_M3_M4_M7.c, 2197 :: 		
0x3F5E	0x20FF    MOVS	R0, #-1
0x3F60	0xB240    SXTB	R0, R0
0x3F62	0xE007    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2198 :: 		
0x3F64	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry530:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2199 :: 		
0x3F66	0xF7FEFAE5  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x3F6A	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535
;__Lib_FAT32_STM32_M3_M4_M7.c, 2200 :: 		
0x3F6C	0x20FF    MOVS	R0, #-1
0x3F6E	0xB240    SXTB	R0, R0
0x3F70	0xE000    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2201 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2202 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry529:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2203 :: 		
0x3F72	0xE77B    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517
;__Lib_FAT32_STM32_M3_M4_M7.c, 2206 :: 		
L_end_FAT32_FindNextEntry:
0x3F74	0xF8DDE000  LDR	LR, [SP, #0]
0x3F78	0xB006    ADD	SP, SP, #24
0x3F7A	0x4770    BX	LR
0x3F7C	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x3F80	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x3F84	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x3F88	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x3F8C	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x3F90	0x0C8C2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x3F94	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x3F98	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x3F9C	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x3FA0	0x08B02000  	_f32_sector+4
0x3FA4	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 711 :: 		
; cl start address is: 0 (R0)
0x24B4	0xB082    SUB	SP, SP, #8
0x24B6	0xF8CDE000  STR	LR, [SP, #0]
0x24BA	0x4603    MOV	R3, R0
; cl end address is: 0 (R0)
; cl start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 715 :: 		
0x24BC	0x4916    LDR	R1, [PC, #88]
0x24BE	0x6809    LDR	R1, [R1, #0]
0x24C0	0x428B    CMP	R3, R1
0x24C2	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1180
0x24C4	0x4915    LDR	R1, [PC, #84]
0x24C6	0x6809    LDR	R1, [R1, #0]
0x24C8	0x428B    CMP	R3, R1
0x24CA	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1179
0x24CC	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135
; cl end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1180:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1179:
;__Lib_FAT32_STM32_M3_M4_M7.c, 716 :: 		
0x24CE	0x22F4    MOVS	R2, #-12
0x24D0	0xB252    SXTB	R2, R2
0x24D2	0x4913    LDR	R1, [PC, #76]
0x24D4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 717 :: 		
0x24D6	0xF06F4070  MVN	R0, #-268435456
0x24DA	0xE019    B	L_end_FAT_getEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 718 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135:
;__Lib_FAT32_STM32_M3_M4_M7.c, 721 :: 		
; cl start address is: 12 (R3)
0x24DC	0x4911    LDR	R1, [PC, #68]
0x24DE	0x7809    LDRB	R1, [R1, #0]
0x24E0	0xFA23F201  LSR	R2, R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 722 :: 		
0x24E4	0x4910    LDR	R1, [PC, #64]
0x24E6	0x6809    LDR	R1, [R1, #0]
0x24E8	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 724 :: 		
0x24EA	0x9301    STR	R3, [SP, #4]
0x24EC	0x4608    MOV	R0, R1
0x24EE	0xF7FEF939  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x24F2	0x9B01    LDR	R3, [SP, #4]
0x24F4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136
; cl end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 725 :: 		
0x24F6	0xF06F4070  MVN	R0, #-268435456
0x24FA	0xE009    B	L_end_FAT_getEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136:
;__Lib_FAT32_STM32_M3_M4_M7.c, 728 :: 		
; cl start address is: 12 (R3)
0x24FC	0x490B    LDR	R1, [PC, #44]
0x24FE	0x6809    LDR	R1, [R1, #0]
0x2500	0x1E49    SUBS	R1, R1, #1
0x2502	0xEA030101  AND	R1, R3, R1, LSL #0
; cl end address is: 12 (R3)
0x2506	0x008A    LSLS	R2, R1, #2
0x2508	0x4909    LDR	R1, [PC, #36]
0x250A	0x1889    ADDS	R1, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 730 :: 		
0x250C	0x6809    LDR	R1, [R1, #0]
0x250E	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 731 :: 		
L_end_FAT_getEntry:
0x2510	0xF8DDE000  LDR	LR, [SP, #0]
0x2514	0xB002    ADD	SP, SP, #8
0x2516	0x4770    BX	LR
0x2518	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x251C	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x2520	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x2524	0x0C7B2000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x2528	0x0B442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x252C	0x0C802000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x2530	0x08B02000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
_FAT32_ClustToSect:
;__Lib_FAT32_STM32_M3_M4_M7.c, 697 :: 		
; cl start address is: 0 (R0)
0x1568	0xB081    SUB	SP, SP, #4
; cl end address is: 0 (R0)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 699 :: 		
0x156A	0x4906    LDR	R1, [PC, #24]
0x156C	0x6809    LDR	R1, [R1, #0]
0x156E	0x1A42    SUB	R2, R0, R1
; cl end address is: 0 (R0)
0x1570	0x4905    LDR	R1, [PC, #20]
0x1572	0x7809    LDRB	R1, [R1, #0]
0x1574	0x408A    LSLS	R2, R1
0x1576	0x4905    LDR	R1, [PC, #20]
0x1578	0x6809    LDR	R1, [R1, #0]
0x157A	0x1889    ADDS	R1, R1, R2
0x157C	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 700 :: 		
L_end_FAT32_ClustToSect:
0x157E	0xB001    ADD	SP, SP, #4
0x1580	0x4770    BX	LR
0x1582	0xBF00    NOP
0x1584	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x1588	0x0C8D2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x158C	0x0B502000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
; end of _FAT32_ClustToSect
__Lib_FAT32_STM32_M3_M4_M7_readMStart:
;__Lib_FAT32_STM32_M3_M4_M7.c, 439 :: 		
0x1590	0xB082    SUB	SP, SP, #8
0x1592	0xF8CDE000  STR	LR, [SP, #0]
0x1596	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 440 :: 		
0x1598	0x4922    LDR	R1, [PC, #136]
0x159A	0x7809    LDRB	R1, [R1, #0]
0x159C	0x2903    CMP	R1, #3
0x159E	0xD109    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart86
;__Lib_FAT32_STM32_M3_M4_M7.c, 441 :: 		
0x15A0	0xF7FEFEA0  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x15A4	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart87
;__Lib_FAT32_STM32_M3_M4_M7.c, 442 :: 		
0x15A6	0x22FF    MOVS	R2, #-1
0x15A8	0xB252    SXTB	R2, R2
0x15AA	0x491F    LDR	R1, [PC, #124]
0x15AC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 443 :: 		
0x15AE	0x20FF    MOVS	R0, #-1
0x15B0	0xB240    SXTB	R0, R0
0x15B2	0xE033    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 444 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart87:
;__Lib_FAT32_STM32_M3_M4_M7.c, 445 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart86:
;__Lib_FAT32_STM32_M3_M4_M7.c, 447 :: 		
0x15B4	0x491B    LDR	R1, [PC, #108]
0x15B6	0x7809    LDRB	R1, [R1, #0]
0x15B8	0x2901    CMP	R1, #1
0x15BA	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart88
;__Lib_FAT32_STM32_M3_M4_M7.c, 448 :: 		
0x15BC	0x22FF    MOVS	R2, #-1
0x15BE	0xB252    SXTB	R2, R2
0x15C0	0x4919    LDR	R1, [PC, #100]
0x15C2	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 449 :: 		
0x15C4	0x20FF    MOVS	R0, #-1
0x15C6	0xB240    SXTB	R0, R0
0x15C8	0xE028    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 450 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart88:
;__Lib_FAT32_STM32_M3_M4_M7.c, 452 :: 		
0x15CA	0x9A01    LDR	R2, [SP, #4]
0x15CC	0x4917    LDR	R1, [PC, #92]
0x15CE	0x6809    LDR	R1, [R1, #0]
0x15D0	0x4291    CMP	R1, R2
0x15D2	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart89
;__Lib_FAT32_STM32_M3_M4_M7.c, 453 :: 		
0x15D4	0x2202    MOVS	R2, #2
0x15D6	0x4913    LDR	R1, [PC, #76]
0x15D8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 454 :: 		
0x15DA	0x2000    MOVS	R0, #0
0x15DC	0xB240    SXTB	R0, R0
0x15DE	0xE01D    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 455 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart89:
;__Lib_FAT32_STM32_M3_M4_M7.c, 457 :: 		
0x15E0	0x9801    LDR	R0, [SP, #4]
0x15E2	0xF7FFFDB7  BL	_FAT32_Dev_Multi_Read_Start+0
0x15E6	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart90
;__Lib_FAT32_STM32_M3_M4_M7.c, 458 :: 		
0x15E8	0x22FF    MOVS	R2, #-1
0x15EA	0xB252    SXTB	R2, R2
0x15EC	0x490E    LDR	R1, [PC, #56]
0x15EE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 459 :: 		
0x15F0	0x20FF    MOVS	R0, #-1
0x15F2	0xB240    SXTB	R0, R0
0x15F4	0xE012    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 460 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart90:
;__Lib_FAT32_STM32_M3_M4_M7.c, 464 :: 		
0x15F6	0x480E    LDR	R0, [PC, #56]
0x15F8	0xF7FFFDA0  BL	_FAT32_Dev_Multi_Read_Sector+0
0x15FC	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart91
;__Lib_FAT32_STM32_M3_M4_M7.c, 465 :: 		
0x15FE	0x22FF    MOVS	R2, #-1
0x1600	0xB252    SXTB	R2, R2
0x1602	0x4909    LDR	R1, [PC, #36]
0x1604	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 466 :: 		
0x1606	0x20FF    MOVS	R0, #-1
0x1608	0xB240    SXTB	R0, R0
0x160A	0xE007    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 467 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart91:
;__Lib_FAT32_STM32_M3_M4_M7.c, 469 :: 		
0x160C	0x2201    MOVS	R2, #1
0x160E	0x4905    LDR	R1, [PC, #20]
0x1610	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 470 :: 		
0x1612	0x9A01    LDR	R2, [SP, #4]
0x1614	0x4905    LDR	R1, [PC, #20]
0x1616	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 472 :: 		
0x1618	0x2000    MOVS	R0, #0
0x161A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 473 :: 		
L_end_readMStart:
0x161C	0xF8DDE000  LDR	LR, [SP, #0]
0x1620	0xB002    ADD	SP, SP, #8
0x1622	0x4770    BX	LR
0x1624	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x1628	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x162C	0x08AC2000  	_f32_sector+0
0x1630	0x08B02000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStart
_FAT32_Dev_Multi_Read_Start:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 166 :: 		int8 FAT32_Dev_Multi_Read_Start(__SECTOR sc)
; sc start address is: 0 (R0)
0x1154	0xB081    SUB	SP, SP, #4
0x1156	0xF8CDE000  STR	LR, [SP, #0]
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 168 :: 		if (Mmc_Multi_Read_Start(sc) != OK)
; sc end address is: 0 (R0)
0x115A	0xF7FFFA87  BL	_Mmc_Multi_Read_Start+0
0x115E	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Start6
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 170 :: 		return ERROR;
0x1160	0x20FF    MOVS	R0, #-1
0x1162	0xB240    SXTB	R0, R0
0x1164	0xE001    B	L_end_FAT32_Dev_Multi_Read_Start
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 171 :: 		}
L_FAT32_Dev_Multi_Read_Start6:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 172 :: 		return OK;
0x1166	0x2000    MOVS	R0, #0
0x1168	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 173 :: 		}
L_end_FAT32_Dev_Multi_Read_Start:
0x116A	0xF8DDE000  LDR	LR, [SP, #0]
0x116E	0xB001    ADD	SP, SP, #4
0x1170	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Start
_Mmc_Multi_Read_Start:
;__Lib_Mmc.c, 439 :: 		
; sector start address is: 0 (R0)
0x066C	0xB081    SUB	SP, SP, #4
0x066E	0xF8CDE000  STR	LR, [SP, #0]
0x0672	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc.c, 443 :: 		
0x0674	0xF000FEA6  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 445 :: 		
0x0678	0x490A    LDR	R1, [PC, #40]
0x067A	0x7809    LDRB	R1, [R1, #0]
0x067C	0x2904    CMP	R1, #4
0x067E	0xD101    BNE	L_Mmc_Multi_Read_Start60
;__Lib_Mmc.c, 446 :: 		
; byte_start start address is: 0 (R0)
0x0680	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0682	0xE000    B	L_Mmc_Multi_Read_Start61
L_Mmc_Multi_Read_Start60:
;__Lib_Mmc.c, 448 :: 		
; sector start address is: 8 (R2)
0x0684	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Multi_Read_Start61:
;__Lib_Mmc.c, 451 :: 		
; byte_start start address is: 0 (R0)
0x0686	0x22FF    MOVS	R2, #255
0x0688	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x068A	0x2012    MOVS	R0, #18
0x068C	0xF000FE50  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 452 :: 		
0x0690	0xB118    CBZ	R0, L_Mmc_Multi_Read_Start62
;__Lib_Mmc.c, 454 :: 		
0x0692	0xF000FEA1  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 455 :: 		
0x0696	0x2001    MOVS	R0, #1
0x0698	0xE000    B	L_end_Mmc_Multi_Read_Start
;__Lib_Mmc.c, 456 :: 		
L_Mmc_Multi_Read_Start62:
;__Lib_Mmc.c, 457 :: 		
0x069A	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 458 :: 		
L_end_Mmc_Multi_Read_Start:
0x069C	0xF8DDE000  LDR	LR, [SP, #0]
0x06A0	0xB001    ADD	SP, SP, #4
0x06A2	0x4770    BX	LR
0x06A4	0x00942000  	__Lib_Mmc_cardType+0
; end of _Mmc_Multi_Read_Start
_FAT32_Dev_Multi_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 205 :: 		int8 FAT32_Dev_Multi_Read_Sector(char* buf)
; buf start address is: 0 (R0)
0x113C	0xB081    SUB	SP, SP, #4
0x113E	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 0 (R0)
; buf start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 207 :: 		Mmc_Multi_Read_Sector(buf);
; buf end address is: 0 (R0)
0x1142	0xF7FFFA67  BL	_Mmc_Multi_Read_Sector+0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 208 :: 		return OK;
0x1146	0x2000    MOVS	R0, #0
0x1148	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 209 :: 		}
L_end_FAT32_Dev_Multi_Read_Sector:
0x114A	0xF8DDE000  LDR	LR, [SP, #0]
0x114E	0xB001    ADD	SP, SP, #4
0x1150	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Sector
_Mmc_Multi_Read_Sector:
;__Lib_Mmc.c, 459 :: 		
0x0614	0xB085    SUB	SP, SP, #20
0x0616	0xF8CDE000  STR	LR, [SP, #0]
0x061A	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc.c, 461 :: 		
0x061C	0xF7FFFF12  BL	__Lib_Mmc_Mmc_Wait_Data_Ready+0
;__Lib_Mmc.c, 463 :: 		
; i start address is: 12 (R3)
0x0620	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0622	0xB29A    UXTH	R2, R3
L_Mmc_Multi_Read_Sector63:
; i start address is: 8 (R2)
0x0624	0xF5B27F00  CMP	R2, #512
0x0628	0xD210    BCS	L_Mmc_Multi_Read_Sector64
;__Lib_Mmc.c, 465 :: 		
0x062A	0x9902    LDR	R1, [SP, #8]
0x062C	0x1889    ADDS	R1, R1, R2
0x062E	0x9104    STR	R1, [SP, #16]
0x0630	0xF8AD2004  STRH	R2, [SP, #4]
0x0634	0x20FF    MOVS	R0, #255
0x0636	0x4C0C    LDR	R4, [PC, #48]
0x0638	0x6824    LDR	R4, [R4, #0]
0x063A	0x47A0    BLX	R4
0x063C	0xF8BD2004  LDRH	R2, [SP, #4]
0x0640	0x9904    LDR	R1, [SP, #16]
0x0642	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc.c, 463 :: 		
0x0644	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0646	0xB28B    UXTH	R3, R1
;__Lib_Mmc.c, 466 :: 		
0x0648	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x064A	0xE7EB    B	L_Mmc_Multi_Read_Sector63
L_Mmc_Multi_Read_Sector64:
;__Lib_Mmc.c, 469 :: 		
0x064C	0x20FF    MOVS	R0, #255
0x064E	0x4C06    LDR	R4, [PC, #24]
0x0650	0x6824    LDR	R4, [R4, #0]
0x0652	0x47A0    BLX	R4
;__Lib_Mmc.c, 470 :: 		
0x0654	0x20FF    MOVS	R0, #255
0x0656	0x4C04    LDR	R4, [PC, #16]
0x0658	0x6824    LDR	R4, [R4, #0]
0x065A	0x47A0    BLX	R4
;__Lib_Mmc.c, 471 :: 		
0x065C	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 472 :: 		
L_end_Mmc_Multi_Read_Sector:
0x065E	0xF8DDE000  LDR	LR, [SP, #0]
0x0662	0xB005    ADD	SP, SP, #20
0x0664	0x4770    BX	LR
0x0666	0xBF00    NOP
0x0668	0x0C902000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_Mmc_Wait_Data_Ready:
;__Lib_Mmc.c, 434 :: 		
0x0444	0xB081    SUB	SP, SP, #4
0x0446	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 435 :: 		
L___Lib_Mmc_Mmc_Wait_Data_Ready58:
0x044A	0x20FF    MOVS	R0, #255
0x044C	0x4C04    LDR	R4, [PC, #16]
0x044E	0x6824    LDR	R4, [R4, #0]
0x0450	0x47A0    BLX	R4
0x0452	0x28FE    CMP	R0, #254
0x0454	0xD000    BEQ	L___Lib_Mmc_Mmc_Wait_Data_Ready59
;__Lib_Mmc.c, 436 :: 		
0x0456	0xE7F8    B	L___Lib_Mmc_Mmc_Wait_Data_Ready58
L___Lib_Mmc_Mmc_Wait_Data_Ready59:
;__Lib_Mmc.c, 437 :: 		
L_end_Mmc_Wait_Data_Ready:
0x0458	0xF8DDE000  LDR	LR, [SP, #0]
0x045C	0xB001    ADD	SP, SP, #4
0x045E	0x4770    BX	LR
0x0460	0x0C902000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Wait_Data_Ready
__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1112 :: 		
; entryIdx start address is: 12 (R3)
; entryCl start address is: 8 (R2)
; pD start address is: 4 (R1)
0x1A10	0xB087    SUB	SP, SP, #28
0x1A12	0xF8CDE000  STR	LR, [SP, #0]
0x1A16	0x9002    STR	R0, [SP, #8]
0x1A18	0x4616    MOV	R6, R2
0x1A1A	0x461F    MOV	R7, R3
; entryIdx end address is: 12 (R3)
; entryCl end address is: 8 (R2)
; pD end address is: 4 (R1)
; pD start address is: 4 (R1)
; entryCl start address is: 24 (R6)
; entryIdx start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1113 :: 		
0x1A1C	0x9C02    LDR	R4, [SP, #8]
0x1A1E	0x340B    ADDS	R4, #11
0x1A20	0x7824    LDRB	R4, [R4, #0]
0x1A22	0xF004043F  AND	R4, R4, #63
0x1A26	0xB2E4    UXTB	R4, R4
0x1A28	0x2C0F    CMP	R4, #15
0x1A2A	0xD013    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206
;__Lib_FAT32_STM32_M3_M4_M7.c, 1114 :: 		
0x1A2C	0x9101    STR	R1, [SP, #4]
0x1A2E	0x22FF    MOVS	R2, #255
0x1A30	0xB212    SXTH	R2, R2
0x1A32	0x4608    MOV	R0, R1
0x1A34	0x2100    MOVS	R1, #0
0x1A36	0xF000FBDF  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x1A3A	0x9901    LDR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1115 :: 		
0x1A3C	0x9101    STR	R1, [SP, #4]
; entryIdx end address is: 28 (R7)
0x1A3E	0x463A    MOV	R2, R7
0x1A40	0x4608    MOV	R0, R1
; entryCl end address is: 24 (R6)
0x1A42	0x4631    MOV	R1, R6
0x1A44	0xF7FFF98A  BL	__Lib_FAT32_STM32_M3_M4_M7_getFullName+0
0x1A48	0x9901    LDR	R1, [SP, #4]
0x1A4A	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207
; pD end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1116 :: 		
0x1A4C	0x20FF    MOVS	R0, #-1
0x1A4E	0xB240    SXTB	R0, R0
0x1A50	0xE030    B	L_end_DE_getDirEnt
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1117 :: 		
; pD start address is: 4 (R1)
0x1A52	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1119 :: 		
0x1A54	0x2400    MOVS	R4, #0
0x1A56	0x700C    STRB	R4, [R1, #0]
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1120 :: 		
0x1A58	0xF20104FF  ADDW	R4, R1, #255
0x1A5C	0x9405    STR	R4, [SP, #20]
0x1A5E	0x9C02    LDR	R4, [SP, #8]
0x1A60	0x340B    ADDS	R4, #11
0x1A62	0x9101    STR	R1, [SP, #4]
0x1A64	0x4620    MOV	R0, R4
0x1A66	0xF7FEFEC9  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x1A6A	0x9901    LDR	R1, [SP, #4]
0x1A6C	0x9C05    LDR	R4, [SP, #20]
0x1A6E	0x7020    STRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1121 :: 		
0x1A70	0xF5017480  ADD	R4, R1, #256
0x1A74	0x9405    STR	R4, [SP, #20]
0x1A76	0x9C02    LDR	R4, [SP, #8]
0x1A78	0x341C    ADDS	R4, #28
0x1A7A	0x9101    STR	R1, [SP, #4]
0x1A7C	0x4620    MOV	R0, R4
0x1A7E	0xF7FEFE13  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x1A82	0x9901    LDR	R1, [SP, #4]
0x1A84	0x9C05    LDR	R4, [SP, #20]
0x1A86	0x6020    STR	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1122 :: 		
0x1A88	0xF5017482  ADD	R4, R1, #260
; pD end address is: 4 (R1)
0x1A8C	0x9406    STR	R4, [SP, #24]
0x1A8E	0x9C02    LDR	R4, [SP, #8]
0x1A90	0x3414    ADDS	R4, #20
0x1A92	0x4620    MOV	R0, R4
0x1A94	0xF7FEFEB8  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1A98	0xB284    UXTH	R4, R0
0x1A9A	0x0424    LSLS	R4, R4, #16
0x1A9C	0x9405    STR	R4, [SP, #20]
0x1A9E	0x9C02    LDR	R4, [SP, #8]
0x1AA0	0x341A    ADDS	R4, #26
0x1AA2	0x4620    MOV	R0, R4
0x1AA4	0xF7FEFEB0  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1AA8	0x9C05    LDR	R4, [SP, #20]
0x1AAA	0x1825    ADDS	R5, R4, R0
0x1AAC	0x9C06    LDR	R4, [SP, #24]
0x1AAE	0x6025    STR	R5, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1124 :: 		
0x1AB0	0x2000    MOVS	R0, #0
0x1AB2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1125 :: 		
L_end_DE_getDirEnt:
0x1AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AB8	0xB007    ADD	SP, SP, #28
0x1ABA	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
__Lib_FAT32_STM32_M3_M4_M7_getFullName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 883 :: 		
0x0D5C	0xB092    SUB	SP, SP, #72
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
0x0D62	0x900F    STR	R0, [SP, #60]
0x0D64	0x9110    STR	R1, [SP, #64]
0x0D66	0x9211    STR	R2, [SP, #68]
;__Lib_FAT32_STM32_M3_M4_M7.c, 890 :: 		
0x0D68	0xAB0E    ADD	R3, SP, #56
0x0D6A	0x461A    MOV	R2, R3
0x0D6C	0x9911    LDR	R1, [SP, #68]
0x0D6E	0x9810    LDR	R0, [SP, #64]
0x0D70	0xF7FFFF78  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x0D74	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName171
;__Lib_FAT32_STM32_M3_M4_M7.c, 891 :: 		
0x0D76	0x20FF    MOVS	R0, #-1
0x0D78	0xB240    SXTB	R0, R0
0x0D7A	0xE0C7    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName171:
;__Lib_FAT32_STM32_M3_M4_M7.c, 893 :: 		
0x0D7C	0x4B65    LDR	R3, [PC, #404]
0x0D7E	0x681B    LDR	R3, [R3, #0]
0x0D80	0x1E5C    SUBS	R4, R3, #1
0x0D82	0x9B11    LDR	R3, [SP, #68]
0x0D84	0x4023    ANDS	R3, R4
0x0D86	0x015C    LSLS	R4, R3, #5
0x0D88	0x4B63    LDR	R3, [PC, #396]
0x0D8A	0x1919    ADDS	R1, R3, R4
; pDE start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 894 :: 		
; i start address is: 16 (R4)
0x0D8C	0x2401    MOVS	R4, #1
; pDE end address is: 4 (R1)
; i end address is: 16 (R4)
0x0D8E	0xB2E0    UXTB	R0, R4
L___Lib_FAT32_STM32_M3_M4_M7_getFullName172:
; i start address is: 0 (R0)
; pDE start address is: 4 (R1)
0x0D90	0x2808    CMP	R0, #8
0x0D92	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 895 :: 		
0x0D94	0x180B    ADDS	R3, R1, R0
0x0D96	0x781B    LDRB	R3, [R3, #0]
0x0D98	0x2B7E    CMP	R3, #126
0x0D9A	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName175
;__Lib_FAT32_STM32_M3_M4_M7.c, 896 :: 		
0x0D9C	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 897 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName175:
;__Lib_FAT32_STM32_M3_M4_M7.c, 894 :: 		
0x0D9E	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x0DA0	0xB2DC    UXTB	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 898 :: 		
; i end address is: 16 (R4)
0x0DA2	0xB2E0    UXTB	R0, R4
0x0DA4	0xE7F4    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName172
L___Lib_FAT32_STM32_M3_M4_M7_getFullName173:
;__Lib_FAT32_STM32_M3_M4_M7.c, 900 :: 		
; i start address is: 0 (R0)
0x0DA6	0x2808    CMP	R0, #8
0x0DA8	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName176
; i end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 901 :: 		
0x0DAA	0x4608    MOV	R0, R1
0x0DAC	0x990F    LDR	R1, [SP, #60]
; pDE end address is: 4 (R1)
0x0DAE	0xF7FFFEB5  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x0DB2	0xE0AB    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName176:
;__Lib_FAT32_STM32_M3_M4_M7.c, 903 :: 		
; pDE start address is: 4 (R1)
0x0DB4	0xF10D0316  ADD	R3, SP, #22
0x0DB8	0xF2400220  MOVW	R2, #32
0x0DBC	0xB212    SXTH	R2, R2
; pDE end address is: 4 (R1)
0x0DBE	0x4618    MOV	R0, R3
0x0DC0	0xF003F902  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 905 :: 		
0x0DC4	0xAC0E    ADD	R4, SP, #56
0x0DC6	0x9B11    LDR	R3, [SP, #68]
0x0DC8	0x1E5B    SUBS	R3, R3, #1
0x0DCA	0x9311    STR	R3, [SP, #68]
0x0DCC	0x4622    MOV	R2, R4
0x0DCE	0x4619    MOV	R1, R3
0x0DD0	0x9810    LDR	R0, [SP, #64]
0x0DD2	0xF7FFFF47  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x0DD6	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName177
;__Lib_FAT32_STM32_M3_M4_M7.c, 906 :: 		
0x0DD8	0x20FF    MOVS	R0, #-1
0x0DDA	0xB240    SXTB	R0, R0
0x0DDC	0xE096    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName177:
;__Lib_FAT32_STM32_M3_M4_M7.c, 908 :: 		
0x0DDE	0x4B4D    LDR	R3, [PC, #308]
0x0DE0	0x681B    LDR	R3, [R3, #0]
0x0DE2	0x1E5C    SUBS	R4, R3, #1
0x0DE4	0x9B11    LDR	R3, [SP, #68]
0x0DE6	0x4023    ANDS	R3, R4
0x0DE8	0x015C    LSLS	R4, R3, #5
0x0DEA	0x4B4B    LDR	R3, [PC, #300]
0x0DEC	0x191B    ADDS	R3, R3, R4
; pLE start address is: 20 (R5)
0x0DEE	0x461D    MOV	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 910 :: 		
0x0DF0	0x330B    ADDS	R3, #11
0x0DF2	0x781B    LDRB	R3, [R3, #0]
0x0DF4	0xF003033F  AND	R3, R3, #63
0x0DF8	0xB2DB    UXTB	R3, R3
0x0DFA	0x2B0F    CMP	R3, #15
0x0DFC	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName178
; pLE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 911 :: 		
0x0DFE	0xF10D0316  ADD	R3, SP, #22
0x0E02	0x990F    LDR	R1, [SP, #60]
0x0E04	0x4618    MOV	R0, R3
0x0E06	0xF7FFFE89  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x0E0A	0xE07F    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName178:
;__Lib_FAT32_STM32_M3_M4_M7.c, 914 :: 		
; pLE start address is: 20 (R5)
0x0E0C	0xF10D0316  ADD	R3, SP, #22
0x0E10	0x4618    MOV	R0, R3
0x0E12	0xF7FFFDFD  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x0E16	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 915 :: 		
; ord start address is: 32 (R8)
0x0E1A	0xF2400801  MOVW	R8, #1
; pLE end address is: 20 (R5)
; ord end address is: 32 (R8)
0x0E1E	0x462F    MOV	R7, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 917 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName179:
;__Lib_FAT32_STM32_M3_M4_M7.c, 918 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x0E20	0xF207030B  ADDW	R3, R7, #11
0x0E24	0x781B    LDRB	R3, [R3, #0]
0x0E26	0xF003033F  AND	R3, R3, #63
0x0E2A	0xB2DB    UXTB	R3, R3
0x0E2C	0x2B0F    CMP	R3, #15
0x0E2E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName181
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 919 :: 		
0x0E30	0x24C0    MOVS	R4, #-64
0x0E32	0xB264    SXTB	R4, R4
0x0E34	0x4B39    LDR	R3, [PC, #228]
0x0E36	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 920 :: 		
0x0E38	0x20FF    MOVS	R0, #-1
0x0E3A	0xB240    SXTB	R0, R0
0x0E3C	0xE066    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 921 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName181:
;__Lib_FAT32_STM32_M3_M4_M7.c, 922 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x0E3E	0xF207030D  ADDW	R3, R7, #13
0x0E42	0x781C    LDRB	R4, [R3, #0]
0x0E44	0xF89D3008  LDRB	R3, [SP, #8]
0x0E48	0x429C    CMP	R4, R3
0x0E4A	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName182
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 923 :: 		
0x0E4C	0x24C1    MOVS	R4, #-63
0x0E4E	0xB264    SXTB	R4, R4
0x0E50	0x4B32    LDR	R3, [PC, #200]
0x0E52	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 924 :: 		
0x0E54	0x20FF    MOVS	R0, #-1
0x0E56	0xB240    SXTB	R0, R0
0x0E58	0xE058    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 925 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName182:
;__Lib_FAT32_STM32_M3_M4_M7.c, 926 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x0E5A	0x783B    LDRB	R3, [R7, #0]
0x0E5C	0xF003031F  AND	R3, R3, #31
0x0E60	0xB2DB    UXTB	R3, R3
0x0E62	0x4543    CMP	R3, R8
0x0E64	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName183
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 927 :: 		
0x0E66	0x24C2    MOVS	R4, #-62
0x0E68	0xB264    SXTB	R4, R4
0x0E6A	0x4B2C    LDR	R3, [PC, #176]
0x0E6C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 928 :: 		
0x0E6E	0x20FF    MOVS	R0, #-1
0x0E70	0xB240    SXTB	R0, R0
0x0E72	0xE04B    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 929 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName183:
;__Lib_FAT32_STM32_M3_M4_M7.c, 930 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x0E74	0xF10D0309  ADD	R3, SP, #9
0x0E78	0x4619    MOV	R1, R3
0x0E7A	0x4638    MOV	R0, R7
0x0E7C	0xF7FFFDE4  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 932 :: 		
; i start address is: 0 (R0)
0x0E80	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 933 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName184:
;__Lib_FAT32_STM32_M3_M4_M7.c, 934 :: 		
; i start address is: 24 (R6)
; i start address is: 0 (R0)
; pLE start address is: 28 (R7)
; ord start address is: 32 (R8)
0x0E82	0xF1A80401  SUB	R4, R8, #1
0x0E86	0xB224    SXTH	R4, R4
0x0E88	0x230D    MOVS	R3, #13
0x0E8A	0xB21B    SXTH	R3, R3
0x0E8C	0x4363    MULS	R3, R4, R3
0x0E8E	0xB21B    SXTH	R3, R3
0x0E90	0x18C4    ADDS	R4, R0, R3
0x0E92	0xB224    SXTH	R4, R4
0x0E94	0x9B0F    LDR	R3, [SP, #60]
0x0E96	0x191C    ADDS	R4, R3, R4
0x0E98	0xF10D0309  ADD	R3, SP, #9
0x0E9C	0x181B    ADDS	R3, R3, R0
0x0E9E	0x781B    LDRB	R3, [R3, #0]
0x0EA0	0x7023    STRB	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 935 :: 		
0x0EA2	0x1C43    ADDS	R3, R0, #1
0x0EA4	0xB2DB    UXTB	R3, R3
; i end address is: 0 (R0)
; i start address is: 24 (R6)
0x0EA6	0xB2DE    UXTB	R6, R3
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 936 :: 		
0x0EA8	0x2B0D    CMP	R3, #13
0x0EAA	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName1192
; i end address is: 24 (R6)
; i start address is: 24 (R6)
0x0EAC	0xF10D0309  ADD	R3, SP, #9
0x0EB0	0x199B    ADDS	R3, R3, R6
0x0EB2	0x781B    LDRB	R3, [R3, #0]
0x0EB4	0xB10B    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName1191
; i end address is: 24 (R6)
0x0EB6	0xB2F0    UXTB	R0, R6
0x0EB8	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName184
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1192:
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1191:
;__Lib_FAT32_STM32_M3_M4_M7.c, 938 :: 		
0x0EBA	0x783B    LDRB	R3, [R7, #0]
; pLE end address is: 28 (R7)
0x0EBC	0xF0030340  AND	R3, R3, #64
0x0EC0	0xB2DB    UXTB	R3, R3
0x0EC2	0xB113    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName189
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 939 :: 		
0x0EC4	0x2000    MOVS	R0, #0
0x0EC6	0xB240    SXTB	R0, R0
0x0EC8	0xE020    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName189:
;__Lib_FAT32_STM32_M3_M4_M7.c, 941 :: 		
; ord start address is: 32 (R8)
0x0ECA	0xF1080301  ADD	R3, R8, #1
; ord end address is: 32 (R8)
; ord start address is: 4 (R1)
0x0ECE	0xB2D9    UXTB	R1, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 943 :: 		
0x0ED0	0xAC0E    ADD	R4, SP, #56
0x0ED2	0x9B11    LDR	R3, [SP, #68]
0x0ED4	0x1E5B    SUBS	R3, R3, #1
0x0ED6	0x9311    STR	R3, [SP, #68]
0x0ED8	0xF88D1004  STRB	R1, [SP, #4]
0x0EDC	0x4622    MOV	R2, R4
0x0EDE	0x4619    MOV	R1, R3
0x0EE0	0x9810    LDR	R0, [SP, #64]
0x0EE2	0xF7FFFEBF  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x0EE6	0xF89D1004  LDRB	R1, [SP, #4]
0x0EEA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName190
; ord end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 944 :: 		
0x0EEC	0x20FF    MOVS	R0, #-1
0x0EEE	0xB240    SXTB	R0, R0
0x0EF0	0xE00C    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName190:
;__Lib_FAT32_STM32_M3_M4_M7.c, 946 :: 		
; ord start address is: 4 (R1)
0x0EF2	0x4B08    LDR	R3, [PC, #32]
0x0EF4	0x681B    LDR	R3, [R3, #0]
0x0EF6	0x1E5C    SUBS	R4, R3, #1
0x0EF8	0x9B11    LDR	R3, [SP, #68]
0x0EFA	0x4023    ANDS	R3, R4
0x0EFC	0x015C    LSLS	R4, R3, #5
0x0EFE	0x4B06    LDR	R3, [PC, #24]
0x0F00	0x191B    ADDS	R3, R3, R4
; pLE start address is: 16 (R4)
0x0F02	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 947 :: 		
0x0F04	0x4627    MOV	R7, R4
; ord end address is: 4 (R1)
; pLE end address is: 16 (R4)
0x0F06	0xFA5FF881  UXTB	R8, R1
0x0F0A	0xE789    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName179
;__Lib_FAT32_STM32_M3_M4_M7.c, 948 :: 		
L_end_getFullName:
0x0F0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F10	0xB012    ADD	SP, SP, #72
0x0F12	0x4770    BX	LR
0x0F14	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x0F18	0x08B02000  	_f32_sector+4
0x0F1C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_getFullName
__Lib_FAT32_STM32_M3_M4_M7_readSectorChain:
;__Lib_FAT32_STM32_M3_M4_M7.c, 782 :: 		
; sc start address is: 8 (R2)
; entry start address is: 4 (R1)
; clust start address is: 0 (R0)
0x0C64	0xB083    SUB	SP, SP, #12
0x0C66	0xF8CDE000  STR	LR, [SP, #0]
0x0C6A	0x9201    STR	R2, [SP, #4]
0x0C6C	0x460A    MOV	R2, R1
0x0C6E	0x9901    LDR	R1, [SP, #4]
; sc end address is: 8 (R2)
; entry end address is: 4 (R1)
; clust end address is: 0 (R0)
; clust start address is: 0 (R0)
; entry start address is: 8 (R2)
; sc start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 783 :: 		
0x0C70	0x9101    STR	R1, [SP, #4]
0x0C72	0x9202    STR	R2, [SP, #8]
0x0C74	0x460A    MOV	R2, R1
; entry end address is: 8 (R2)
0x0C76	0x9902    LDR	R1, [SP, #8]
; clust end address is: 0 (R0)
0x0C78	0xF7FFFC12  BL	__Lib_FAT32_STM32_M3_M4_M7_countSector+0
0x0C7C	0x9901    LDR	R1, [SP, #4]
0x0C7E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148
; sc end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 784 :: 		
0x0C80	0x20FF    MOVS	R0, #-1
0x0C82	0xB240    SXTB	R0, R0
0x0C84	0xE009    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148:
;__Lib_FAT32_STM32_M3_M4_M7.c, 786 :: 		
; sc start address is: 4 (R1)
0x0C86	0x680B    LDR	R3, [R1, #0]
; sc end address is: 4 (R1)
0x0C88	0x4618    MOV	R0, R3
0x0C8A	0xF7FFFD6B  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x0C8E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149
;__Lib_FAT32_STM32_M3_M4_M7.c, 787 :: 		
0x0C90	0x20FF    MOVS	R0, #-1
0x0C92	0xB240    SXTB	R0, R0
0x0C94	0xE001    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149:
;__Lib_FAT32_STM32_M3_M4_M7.c, 789 :: 		
0x0C96	0x2000    MOVS	R0, #0
0x0C98	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 790 :: 		
L_end_readSectorChain:
0x0C9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C9E	0xB003    ADD	SP, SP, #12
0x0CA0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
__Lib_FAT32_STM32_M3_M4_M7_countSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 739 :: 		
; clust start address is: 0 (R0)
0x04A0	0xB085    SUB	SP, SP, #20
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
0x04A6	0x9103    STR	R1, [SP, #12]
0x04A8	0x4601    MOV	R1, R0
0x04AA	0x9204    STR	R2, [SP, #16]
; clust end address is: 0 (R0)
; clust start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 745 :: 		
0x04AC	0x4B2F    LDR	R3, [PC, #188]
0x04AE	0x681B    LDR	R3, [R3, #0]
0x04B0	0x9302    STR	R3, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 747 :: 		
; cl start address is: 0 (R0)
0x04B2	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 748 :: 		
0x04B4	0x4B2E    LDR	R3, [PC, #184]
0x04B6	0x681B    LDR	R3, [R3, #0]
0x04B8	0x4299    CMP	R1, R3
0x04BA	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1184
; clust end address is: 4 (R1)
0x04BC	0x4B2D    LDR	R3, [PC, #180]
0x04BE	0x681B    LDR	R3, [R3, #0]
0x04C0	0x4298    CMP	R0, R3
0x04C2	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1183
0x04C4	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector139
; cl end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1184:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1183:
;__Lib_FAT32_STM32_M3_M4_M7.c, 749 :: 		
0x04C6	0x24F4    MOVS	R4, #-12
0x04C8	0xB264    SXTB	R4, R4
0x04CA	0x4B2B    LDR	R3, [PC, #172]
0x04CC	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 750 :: 		
0x04CE	0x20FF    MOVS	R0, #-1
0x04D0	0xB240    SXTB	R0, R0
0x04D2	0xE046    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 751 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector139:
;__Lib_FAT32_STM32_M3_M4_M7.c, 753 :: 		
; i start address is: 20 (R5)
; cl start address is: 0 (R0)
0x04D4	0x2500    MOVS	R5, #0
; cl end address is: 0 (R0)
; i end address is: 20 (R5)
0x04D6	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_countSector140:
; i start address is: 4 (R1)
; cl start address is: 0 (R0)
0x04D8	0x4B28    LDR	R3, [PC, #160]
0x04DA	0x781C    LDRB	R4, [R3, #0]
0x04DC	0x9B03    LDR	R3, [SP, #12]
0x04DE	0x40E3    LSRS	R3, R4
0x04E0	0x4299    CMP	R1, R3
0x04E2	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector141
;__Lib_FAT32_STM32_M3_M4_M7.c, 754 :: 		
0x04E4	0xF88D1004  STRB	R1, [SP, #4]
; cl end address is: 0 (R0)
0x04E8	0xF001FFE4  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x04EC	0xF89D1004  LDRB	R1, [SP, #4]
; cl start address is: 8 (R2)
0x04F0	0x4602    MOV	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 756 :: 		
0x04F2	0xF06F4370  MVN	R3, #-268435456
0x04F6	0x4298    CMP	R0, R3
0x04F8	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_countSector143
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 757 :: 		
0x04FA	0x24F1    MOVS	R4, #-15
0x04FC	0xB264    SXTB	R4, R4
0x04FE	0x4B1E    LDR	R3, [PC, #120]
0x0500	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 758 :: 		
0x0502	0x20FF    MOVS	R0, #-1
0x0504	0xB240    SXTB	R0, R0
0x0506	0xE02C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 759 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector143:
;__Lib_FAT32_STM32_M3_M4_M7.c, 761 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x0508	0x4B19    LDR	R3, [PC, #100]
0x050A	0x681B    LDR	R3, [R3, #0]
0x050C	0x429A    CMP	R2, R3
0x050E	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1186
0x0510	0x4B18    LDR	R3, [PC, #96]
0x0512	0x681B    LDR	R3, [R3, #0]
0x0514	0x429A    CMP	R2, R3
0x0516	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1185
0x0518	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector146
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1186:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1185:
;__Lib_FAT32_STM32_M3_M4_M7.c, 762 :: 		
0x051A	0x24F4    MOVS	R4, #-12
0x051C	0xB264    SXTB	R4, R4
0x051E	0x4B16    LDR	R3, [PC, #88]
0x0520	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 763 :: 		
0x0522	0x20FF    MOVS	R0, #-1
0x0524	0xB240    SXTB	R0, R0
0x0526	0xE01C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 764 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector146:
;__Lib_FAT32_STM32_M3_M4_M7.c, 753 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x0528	0x1C4B    ADDS	R3, R1, #1
; i end address is: 4 (R1)
; i start address is: 20 (R5)
0x052A	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 765 :: 		
0x052C	0x4610    MOV	R0, R2
; cl end address is: 8 (R2)
; i end address is: 20 (R5)
0x052E	0xB2E9    UXTB	R1, R5
0x0530	0xE7D2    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector140
L___Lib_FAT32_STM32_M3_M4_M7_countSector141:
;__Lib_FAT32_STM32_M3_M4_M7.c, 766 :: 		
; cl start address is: 0 (R0)
0x0532	0x4B13    LDR	R3, [PC, #76]
0x0534	0x681B    LDR	R3, [R3, #0]
0x0536	0x1E5C    SUBS	R4, R3, #1
0x0538	0x9B03    LDR	R3, [SP, #12]
0x053A	0x4023    ANDS	R3, R4
; ent start address is: 16 (R4)
0x053C	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 768 :: 		
; cl end address is: 0 (R0)
0x053E	0xF001F813  BL	_FAT32_ClustToSect+0
0x0542	0x4B10    LDR	R3, [PC, #64]
0x0544	0x781B    LDRB	R3, [R3, #0]
0x0546	0xFA24F303  LSR	R3, R4, R3
; ent end address is: 16 (R4)
0x054A	0x18C4    ADDS	R4, R0, R3
0x054C	0x9B04    LDR	R3, [SP, #16]
0x054E	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 770 :: 		
0x0550	0x9802    LDR	R0, [SP, #8]
0x0552	0xF000F907  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x0556	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_countSector147
;__Lib_FAT32_STM32_M3_M4_M7.c, 771 :: 		
0x0558	0x20FF    MOVS	R0, #-1
0x055A	0xB240    SXTB	R0, R0
0x055C	0xE001    B	L_end_countSector
L___Lib_FAT32_STM32_M3_M4_M7_countSector147:
;__Lib_FAT32_STM32_M3_M4_M7.c, 773 :: 		
0x055E	0x2000    MOVS	R0, #0
0x0560	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 774 :: 		
L_end_countSector:
0x0562	0xF8DDE000  LDR	LR, [SP, #0]
0x0566	0xB005    ADD	SP, SP, #20
0x0568	0x4770    BX	LR
0x056A	0xBF00    NOP
0x056C	0x08AC2000  	_f32_sector+0
0x0570	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x0574	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x0578	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x057C	0x0C8C2000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x0580	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x0584	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
; end of __Lib_FAT32_STM32_M3_M4_M7_countSector
__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 817 :: 		
; fn start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x0B1C	0xB085    SUB	SP, SP, #20
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
0x0B22	0x4606    MOV	R6, R0
0x0B24	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 822 :: 		
0x0B26	0xAA01    ADD	R2, SP, #4
0x0B28	0x4631    MOV	R1, R6
0x0B2A	0x4610    MOV	R0, R2
0x0B2C	0x220B    MOVS	R2, #11
0x0B2E	0xB212    SXTH	R2, R2
0x0B30	0xF003FA4A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 824 :: 		
; i start address is: 16 (R4)
0x0B34	0x2400    MOVS	R4, #0
; pDE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 16 (R4)
0x0B36	0x4635    MOV	R5, R6
0x0B38	0x463B    MOV	R3, R7
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150:
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
; pDE start address is: 20 (R5)
0x0B3A	0x2C0B    CMP	R4, #11
0x0B3C	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151
;__Lib_FAT32_STM32_M3_M4_M7.c, 825 :: 		
; isOK start address is: 24 (R6)
0x0B3E	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 826 :: 		
0x0B40	0xAA01    ADD	R2, SP, #4
0x0B42	0x1912    ADDS	R2, R2, R4
0x0B44	0x7812    LDRB	R2, [R2, #0]
0x0B46	0xB2D0    UXTB	R0, R2
0x0B48	0xF7FFFBFE  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x0B4C	0x2801    CMP	R0, #1
0x0B4E	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1187
; isOK end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 827 :: 		
; isOK start address is: 0 (R0)
0x0B50	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x0B52	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1187:
;__Lib_FAT32_STM32_M3_M4_M7.c, 826 :: 		
0x0B54	0xB2F0    UXTB	R0, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 827 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153:
;__Lib_FAT32_STM32_M3_M4_M7.c, 828 :: 		
; isOK start address is: 0 (R0)
0x0B56	0xAA01    ADD	R2, SP, #4
0x0B58	0x1912    ADDS	R2, R2, R4
0x0B5A	0x7812    LDRB	R2, [R2, #0]
0x0B5C	0x2A20    CMP	R2, #32
0x0B5E	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1188
;__Lib_FAT32_STM32_M3_M4_M7.c, 829 :: 		
0x0B60	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x0B62	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1188:
;__Lib_FAT32_STM32_M3_M4_M7.c, 828 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 829 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154:
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
; isOK start address is: 0 (R0)
0x0B64	0xAA01    ADD	R2, SP, #4
0x0B66	0x1912    ADDS	R2, R2, R4
0x0B68	0x7812    LDRB	R2, [R2, #0]
0x0B6A	0x2A2E    CMP	R2, #46
0x0B6C	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1189
;__Lib_FAT32_STM32_M3_M4_M7.c, 831 :: 		
0x0B6E	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x0B70	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1189:
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 831 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155:
;__Lib_FAT32_STM32_M3_M4_M7.c, 833 :: 		
; isOK start address is: 0 (R0)
0x0B72	0xB940    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156
; isOK end address is: 0 (R0)
; i end address is: 16 (R4)
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 834 :: 		
0x0B74	0x2200    MOVS	R2, #0
0x0B76	0x701A    STRB	R2, [R3, #0]
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 835 :: 		
0x0B78	0x23C4    MOVS	R3, #-60
0x0B7A	0xB25B    SXTB	R3, R3
0x0B7C	0x4A38    LDR	R2, [PC, #224]
0x0B7E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 836 :: 		
0x0B80	0x20FF    MOVS	R0, #-1
0x0B82	0xB240    SXTB	R0, R0
0x0B84	0xE068    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 837 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156:
;__Lib_FAT32_STM32_M3_M4_M7.c, 824 :: 		
; pDE start address is: 20 (R5)
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
0x0B86	0x1C64    ADDS	R4, R4, #1
0x0B88	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 838 :: 		
; i end address is: 16 (R4)
0x0B8A	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151:
;__Lib_FAT32_STM32_M3_M4_M7.c, 841 :: 		
; j start address is: 28 (R7)
0x0B8C	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 842 :: 		
; i start address is: 24 (R6)
0x0B8E	0x2600    MOVS	R6, #0
; fn end address is: 12 (R3)
; pDE end address is: 20 (R5)
; j end address is: 28 (R7)
; i end address is: 24 (R6)
0x0B90	0x461C    MOV	R4, R3
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157:
; i start address is: 24 (R6)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
; fn start address is: 16 (R4)
0x0B92	0x2E08    CMP	R6, #8
0x0B94	0xD222    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
;__Lib_FAT32_STM32_M3_M4_M7.c, 843 :: 		
0x0B96	0xAA01    ADD	R2, SP, #4
0x0B98	0x1992    ADDS	R2, R2, R6
0x0B9A	0x7812    LDRB	R2, [R2, #0]
0x0B9C	0x2A20    CMP	R2, #32
0x0B9E	0xD017    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160
;__Lib_FAT32_STM32_M3_M4_M7.c, 844 :: 		
0x0BA0	0xF205020C  ADDW	R2, R5, #12
0x0BA4	0x7812    LDRB	R2, [R2, #0]
0x0BA6	0xF0020208  AND	R2, R2, #8
0x0BAA	0xB2D2    UXTB	R2, R2
0x0BAC	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161
;__Lib_FAT32_STM32_M3_M4_M7.c, 845 :: 		
0x0BAE	0x19E2    ADDS	R2, R4, R7
0x0BB0	0x9204    STR	R2, [SP, #16]
0x0BB2	0xAA01    ADD	R2, SP, #4
0x0BB4	0x1992    ADDS	R2, R2, R6
0x0BB6	0x7812    LDRB	R2, [R2, #0]
0x0BB8	0xB2D0    UXTB	R0, R2
0x0BBA	0xF7FFFBB9  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x0BBE	0x9A04    LDR	R2, [SP, #16]
0x0BC0	0x7010    STRB	R0, [R2, #0]
0x0BC2	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161:
;__Lib_FAT32_STM32_M3_M4_M7.c, 847 :: 		
0x0BC4	0x19E3    ADDS	R3, R4, R7
0x0BC6	0xAA01    ADD	R2, SP, #4
0x0BC8	0x1992    ADDS	R2, R2, R6
0x0BCA	0x7812    LDRB	R2, [R2, #0]
0x0BCC	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162:
0x0BCE	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160:
;__Lib_FAT32_STM32_M3_M4_M7.c, 849 :: 		
0x0BD0	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163:
;__Lib_FAT32_STM32_M3_M4_M7.c, 850 :: 		
; i start address is: 24 (R6)
0x0BD2	0x1C7F    ADDS	R7, R7, #1
0x0BD4	0xB2FF    UXTB	R7, R7
;__Lib_FAT32_STM32_M3_M4_M7.c, 842 :: 		
0x0BD6	0x1C76    ADDS	R6, R6, #1
0x0BD8	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 851 :: 		
; i end address is: 24 (R6)
0x0BDA	0xE7DA    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158:
;__Lib_FAT32_STM32_M3_M4_M7.c, 853 :: 		
0x0BDC	0xAA01    ADD	R2, SP, #4
0x0BDE	0x3208    ADDS	R2, #8
0x0BE0	0x7812    LDRB	R2, [R2, #0]
0x0BE2	0x2A20    CMP	R2, #32
0x0BE4	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 854 :: 		
0x0BE6	0x19E3    ADDS	R3, R4, R7
; j end address is: 28 (R7)
; fn end address is: 16 (R4)
0x0BE8	0x2200    MOVS	R2, #0
0x0BEA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 855 :: 		
0x0BEC	0x2000    MOVS	R0, #0
0x0BEE	0xB240    SXTB	R0, R0
0x0BF0	0xE032    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 856 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164:
;__Lib_FAT32_STM32_M3_M4_M7.c, 858 :: 		
; fn start address is: 16 (R4)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
0x0BF2	0x19E3    ADDS	R3, R4, R7
0x0BF4	0x222E    MOVS	R2, #46
0x0BF6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 859 :: 		
0x0BF8	0x1C7E    ADDS	R6, R7, #1
0x0BFA	0xB2F6    UXTB	R6, R6
; j end address is: 28 (R7)
; j start address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 860 :: 		
; i start address is: 0 (R0)
0x0BFC	0x2008    MOVS	R0, #8
; pDE end address is: 20 (R5)
; i end address is: 0 (R0)
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x0BFE	0x462F    MOV	R7, R5
0x0C00	0xB2C5    UXTB	R5, R0
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165:
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
; j start address is: 24 (R6)
; fn start address is: 16 (R4)
; pDE start address is: 28 (R7)
; pDE end address is: 28 (R7)
0x0C02	0x2D0B    CMP	R5, #11
0x0C04	0xD223    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
; pDE end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 861 :: 		
; pDE start address is: 28 (R7)
0x0C06	0xAA01    ADD	R2, SP, #4
0x0C08	0x1952    ADDS	R2, R2, R5
0x0C0A	0x7812    LDRB	R2, [R2, #0]
0x0C0C	0xB2D0    UXTB	R0, R2
0x0C0E	0xF7FFFB9B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x0C12	0xB900    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 862 :: 		
0x0C14	0xE01B    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168:
;__Lib_FAT32_STM32_M3_M4_M7.c, 863 :: 		
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
0x0C16	0xF207020C  ADDW	R2, R7, #12
0x0C1A	0x7812    LDRB	R2, [R2, #0]
0x0C1C	0xF0020210  AND	R2, R2, #16
0x0C20	0xB2D2    UXTB	R2, R2
0x0C22	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169
;__Lib_FAT32_STM32_M3_M4_M7.c, 864 :: 		
0x0C24	0x19A2    ADDS	R2, R4, R6
0x0C26	0x9204    STR	R2, [SP, #16]
0x0C28	0xAA01    ADD	R2, SP, #4
0x0C2A	0x1952    ADDS	R2, R2, R5
0x0C2C	0x7812    LDRB	R2, [R2, #0]
0x0C2E	0xB2D0    UXTB	R0, R2
0x0C30	0xF7FFFB7E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x0C34	0x9A04    LDR	R2, [SP, #16]
0x0C36	0x7010    STRB	R0, [R2, #0]
0x0C38	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169:
;__Lib_FAT32_STM32_M3_M4_M7.c, 866 :: 		
0x0C3A	0x19A3    ADDS	R3, R4, R6
0x0C3C	0xAA01    ADD	R2, SP, #4
0x0C3E	0x1952    ADDS	R2, R2, R5
0x0C40	0x7812    LDRB	R2, [R2, #0]
0x0C42	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170:
;__Lib_FAT32_STM32_M3_M4_M7.c, 867 :: 		
0x0C44	0x1C76    ADDS	R6, R6, #1
0x0C46	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 860 :: 		
0x0C48	0x1C6D    ADDS	R5, R5, #1
0x0C4A	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 868 :: 		
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
0x0C4C	0xE7D9    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166:
;__Lib_FAT32_STM32_M3_M4_M7.c, 870 :: 		
0x0C4E	0x19A3    ADDS	R3, R4, R6
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x0C50	0x2200    MOVS	R2, #0
0x0C52	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 872 :: 		
0x0C54	0x2000    MOVS	R0, #0
0x0C56	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 873 :: 		
L_end_name83ToFileName:
0x0C58	0xF8DDE000  LDR	LR, [SP, #0]
0x0C5C	0xB005    ADD	SP, SP, #20
0x0C5E	0x4770    BX	LR
0x0C60	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character:
;__Lib_FAT32_STM32_M3_M4_M7.c, 288 :: 		
; character start address is: 0 (R0)
0x0348	0xB081    SUB	SP, SP, #4
0x034A	0xF8CDE000  STR	LR, [SP, #0]
0x034E	0xB2C2    UXTB	R2, R0
; character end address is: 0 (R0)
; character start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 289 :: 		
0x0350	0xB2D0    UXTB	R0, R2
0x0352	0xF7FFFF93  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit+0
0x0356	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0358	0xB2D0    UXTB	R0, R2
0x035A	0xF7FFFF9B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x035E	0xB948    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
;__Lib_FAT32_STM32_M3_M4_M7.c, 290 :: 		
0x0360	0xB2D0    UXTB	R0, R2
0x0362	0xF7FFFFA3  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x0366	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0368	0xB2D0    UXTB	R0, R2
; character end address is: 8 (R2)
0x036A	0xF7FFFF2B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific+0
0x036E	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0370	0x2100    MOVS	R1, #0
0x0372	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37:
0x0374	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36:
0x0376	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 291 :: 		
L_end_alt_isName83Character:
0x0378	0xF8DDE000  LDR	LR, [SP, #0]
0x037C	0xB001    ADD	SP, SP, #4
0x037E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit:
;__Lib_FAT32_STM32_M3_M4_M7.c, 263 :: 		
; character start address is: 0 (R0)
0x027C	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 264 :: 		
0x027E	0x2839    CMP	R0, #57
0x0280	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
0x0282	0x2830    CMP	R0, #48
0x0284	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
; character end address is: 0 (R0)
0x0286	0x2101    MOVS	R1, #1
0x0288	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25:
0x028A	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24:
0x028C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 265 :: 		
L_end_alt_isdigit:
0x028E	0xB001    ADD	SP, SP, #4
0x0290	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
__Lib_FAT32_STM32_M3_M4_M7_alt_isupper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 259 :: 		
; character start address is: 0 (R0)
0x0294	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 260 :: 		
0x0296	0x285A    CMP	R0, #90
0x0298	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
0x029A	0x2841    CMP	R0, #65
0x029C	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
; character end address is: 0 (R0)
0x029E	0x2101    MOVS	R1, #1
0x02A0	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23:
0x02A2	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22:
0x02A4	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 261 :: 		
L_end_alt_isupper:
0x02A6	0xB001    ADD	SP, SP, #4
0x02A8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
__Lib_FAT32_STM32_M3_M4_M7_alt_islower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 255 :: 		
; character start address is: 0 (R0)
0x02AC	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 256 :: 		
0x02AE	0x287A    CMP	R0, #122
0x02B0	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
0x02B2	0x2861    CMP	R0, #97
0x02B4	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
; character end address is: 0 (R0)
0x02B6	0x2101    MOVS	R1, #1
0x02B8	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21:
0x02BA	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20:
0x02BC	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 257 :: 		
L_end_alt_islower:
0x02BE	0xB001    ADD	SP, SP, #4
0x02C0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_islower
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 272 :: 		
; character start address is: 0 (R0)
0x01C4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 274 :: 		
; i start address is: 8 (R2)
0x01C6	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x01C8	0x2A11    CMP	R2, #17
0x01CA	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 275 :: 		
; character start address is: 0 (R0)
0x01CC	0x4906    LDR	R1, [PC, #24]
0x01CE	0x1889    ADDS	R1, R1, R2
0x01D0	0x7809    LDRB	R1, [R1, #0]
0x01D2	0x4281    CMP	R1, R0
0x01D4	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 276 :: 		
0x01D6	0x2001    MOVS	R0, #1
0x01D8	0xE003    B	L_end_alt_isName83Specific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31:
;__Lib_FAT32_STM32_M3_M4_M7.c, 274 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x01DA	0x1C52    ADDS	R2, R2, #1
0x01DC	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 276 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x01DE	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29:
;__Lib_FAT32_STM32_M3_M4_M7.c, 277 :: 		
0x01E0	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 278 :: 		
L_end_alt_isName83Specific:
0x01E2	0xB001    ADD	SP, SP, #4
0x01E4	0x4770    BX	LR
0x01E6	0xBF00    NOP
0x01E8	0x5BD40000  	__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
__Lib_FAT32_STM32_M3_M4_M7_alt_toLower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 398 :: 		
; character start address is: 0 (R0)
0x0330	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 399 :: 		
0x0332	0x285A    CMP	R0, #90
0x0334	0xD805    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1173
0x0336	0x2841    CMP	R0, #65
0x0338	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1174
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1170:
;__Lib_FAT32_STM32_M3_M4_M7.c, 400 :: 		
0x033A	0xF0400120  ORR	R1, R0, #32
0x033E	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 399 :: 		
0x0340	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1172
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1173:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1172:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x0342	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1171
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1174:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1171:
;__Lib_FAT32_STM32_M3_M4_M7.c, 401 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 402 :: 		
L_end_alt_toLower:
0x0344	0xB001    ADD	SP, SP, #4
0x0346	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 674 :: 		
; name83 start address is: 0 (R0)
0x0A10	0xB081    SUB	SP, SP, #4
; name83 end address is: 0 (R0)
; name83 start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 676 :: 		
; i start address is: 12 (R3)
0x0A12	0x2300    MOVS	R3, #0
; chksum start address is: 16 (R4)
0x0A14	0x2400    MOVS	R4, #0
; chksum end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129:
; chksum start address is: 16 (R4)
; i start address is: 12 (R3)
; name83 start address is: 0 (R0)
; name83 end address is: 0 (R0)
0x0A16	0x2B0B    CMP	R3, #11
0x0A18	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130
; name83 end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 677 :: 		
; name83 start address is: 0 (R0)
0x0A1A	0xF0040101  AND	R1, R4, #1
0x0A1E	0xB2C9    UXTB	R1, R1
0x0A20	0x01CA    LSLS	R2, R1, #7
0x0A22	0xB292    UXTH	R2, R2
0x0A24	0xF00401FE  AND	R1, R4, #254
0x0A28	0xB2C9    UXTB	R1, R1
; chksum end address is: 16 (R4)
0x0A2A	0x0849    LSRS	R1, R1, #1
0x0A2C	0xB2C9    UXTB	R1, R1
0x0A2E	0x430A    ORRS	R2, R1
0x0A30	0xB292    UXTH	R2, R2
0x0A32	0x18C1    ADDS	R1, R0, R3
0x0A34	0x7809    LDRB	R1, [R1, #0]
0x0A36	0x1851    ADDS	R1, R2, R1
; chksum start address is: 16 (R4)
0x0A38	0xB2CC    UXTB	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 676 :: 		
0x0A3A	0x1C5B    ADDS	R3, R3, #1
0x0A3C	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 678 :: 		
; name83 end address is: 0 (R0)
; i end address is: 12 (R3)
0x0A3E	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130:
;__Lib_FAT32_STM32_M3_M4_M7.c, 679 :: 		
0x0A40	0xB2E0    UXTB	R0, R4
; chksum end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 680 :: 		
L_end_LE_calculateChecksum:
0x0A42	0xB001    ADD	SP, SP, #4
0x0A44	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
__Lib_FAT32_STM32_M3_M4_M7_LE_getName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 573 :: 		
; name start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x0A48	0xB081    SUB	SP, SP, #4
; name end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 574 :: 		
0x0A4A	0x1C42    ADDS	R2, R0, #1
0x0A4C	0x7812    LDRB	R2, [R2, #0]
0x0A4E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 575 :: 		
0x0A50	0x1C4B    ADDS	R3, R1, #1
0x0A52	0x1CC2    ADDS	R2, R0, #3
0x0A54	0x7812    LDRB	R2, [R2, #0]
0x0A56	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 576 :: 		
0x0A58	0x1C8B    ADDS	R3, R1, #2
0x0A5A	0x1D42    ADDS	R2, R0, #5
0x0A5C	0x7812    LDRB	R2, [R2, #0]
0x0A5E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 577 :: 		
0x0A60	0x1CCB    ADDS	R3, R1, #3
0x0A62	0x1DC2    ADDS	R2, R0, #7
0x0A64	0x7812    LDRB	R2, [R2, #0]
0x0A66	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 578 :: 		
0x0A68	0x1D0B    ADDS	R3, R1, #4
0x0A6A	0xF2000209  ADDW	R2, R0, #9
0x0A6E	0x7812    LDRB	R2, [R2, #0]
0x0A70	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 579 :: 		
0x0A72	0x1D4B    ADDS	R3, R1, #5
0x0A74	0xF200020E  ADDW	R2, R0, #14
0x0A78	0x7812    LDRB	R2, [R2, #0]
0x0A7A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 580 :: 		
0x0A7C	0x1D8B    ADDS	R3, R1, #6
0x0A7E	0xF2000210  ADDW	R2, R0, #16
0x0A82	0x7812    LDRB	R2, [R2, #0]
0x0A84	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 581 :: 		
0x0A86	0x1DCB    ADDS	R3, R1, #7
0x0A88	0xF2000212  ADDW	R2, R0, #18
0x0A8C	0x7812    LDRB	R2, [R2, #0]
0x0A8E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 582 :: 		
0x0A90	0xF2010308  ADDW	R3, R1, #8
0x0A94	0xF2000214  ADDW	R2, R0, #20
0x0A98	0x7812    LDRB	R2, [R2, #0]
0x0A9A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 583 :: 		
0x0A9C	0xF2010309  ADDW	R3, R1, #9
0x0AA0	0xF2000216  ADDW	R2, R0, #22
0x0AA4	0x7812    LDRB	R2, [R2, #0]
0x0AA6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 584 :: 		
0x0AA8	0xF201030A  ADDW	R3, R1, #10
0x0AAC	0xF2000218  ADDW	R2, R0, #24
0x0AB0	0x7812    LDRB	R2, [R2, #0]
0x0AB2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 585 :: 		
0x0AB4	0xF201030B  ADDW	R3, R1, #11
0x0AB8	0xF200021C  ADDW	R2, R0, #28
0x0ABC	0x7812    LDRB	R2, [R2, #0]
0x0ABE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 586 :: 		
0x0AC0	0xF201030C  ADDW	R3, R1, #12
; name end address is: 4 (R1)
0x0AC4	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x0AC8	0x7812    LDRB	R2, [R2, #0]
0x0ACA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 587 :: 		
0x0ACC	0x2000    MOVS	R0, #0
0x0ACE	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 588 :: 		
L_end_LE_getName:
0x0AD0	0xB001    ADD	SP, SP, #4
0x0AD2	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_getName
__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1013 :: 		
; pDE start address is: 0 (R0)
0x14B4	0xB081    SUB	SP, SP, #4
0x14B6	0xF8CDE000  STR	LR, [SP, #0]
0x14BA	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1014 :: 		
0x14BC	0xF203010E  ADDW	R1, R3, #14
0x14C0	0x4608    MOV	R0, R1
0x14C2	0xF7FFF9A1  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x14C6	0x0AC1    LSRS	R1, R0, #11
0x14C8	0xB289    UXTH	R1, R1
0x14CA	0xF001021F  AND	R2, R1, #31
0x14CE	0x4920    LDR	R1, [PC, #128]
0x14D0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1015 :: 		
0x14D2	0xF203010E  ADDW	R1, R3, #14
0x14D6	0x4608    MOV	R0, R1
0x14D8	0xF7FFF996  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x14DC	0x0941    LSRS	R1, R0, #5
0x14DE	0xB289    UXTH	R1, R1
0x14E0	0xF001023F  AND	R2, R1, #63
0x14E4	0x491B    LDR	R1, [PC, #108]
0x14E6	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1016 :: 		
0x14E8	0xF203010E  ADDW	R1, R3, #14
0x14EC	0x4608    MOV	R0, R1
0x14EE	0xF7FFF98B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x14F2	0x0041    LSLS	R1, R0, #1
0x14F4	0xB289    UXTH	R1, R1
0x14F6	0xF001023F  AND	R2, R1, #63
0x14FA	0x4917    LDR	R1, [PC, #92]
0x14FC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1018 :: 		
0x14FE	0xF2030110  ADDW	R1, R3, #16
0x1502	0x4608    MOV	R0, R1
0x1504	0xF7FFF980  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1508	0x0A41    LSRS	R1, R0, #9
0x150A	0xB289    UXTH	R1, R1
0x150C	0xF001017F  AND	R1, R1, #127
0x1510	0xB289    UXTH	R1, R1
0x1512	0x4A12    LDR	R2, [PC, #72]
0x1514	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1019 :: 		
0x1516	0xF20171BC  ADDW	R1, R1, #1980
0x151A	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1020 :: 		
0x151C	0xF2030110  ADDW	R1, R3, #16
0x1520	0x4608    MOV	R0, R1
0x1522	0xF7FFF971  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1526	0x0941    LSRS	R1, R0, #5
0x1528	0xB289    UXTH	R1, R1
0x152A	0xF001020F  AND	R2, R1, #15
0x152E	0x490C    LDR	R1, [PC, #48]
0x1530	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1021 :: 		
0x1532	0xF2030110  ADDW	R1, R3, #16
; pDE end address is: 12 (R3)
0x1536	0x4608    MOV	R0, R1
0x1538	0xF7FFF966  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x153C	0xF000021F  AND	R2, R0, #31
0x1540	0x4908    LDR	R1, [PC, #32]
0x1542	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1023 :: 		
0x1544	0x2000    MOVS	R0, #0
0x1546	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1024 :: 		
L_end_DE_getCTime:
0x1548	0xF8DDE000  LDR	LR, [SP, #0]
0x154C	0xB001    ADD	SP, SP, #4
0x154E	0x4770    BX	LR
0x1550	0x0B742000  	__Lib_FAT32_STM32_M3_M4_M7___CT+4
0x1554	0x0B752000  	__Lib_FAT32_STM32_M3_M4_M7___CT+5
0x1558	0x0B762000  	__Lib_FAT32_STM32_M3_M4_M7___CT+6
0x155C	0x0B702000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x1560	0x0B722000  	__Lib_FAT32_STM32_M3_M4_M7___CT+2
0x1564	0x0B732000  	__Lib_FAT32_STM32_M3_M4_M7___CT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1025 :: 		
; pDE start address is: 0 (R0)
0x1400	0xB081    SUB	SP, SP, #4
0x1402	0xF8CDE000  STR	LR, [SP, #0]
0x1406	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1026 :: 		
0x1408	0xF2030116  ADDW	R1, R3, #22
0x140C	0x4608    MOV	R0, R1
0x140E	0xF7FFF9FB  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1412	0x0AC1    LSRS	R1, R0, #11
0x1414	0xB289    UXTH	R1, R1
0x1416	0xF001021F  AND	R2, R1, #31
0x141A	0x4920    LDR	R1, [PC, #128]
0x141C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1027 :: 		
0x141E	0xF2030116  ADDW	R1, R3, #22
0x1422	0x4608    MOV	R0, R1
0x1424	0xF7FFF9F0  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1428	0x0941    LSRS	R1, R0, #5
0x142A	0xB289    UXTH	R1, R1
0x142C	0xF001023F  AND	R2, R1, #63
0x1430	0x491B    LDR	R1, [PC, #108]
0x1432	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1028 :: 		
0x1434	0xF2030116  ADDW	R1, R3, #22
0x1438	0x4608    MOV	R0, R1
0x143A	0xF7FFF9E5  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x143E	0x0041    LSLS	R1, R0, #1
0x1440	0xB289    UXTH	R1, R1
0x1442	0xF001023F  AND	R2, R1, #63
0x1446	0x4917    LDR	R1, [PC, #92]
0x1448	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1030 :: 		
0x144A	0xF2030118  ADDW	R1, R3, #24
0x144E	0x4608    MOV	R0, R1
0x1450	0xF7FFF9DA  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1454	0x0A41    LSRS	R1, R0, #9
0x1456	0xB289    UXTH	R1, R1
0x1458	0xF001017F  AND	R1, R1, #127
0x145C	0xB289    UXTH	R1, R1
0x145E	0x4A12    LDR	R2, [PC, #72]
0x1460	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1031 :: 		
0x1462	0xF20171BC  ADDW	R1, R1, #1980
0x1466	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1032 :: 		
0x1468	0xF2030118  ADDW	R1, R3, #24
0x146C	0x4608    MOV	R0, R1
0x146E	0xF7FFF9CB  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1472	0x0941    LSRS	R1, R0, #5
0x1474	0xB289    UXTH	R1, R1
0x1476	0xF001020F  AND	R2, R1, #15
0x147A	0x490C    LDR	R1, [PC, #48]
0x147C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1033 :: 		
0x147E	0xF2030118  ADDW	R1, R3, #24
; pDE end address is: 12 (R3)
0x1482	0x4608    MOV	R0, R1
0x1484	0xF7FFF9C0  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x1488	0xF000021F  AND	R2, R0, #31
0x148C	0x4908    LDR	R1, [PC, #32]
0x148E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1035 :: 		
0x1490	0x2000    MOVS	R0, #0
0x1492	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1036 :: 		
L_end_DE_getMTime:
0x1494	0xF8DDE000  LDR	LR, [SP, #0]
0x1498	0xB001    ADD	SP, SP, #4
0x149A	0x4770    BX	LR
0x149C	0x0B6C2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+4
0x14A0	0x0B6D2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+5
0x14A4	0x0B6E2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+6
0x14A8	0x0B682000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x14AC	0x0B6A2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+2
0x14B0	0x0B6B2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
__Lib_FAT32_STM32_M3_M4_M7_readMSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 492 :: 		
0x2534	0xB081    SUB	SP, SP, #4
0x2536	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 493 :: 		
0x253A	0x4814    LDR	R0, [PC, #80]
0x253C	0x7800    LDRB	R0, [R0, #0]
0x253E	0x2802    CMP	R0, #2
0x2540	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMSector95
;__Lib_FAT32_STM32_M3_M4_M7.c, 494 :: 		
0x2542	0x4813    LDR	R0, [PC, #76]
0x2544	0x6800    LDR	R0, [R0, #0]
0x2546	0x1C40    ADDS	R0, R0, #1
0x2548	0xF7FFF822  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x254C	0xE01A    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 495 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector95:
0x254E	0x480F    LDR	R0, [PC, #60]
0x2550	0x7800    LDRB	R0, [R0, #0]
0x2552	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector97
;__Lib_FAT32_STM32_M3_M4_M7.c, 496 :: 		
0x2554	0x21FF    MOVS	R1, #-1
0x2556	0xB249    SXTB	R1, R1
0x2558	0x480E    LDR	R0, [PC, #56]
0x255A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 497 :: 		
0x255C	0x20FF    MOVS	R0, #-1
0x255E	0xB240    SXTB	R0, R0
0x2560	0xE010    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 498 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector97:
;__Lib_FAT32_STM32_M3_M4_M7.c, 500 :: 		
0x2562	0x480D    LDR	R0, [PC, #52]
0x2564	0xF7FEFDEA  BL	_FAT32_Dev_Multi_Read_Sector+0
0x2568	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector98
;__Lib_FAT32_STM32_M3_M4_M7.c, 501 :: 		
0x256A	0x21FF    MOVS	R1, #-1
0x256C	0xB249    SXTB	R1, R1
0x256E	0x4809    LDR	R0, [PC, #36]
0x2570	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 502 :: 		
0x2572	0x20FF    MOVS	R0, #-1
0x2574	0xB240    SXTB	R0, R0
0x2576	0xE005    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 503 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector98:
;__Lib_FAT32_STM32_M3_M4_M7.c, 512 :: 		
0x2578	0x4905    LDR	R1, [PC, #20]
0x257A	0x6808    LDR	R0, [R1, #0]
0x257C	0x1C40    ADDS	R0, R0, #1
0x257E	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 515 :: 		
0x2580	0x2000    MOVS	R0, #0
0x2582	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 516 :: 		
L_end_readMSector:
0x2584	0xF8DDE000  LDR	LR, [SP, #0]
0x2588	0xB001    ADD	SP, SP, #4
0x258A	0x4770    BX	LR
0x258C	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x2590	0x08AC2000  	_f32_sector+0
0x2594	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x2598	0x08B02000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMSector
__Lib_FAT32_STM32_M3_M4_M7_constToVar:
;__Lib_FAT32_STM32_M3_M4_M7.c, 956 :: 		
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x3FA8	0xB081    SUB	SP, SP, #4
0x3FAA	0x460A    MOV	R2, R1
0x3FAC	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 4 (R1)
; src start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 959 :: 		
; tmp start address is: 0 (R0)
; tmp start address is: 0 (R0)
0x3FAE	0x4608    MOV	R0, R1
; src end address is: 8 (R2)
; tmp end address is: 0 (R0)
; dst end address is: 4 (R1)
0x3FB0	0x4613    MOV	R3, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 961 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_constToVar194:
;__Lib_FAT32_STM32_M3_M4_M7.c, 962 :: 		
; tmp start address is: 0 (R0)
; tmp end address is: 0 (R0)
; src start address is: 12 (R3)
; dst start address is: 4 (R1)
0x3FB2	0x781A    LDRB	R2, [R3, #0]
0x3FB4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 963 :: 		
0x3FB6	0x781A    LDRB	R2, [R3, #0]
0x3FB8	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_constToVar197
; tmp end address is: 0 (R0)
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 964 :: 		
; tmp start address is: 0 (R0)
0x3FBA	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_constToVar195
L___Lib_FAT32_STM32_M3_M4_M7_constToVar197:
;__Lib_FAT32_STM32_M3_M4_M7.c, 965 :: 		
; dst start address is: 4 (R1)
; src start address is: 12 (R3)
0x3FBC	0x1C5B    ADDS	R3, R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 966 :: 		
0x3FBE	0x1C49    ADDS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 967 :: 		
; src end address is: 12 (R3)
; dst end address is: 4 (R1)
0x3FC0	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_constToVar194
L___Lib_FAT32_STM32_M3_M4_M7_constToVar195:
;__Lib_FAT32_STM32_M3_M4_M7.c, 968 :: 		
; tmp end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 969 :: 		
L_end_constToVar:
0x3FC2	0xB001    ADD	SP, SP, #4
0x3FC4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_constToVar
__Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr:
;__Lib_FAT32_STM32_M3_M4_M7.c, 220 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3FEC	0xB081    SUB	SP, SP, #4
0x3FEE	0x460A    MOV	R2, R1
0x3FF0	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 223 :: 		
; len start address is: 0 (R0)
0x3FF2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x3FF4	0x460D    MOV	R5, R1
0x3FF6	0x4611    MOV	R1, R2
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr9:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x3FF8	0x280A    CMP	R0, #10
0x3FFA	0xD205    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr10
;__Lib_FAT32_STM32_M3_M4_M7.c, 224 :: 		
0x3FFC	0x180B    ADDS	R3, R1, R0
0x3FFE	0x2220    MOVS	R2, #32
0x4000	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 223 :: 		
0x4002	0x1C40    ADDS	R0, R0, #1
0x4004	0xB280    UXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 224 :: 		
0x4006	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr9
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr10:
;__Lib_FAT32_STM32_M3_M4_M7.c, 225 :: 		
0x4008	0x180B    ADDS	R3, R1, R0
0x400A	0x2200    MOVS	R2, #0
0x400C	0x701A    STRB	R2, [R3, #0]
0x400E	0x1E40    SUBS	R0, R0, #1
0x4010	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 227 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr12:
;__Lib_FAT32_STM32_M3_M4_M7.c, 228 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x4012	0x180C    ADDS	R4, R1, R0
0x4014	0x230A    MOVS	R3, #10
0x4016	0xFBB5F2F3  UDIV	R2, R5, R3
0x401A	0xFB035212  MLS	R2, R3, R2, R5
0x401E	0x3230    ADDS	R2, #48
0x4020	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 229 :: 		
0x4022	0x220A    MOVS	R2, #10
0x4024	0xFBB5F2F2  UDIV	R2, R5, R2
0x4028	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 230 :: 		
0x402A	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr14
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 231 :: 		
0x402C	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr13
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr14:
;__Lib_FAT32_STM32_M3_M4_M7.c, 232 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x402E	0x1E40    SUBS	R0, R0, #1
0x4030	0xB280    UXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 233 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x4032	0xE7EE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr12
L___Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr13:
;__Lib_FAT32_STM32_M3_M4_M7.c, 234 :: 		
L_end_alt_LongWordToStr:
0x4034	0xB001    ADD	SP, SP, #4
0x4036	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr
__Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros:
;__Lib_FAT32_STM32_M3_M4_M7.c, 237 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x4144	0xB081    SUB	SP, SP, #4
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 240 :: 		
; len start address is: 16 (R4)
0x4146	0x2400    MOVS	R4, #0
; input end address is: 0 (R0)
; output end address is: 4 (R1)
; len end address is: 16 (R4)
0x4148	0x9100    STR	R1, [SP, #0]
0x414A	0xB281    UXTH	R1, R0
0x414C	0x9800    LDR	R0, [SP, #0]
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros15:
; len start address is: 16 (R4)
; output start address is: 0 (R0)
; input start address is: 4 (R1)
0x414E	0x2C05    CMP	R4, #5
0x4150	0xD205    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros16
;__Lib_FAT32_STM32_M3_M4_M7.c, 241 :: 		
0x4152	0x1903    ADDS	R3, R0, R4
0x4154	0x2230    MOVS	R2, #48
0x4156	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 240 :: 		
0x4158	0x1C64    ADDS	R4, R4, #1
0x415A	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 241 :: 		
0x415C	0xE7F7    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros15
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros16:
;__Lib_FAT32_STM32_M3_M4_M7.c, 242 :: 		
0x415E	0x1903    ADDS	R3, R0, R4
0x4160	0x2200    MOVS	R2, #0
0x4162	0x701A    STRB	R2, [R3, #0]
0x4164	0x1E65    SUBS	R5, R4, #1
0x4166	0xB2ED    UXTB	R5, R5
; len end address is: 16 (R4)
; len start address is: 20 (R5)
; len end address is: 20 (R5)
; input end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 244 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros18:
; len start address is: 20 (R5)
; input start address is: 4 (R1)
; output start address is: 0 (R0)
; output end address is: 0 (R0)
0x4168	0xB179    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros19
; output end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 245 :: 		
; output start address is: 0 (R0)
0x416A	0x1944    ADDS	R4, R0, R5
0x416C	0x230A    MOVS	R3, #10
0x416E	0xFBB1F2F3  UDIV	R2, R1, R3
0x4172	0xFB031212  MLS	R2, R3, R2, R1
0x4176	0xB292    UXTH	R2, R2
0x4178	0x3230    ADDS	R2, #48
0x417A	0x7022    STRB	R2, [R4, #0]
0x417C	0x1E6D    SUBS	R5, R5, #1
0x417E	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 246 :: 		
0x4180	0x220A    MOVS	R2, #10
0x4182	0xFBB1F1F2  UDIV	R1, R1, R2
0x4186	0xB289    UXTH	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 247 :: 		
; output end address is: 0 (R0)
; len end address is: 20 (R5)
; input end address is: 4 (R1)
0x4188	0xE7EE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros18
L___Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros19:
;__Lib_FAT32_STM32_M3_M4_M7.c, 248 :: 		
L_end_alt_WordToStrWithZeros:
0x418A	0xB001    ADD	SP, SP, #4
0x418C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros
_FAT32_Open:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3777 :: 		
0x4B08	0xB0DE    SUB	SP, SP, #376
0x4B0A	0xF8CDE000  STR	LR, [SP, #0]
0x4B0E	0x905C    STR	R0, [SP, #368]
0x4B10	0xF88D1174  STRB	R1, [SP, #372]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3787 :: 		
0x4B14	0x2200    MOVS	R2, #0
0x4B16	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3788 :: 		
0x4B1A	0xAA04    ADD	R2, SP, #16
0x4B1C	0x4611    MOV	R1, R2
0x4B1E	0x985C    LDR	R0, [SP, #368]
0x4B20	0xF7FFFA8A  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x4B24	0x2801    CMP	R0, #1
0x4B26	0xF00080F8  BEQ	L_FAT32_Open851
;__Lib_FAT32_STM32_M3_M4_M7.c, 3790 :: 		
0x4B2A	0xAA58    ADD	R2, SP, #352
0x4B2C	0x4611    MOV	R1, R2
0x4B2E	0x985C    LDR	R0, [SP, #368]
0x4B30	0xF7FDFE24  BL	__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83+0
0x4B34	0xF1B03FFF  CMP	R0, #-1
0x4B38	0xD102    BNE	L_FAT32_Open852
;__Lib_FAT32_STM32_M3_M4_M7.c, 3791 :: 		
0x4B3A	0x20FF    MOVS	R0, #-1
0x4B3C	0xB240    SXTB	R0, R0
0x4B3E	0xE173    B	L_end_FAT32_Open
L_FAT32_Open852:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3793 :: 		
0x4B40	0x985C    LDR	R0, [SP, #368]
0x4B42	0xF7FCFB4F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x4B46	0xB280    UXTH	R0, R0
0x4B48	0xF7FEFBD6  BL	__Lib_FAT32_STM32_M3_M4_M7_isNotToLong+0
0x4B4C	0xB110    CBZ	R0, L_FAT32_Open853
;__Lib_FAT32_STM32_M3_M4_M7.c, 3794 :: 		
0x4B4E	0x20FF    MOVS	R0, #-1
0x4B50	0xB240    SXTB	R0, R0
0x4B52	0xE169    B	L_end_FAT32_Open
L_FAT32_Open853:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3796 :: 		
0x4B54	0xF89D2174  LDRB	R2, [SP, #372]
0x4B58	0xF0020206  AND	R2, R2, #6
0x4B5C	0xB2D2    UXTB	R2, R2
0x4B5E	0x2A00    CMP	R2, #0
0x4B60	0xF00080D4  BEQ	L_FAT32_Open854
;__Lib_FAT32_STM32_M3_M4_M7.c, 3798 :: 		
0x4B64	0x985C    LDR	R0, [SP, #368]
0x4B66	0xF7FDFD19  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x4B6A	0x2800    CMP	R0, #0
0x4B6C	0xF000808D  BEQ	L_FAT32_Open855
;__Lib_FAT32_STM32_M3_M4_M7.c, 3799 :: 		
0x4B70	0x2301    MOVS	R3, #1
0x4B72	0x4AAF    LDR	R2, [PC, #700]
0x4B74	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3800 :: 		
0x4B76	0x985C    LDR	R0, [SP, #368]
0x4B78	0xF7FEFF62  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes+0
0x4B7C	0xF88D016C  STRB	R0, [SP, #364]
0x4B80	0xF88D016E  STRB	R0, [SP, #366]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3801 :: 		
0x4B84	0xAA58    ADD	R2, SP, #352
0x4B86	0x4610    MOV	R0, R2
0x4B88	0xF7FBFF42  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x4B8C	0xF88D016D  STRB	R0, [SP, #365]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3803 :: 		
0x4B90	0xAC03    ADD	R4, SP, #12
0x4B92	0xAB02    ADD	R3, SP, #8
0x4B94	0xF89D216C  LDRB	R2, [SP, #364]
0x4B98	0x1C52    ADDS	R2, R2, #1
0x4B9A	0x4619    MOV	R1, R3
0x4B9C	0xB2D0    UXTB	R0, R2
0x4B9E	0x4622    MOV	R2, R4
0x4BA0	0xF7FEFE62  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0x4BA4	0xB110    CBZ	R0, L_FAT32_Open856
;__Lib_FAT32_STM32_M3_M4_M7.c, 3804 :: 		
0x4BA6	0x20FF    MOVS	R0, #-1
0x4BA8	0xB240    SXTB	R0, R0
0x4BAA	0xE13D    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3805 :: 		
L_FAT32_Open856:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3807 :: 		
0x4BAC	0xF89D216C  LDRB	R2, [SP, #364]
0x4BB0	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open857:
0x4BB4	0xF89D216B  LDRB	R2, [SP, #363]
0x4BB8	0x2A00    CMP	R2, #0
0x4BBA	0xD962    BLS	L_FAT32_Open858
;__Lib_FAT32_STM32_M3_M4_M7.c, 3808 :: 		
0x4BBC	0xAA50    ADD	R2, SP, #320
0x4BBE	0x2100    MOVS	R1, #0
0x4BC0	0x4610    MOV	R0, R2
0x4BC2	0xF2400220  MOVW	R2, #32
0x4BC6	0xB212    SXTH	R2, R2
0x4BC8	0xF7FDFB16  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3810 :: 		
0x4BCC	0xF89D216B  LDRB	R2, [SP, #363]
0x4BD0	0x1E53    SUBS	R3, R2, #1
0x4BD2	0xB21B    SXTH	R3, R3
0x4BD4	0x220D    MOVS	R2, #13
0x4BD6	0xB212    SXTH	R2, R2
0x4BD8	0x4353    MULS	R3, R2, R3
0x4BDA	0xB21B    SXTH	R3, R3
0x4BDC	0x9A5C    LDR	R2, [SP, #368]
0x4BDE	0x18D3    ADDS	R3, R2, R3
0x4BE0	0xAA50    ADD	R2, SP, #320
0x4BE2	0x4619    MOV	R1, R3
0x4BE4	0x4610    MOV	R0, R2
0x4BE6	0xF7FEFD7D  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3811 :: 		
0x4BEA	0xF89D316C  LDRB	R3, [SP, #364]
0x4BEE	0xF89D216E  LDRB	R2, [SP, #366]
0x4BF2	0x429A    CMP	R2, R3
0x4BF4	0xD10E    BNE	L_FAT32_Open860
;__Lib_FAT32_STM32_M3_M4_M7.c, 3812 :: 		
0x4BF6	0xF89D216E  LDRB	R2, [SP, #366]
0x4BFA	0xF0420340  ORR	R3, R2, #64
0x4BFE	0xAA50    ADD	R2, SP, #320
0x4C00	0xB2D9    UXTB	R1, R3
0x4C02	0x4610    MOV	R0, R2
0x4C04	0xF7FEFF38  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0x4C08	0xF89D216E  LDRB	R2, [SP, #366]
0x4C0C	0x1E52    SUBS	R2, R2, #1
0x4C0E	0xF88D216E  STRB	R2, [SP, #366]
0x4C12	0xE00A    B	L_FAT32_Open861
L_FAT32_Open860:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3814 :: 		
0x4C14	0xAA50    ADD	R2, SP, #320
0x4C16	0xF89D116E  LDRB	R1, [SP, #366]
0x4C1A	0x4610    MOV	R0, R2
0x4C1C	0xF7FEFF2C  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0x4C20	0xF89D216E  LDRB	R2, [SP, #366]
0x4C24	0x1E52    SUBS	R2, R2, #1
0x4C26	0xF88D216E  STRB	R2, [SP, #366]
L_FAT32_Open861:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3816 :: 		
0x4C2A	0xAA50    ADD	R2, SP, #320
0x4C2C	0x210F    MOVS	R1, #15
0x4C2E	0x4610    MOV	R0, R2
0x4C30	0xF7FEFF78  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3817 :: 		
0x4C34	0xAA50    ADD	R2, SP, #320
0x4C36	0xF89D116D  LDRB	R1, [SP, #365]
0x4C3A	0x4610    MOV	R0, R2
0x4C3C	0xF7FEFF6A  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3819 :: 		
0x4C40	0xAA50    ADD	R2, SP, #320
0x4C42	0x9B03    LDR	R3, [SP, #12]
0x4C44	0x2100    MOVS	R1, #0
0x4C46	0x4610    MOV	R0, R2
0x4C48	0x9A02    LDR	R2, [SP, #8]
0x4C4A	0xF7FEFF1B  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0x4C4E	0xB128    CBZ	R0, L_FAT32_Open862
;__Lib_FAT32_STM32_M3_M4_M7.c, 3820 :: 		
0x4C50	0x2300    MOVS	R3, #0
0x4C52	0x4A77    LDR	R2, [PC, #476]
0x4C54	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3821 :: 		
0x4C56	0x20FF    MOVS	R0, #-1
0x4C58	0xB240    SXTB	R0, R0
0x4C5A	0xE0E5    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3822 :: 		
L_FAT32_Open862:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3824 :: 		
0x4C5C	0x9A03    LDR	R2, [SP, #12]
0x4C5E	0x1C53    ADDS	R3, R2, #1
0x4C60	0x9303    STR	R3, [SP, #12]
0x4C62	0x4A74    LDR	R2, [PC, #464]
0x4C64	0x6812    LDR	R2, [R2, #0]
0x4C66	0x4293    CMP	R3, R2
0x4C68	0xD105    BNE	L_FAT32_Open863
;__Lib_FAT32_STM32_M3_M4_M7.c, 3825 :: 		
0x4C6A	0x9802    LDR	R0, [SP, #8]
0x4C6C	0xF7FDFC22  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x4C70	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3826 :: 		
0x4C72	0x2200    MOVS	R2, #0
0x4C74	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3827 :: 		
L_FAT32_Open863:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3807 :: 		
0x4C76	0xF89D216B  LDRB	R2, [SP, #363]
0x4C7A	0x1E52    SUBS	R2, R2, #1
0x4C7C	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3828 :: 		
0x4C80	0xE798    B	L_FAT32_Open857
L_FAT32_Open858:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3829 :: 		
0x4C82	0x2300    MOVS	R3, #0
0x4C84	0x4A6A    LDR	R2, [PC, #424]
0x4C86	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3830 :: 		
0x4C88	0xE00D    B	L_FAT32_Open864
L_FAT32_Open855:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3831 :: 		
0x4C8A	0xAB03    ADD	R3, SP, #12
0x4C8C	0xAA02    ADD	R2, SP, #8
0x4C8E	0x4611    MOV	R1, R2
0x4C90	0x461A    MOV	R2, R3
0x4C92	0x2001    MOVS	R0, #1
0x4C94	0xF7FEFDE8  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0x4C98	0xB110    CBZ	R0, L_FAT32_Open865
;__Lib_FAT32_STM32_M3_M4_M7.c, 3832 :: 		
0x4C9A	0x20FF    MOVS	R0, #-1
0x4C9C	0xB240    SXTB	R0, R0
0x4C9E	0xE0C3    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3833 :: 		
L_FAT32_Open865:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3834 :: 		
0x4CA0	0x2201    MOVS	R2, #1
0x4CA2	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3835 :: 		
L_FAT32_Open864:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3838 :: 		
0x4CA6	0xAA48    ADD	R2, SP, #288
0x4CA8	0x2100    MOVS	R1, #0
0x4CAA	0x4610    MOV	R0, R2
0x4CAC	0xF2400220  MOVW	R2, #32
0x4CB0	0xB212    SXTH	R2, R2
0x4CB2	0xF7FDFAA1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3840 :: 		
0x4CB6	0xAB58    ADD	R3, SP, #352
0x4CB8	0xAA48    ADD	R2, SP, #288
0x4CBA	0x4619    MOV	R1, R3
0x4CBC	0x4610    MOV	R0, R2
0x4CBE	0xF7FEFB79  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3841 :: 		
0x4CC2	0xF89D216F  LDRB	R2, [SP, #367]
0x4CC6	0xB122    CBZ	R2, L_FAT32_Open866
0x4CC8	0xAA48    ADD	R2, SP, #288
0x4CCA	0x995C    LDR	R1, [SP, #368]
0x4CCC	0x4610    MOV	R0, R2
0x4CCE	0xF7FEFB33  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte+0
L_FAT32_Open866:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3842 :: 		
0x4CD2	0xAA48    ADD	R2, SP, #288
0x4CD4	0x2120    MOVS	R1, #32
0x4CD6	0x4610    MOV	R0, R2
0x4CD8	0xF7FEFB26  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3847 :: 		
0x4CDC	0xAA48    ADD	R2, SP, #288
0x4CDE	0x9B03    LDR	R3, [SP, #12]
0x4CE0	0xF04F0100  MOV	R1, #0
0x4CE4	0x4610    MOV	R0, R2
0x4CE6	0x9A02    LDR	R2, [SP, #8]
0x4CE8	0xF7FEFECC  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0x4CEC	0xB110    CBZ	R0, L_FAT32_Open867
;__Lib_FAT32_STM32_M3_M4_M7.c, 3848 :: 		
0x4CEE	0x20FF    MOVS	R0, #-1
0x4CF0	0xB240    SXTB	R0, R0
0x4CF2	0xE099    B	L_end_FAT32_Open
L_FAT32_Open867:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3850 :: 		
0x4CF4	0xAB04    ADD	R3, SP, #16
0x4CF6	0xAA58    ADD	R2, SP, #352
0x4CF8	0x4619    MOV	R1, R3
0x4CFA	0x4610    MOV	R0, R2
0x4CFC	0xF7FCFDEA  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x4D00	0x2801    CMP	R0, #1
0x4D02	0xD002    BEQ	L_FAT32_Open868
;__Lib_FAT32_STM32_M3_M4_M7.c, 3851 :: 		
0x4D04	0x20FF    MOVS	R0, #-1
0x4D06	0xB240    SXTB	R0, R0
0x4D08	0xE08E    B	L_end_FAT32_Open
L_FAT32_Open868:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3852 :: 		
0x4D0A	0xE006    B	L_FAT32_Open869
L_FAT32_Open854:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3853 :: 		
0x4D0C	0x23DF    MOVS	R3, #-33
0x4D0E	0xB25B    SXTB	R3, R3
0x4D10	0x4A49    LDR	R2, [PC, #292]
0x4D12	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3854 :: 		
0x4D14	0x20FF    MOVS	R0, #-1
0x4D16	0xB240    SXTB	R0, R0
0x4D18	0xE086    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3855 :: 		
L_FAT32_Open869:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3856 :: 		
L_FAT32_Open851:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3859 :: 		
0x4D1A	0xF89D210F  LDRB	R2, [SP, #271]
0x4D1E	0xF00202D8  AND	R2, R2, #216
0x4D22	0xB2D2    UXTB	R2, R2
0x4D24	0xB132    CBZ	R2, L_FAT32_Open870
;__Lib_FAT32_STM32_M3_M4_M7.c, 3860 :: 		
0x4D26	0x23E1    MOVS	R3, #-31
0x4D28	0xB25B    SXTB	R3, R3
0x4D2A	0x4A43    LDR	R2, [PC, #268]
0x4D2C	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3861 :: 		
0x4D2E	0x20FF    MOVS	R0, #-1
0x4D30	0xB240    SXTB	R0, R0
0x4D32	0xE079    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3862 :: 		
L_FAT32_Open870:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3864 :: 		
0x4D34	0xF89D2174  LDRB	R2, [SP, #372]
0x4D38	0xF0020206  AND	R2, R2, #6
0x4D3C	0xB2D2    UXTB	R2, R2
0x4D3E	0xB162    CBZ	R2, L_FAT32_Open871
;__Lib_FAT32_STM32_M3_M4_M7.c, 3865 :: 		
0x4D40	0xF89D210F  LDRB	R2, [SP, #271]
0x4D44	0xF0020201  AND	R2, R2, #1
0x4D48	0xB2D2    UXTB	R2, R2
0x4D4A	0xB132    CBZ	R2, L_FAT32_Open872
;__Lib_FAT32_STM32_M3_M4_M7.c, 3866 :: 		
0x4D4C	0x23D7    MOVS	R3, #-41
0x4D4E	0xB25B    SXTB	R3, R3
0x4D50	0x4A39    LDR	R2, [PC, #228]
0x4D52	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3867 :: 		
0x4D54	0x20FF    MOVS	R0, #-1
0x4D56	0xB240    SXTB	R0, R0
0x4D58	0xE066    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3868 :: 		
L_FAT32_Open872:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3869 :: 		
L_FAT32_Open871:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3871 :: 		
0x4D5A	0x2200    MOVS	R2, #0
0x4D5C	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open873:
0x4D60	0xF89D216B  LDRB	R2, [SP, #363]
0x4D64	0x2A04    CMP	R2, _FAT32_MAX_FILES
0x4D66	0xD259    BCS	L_FAT32_Open874
;__Lib_FAT32_STM32_M3_M4_M7.c, 3872 :: 		
0x4D68	0xF89D316B  LDRB	R3, [SP, #363]
0x4D6C	0x221C    MOVS	R2, #28
0x4D6E	0x4353    MULS	R3, R2, R3
0x4D70	0x4A32    LDR	R2, [PC, #200]
0x4D72	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0x4D74	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 3874 :: 		
0x4D76	0x3218    ADDS	R2, #24
0x4D78	0x7812    LDRB	R2, [R2, #0]
0x4D7A	0x2A00    CMP	R2, #0
0x4D7C	0xD148    BNE	L_FAT32_Open876
;__Lib_FAT32_STM32_M3_M4_M7.c, 3875 :: 		
0x4D7E	0xF89D316B  LDRB	R3, [SP, #363]
0x4D82	0x221C    MOVS	R2, #28
0x4D84	0x4353    MULS	R3, R2, R3
0x4D86	0x4A2D    LDR	R2, [PC, #180]
0x4D88	0x18D2    ADDS	R2, R2, R3
0x4D8A	0x9001    STR	R0, [SP, #4]
0x4D8C	0x2100    MOVS	R1, #0
0x4D8E	0x4610    MOV	R0, R2
0x4D90	0x221C    MOVS	R2, #28
0x4D92	0xB212    SXTH	R2, R2
0x4D94	0xF7FDFA30  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x4D98	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3877 :: 		
0x4D9A	0x9A45    LDR	R2, [SP, #276]
0x4D9C	0x6002    STR	R2, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3878 :: 		
0x4D9E	0x1D03    ADDS	R3, R0, #4
0x4DA0	0x9A45    LDR	R2, [SP, #276]
0x4DA2	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3879 :: 		
0x4DA4	0xF2000308  ADDW	R3, R0, #8
0x4DA8	0x9A46    LDR	R2, [SP, #280]
0x4DAA	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3880 :: 		
0x4DAC	0xF200030C  ADDW	R3, R0, #12
0x4DB0	0x9A47    LDR	R2, [SP, #284]
0x4DB2	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3881 :: 		
0x4DB4	0xF2000314  ADDW	R3, R0, #20
0x4DB8	0x9A44    LDR	R2, [SP, #272]
0x4DBA	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3882 :: 		
0x4DBC	0xF2000319  ADDW	R3, R0, #25
0x4DC0	0xF89D210F  LDRB	R2, [SP, #271]
0x4DC4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3883 :: 		
0x4DC6	0xF2000318  ADDW	R3, R0, #24
0x4DCA	0xF89D2174  LDRB	R2, [SP, #372]
0x4DCE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3886 :: 		
0x4DD0	0xF2000218  ADDW	R2, R0, #24
0x4DD4	0x7812    LDRB	R2, [R2, #0]
0x4DD6	0xF0020203  AND	R2, R2, #3
0x4DDA	0xB2D2    UXTB	R2, R2
0x4DDC	0xB132    CBZ	R2, L_FAT32_Open877
;__Lib_FAT32_STM32_M3_M4_M7.c, 3887 :: 		
0x4DDE	0x9001    STR	R0, [SP, #4]
0x4DE0	0x2100    MOVS	R1, #0
0x4DE2	0xF89D016B  LDRB	R0, [SP, #363]
0x4DE6	0xF7FEFAF3  BL	_FAT32_Seek+0
0x4DEA	0x9801    LDR	R0, [SP, #4]
L_FAT32_Open877:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3889 :: 		
0x4DEC	0xF2000218  ADDW	R2, R0, #24
0x4DF0	0x7812    LDRB	R2, [R2, #0]
0x4DF2	0xF0020204  AND	R2, R2, #4
0x4DF6	0xB2D2    UXTB	R2, R2
0x4DF8	0xB13A    CBZ	R2, L_FAT32_Open878
;__Lib_FAT32_STM32_M3_M4_M7.c, 3890 :: 		
0x4DFA	0xF2000214  ADDW	R2, R0, #20
; pf end address is: 0 (R0)
0x4DFE	0x6812    LDR	R2, [R2, #0]
0x4E00	0x4611    MOV	R1, R2
0x4E02	0xF89D016B  LDRB	R0, [SP, #363]
0x4E06	0xF7FEFAE3  BL	_FAT32_Seek+0
L_FAT32_Open878:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3892 :: 		
0x4E0A	0xF89D016B  LDRB	R0, [SP, #363]
0x4E0E	0xE00B    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3893 :: 		
L_FAT32_Open876:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3871 :: 		
0x4E10	0xF89D216B  LDRB	R2, [SP, #363]
0x4E14	0x1C52    ADDS	R2, R2, #1
0x4E16	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3894 :: 		
0x4E1A	0xE7A1    B	L_FAT32_Open873
L_FAT32_Open874:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3897 :: 		
0x4E1C	0x23DD    MOVS	R3, #-35
0x4E1E	0xB25B    SXTB	R3, R3
0x4E20	0x4A05    LDR	R2, [PC, #20]
0x4E22	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3898 :: 		
0x4E24	0x20FF    MOVS	R0, #-1
0x4E26	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3899 :: 		
L_end_FAT32_Open:
0x4E28	0xF8DDE000  LDR	LR, [SP, #0]
0x4E2C	0xB05E    ADD	SP, SP, #376
0x4E2E	0x4770    BX	LR
0x4E30	0x0AB42000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0x4E34	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x4E38	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4E3C	0x0AB82000  	_fat32_fdesc+0
; end of _FAT32_Open
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2229 :: 		
0x4038	0xB086    SUB	SP, SP, #24
0x403A	0xF8CDE000  STR	LR, [SP, #0]
0x403E	0x9004    STR	R0, [SP, #16]
0x4040	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2236 :: 		
0x4042	0x9A04    LDR	R2, [SP, #16]
0x4044	0x7812    LDRB	R2, [R2, #0]
0x4046	0xB932    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist541
;__Lib_FAT32_STM32_M3_M4_M7.c, 2237 :: 		
0x4048	0x23C4    MOVS	R3, #-60
0x404A	0xB25B    SXTB	R3, R3
0x404C	0x4A3A    LDR	R2, [PC, #232]
0x404E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2238 :: 		
0x4050	0x20FF    MOVS	R0, #-1
0x4052	0xB240    SXTB	R0, R0
0x4054	0xE06C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2239 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist541:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2241 :: 		
0x4056	0x4A39    LDR	R2, [PC, #228]
0x4058	0x6812    LDR	R2, [R2, #0]
0x405A	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2243 :: 		
0x405C	0x2300    MOVS	R3, #0
0x405E	0x4A38    LDR	R2, [PC, #224]
0x4060	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2244 :: 		
0x4062	0x2200    MOVS	R2, #0
0x4064	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2246 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist542:
0x4068	0x9805    LDR	R0, [SP, #20]
0x406A	0xF7FFFE89  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x406E	0x2801    CMP	R0, #1
0x4070	0xF0408059  BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist543
;__Lib_FAT32_STM32_M3_M4_M7.c, 2247 :: 		
0x4074	0x9A05    LDR	R2, [SP, #20]
0x4076	0x32FF    ADDS	R2, #255
0x4078	0x7812    LDRB	R2, [R2, #0]
0x407A	0xF002023F  AND	R2, R2, #63
0x407E	0xB2D2    UXTB	R2, R2
0x4080	0x2A0F    CMP	R2, #15
0x4082	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist544
;__Lib_FAT32_STM32_M3_M4_M7.c, 2248 :: 		
0x4084	0x2201    MOVS	R2, #1
0x4086	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2249 :: 		
0x408A	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist542
;__Lib_FAT32_STM32_M3_M4_M7.c, 2250 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist544:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2252 :: 		
0x408C	0x4B2C    LDR	R3, [PC, #176]
0x408E	0x681A    LDR	R2, [R3, #0]
0x4090	0x1E52    SUBS	R2, R2, #1
0x4092	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2253 :: 		
0x4094	0xF89D200D  LDRB	R2, [SP, #13]
0x4098	0xB31A    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist545
;__Lib_FAT32_STM32_M3_M4_M7.c, 2254 :: 		
0x409A	0x9804    LDR	R0, [SP, #16]
0x409C	0xF7FDFFC4  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x40A0	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2255 :: 		
0x40A4	0xF1B03FFF  CMP	R0, #-1
0x40A8	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist546
;__Lib_FAT32_STM32_M3_M4_M7.c, 2256 :: 		
0x40AA	0x20FF    MOVS	R0, #-1
0x40AC	0xB240    SXTB	R0, R0
0x40AE	0xE03F    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist546:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2258 :: 		
0x40B0	0xF99D200C  LDRSB	R2, [SP, #12]
0x40B4	0x2A01    CMP	R2, #1
0x40B6	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist547
;__Lib_FAT32_STM32_M3_M4_M7.c, 2259 :: 		
0x40B8	0xAC02    ADD	R4, SP, #8
0x40BA	0x4A21    LDR	R2, [PC, #132]
0x40BC	0x6813    LDR	R3, [R2, #0]
0x40BE	0x4A1F    LDR	R2, [PC, #124]
0x40C0	0x6812    LDR	R2, [R2, #0]
0x40C2	0x4619    MOV	R1, R3
0x40C4	0x4610    MOV	R0, R2
0x40C6	0x4622    MOV	R2, R4
0x40C8	0xF7FCFDCC  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x40CC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist548
;__Lib_FAT32_STM32_M3_M4_M7.c, 2260 :: 		
0x40CE	0x20FF    MOVS	R0, #-1
0x40D0	0xB240    SXTB	R0, R0
0x40D2	0xE02D    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist548:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2262 :: 		
0x40D4	0x9B01    LDR	R3, [SP, #4]
0x40D6	0x4A19    LDR	R2, [PC, #100]
0x40D8	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2263 :: 		
0x40DA	0x2001    MOVS	R0, #1
0x40DC	0xB240    SXTB	R0, R0
0x40DE	0xE027    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2264 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist547:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2265 :: 		
0x40E0	0xE019    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist549
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist545:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2268 :: 		
0x40E2	0x9904    LDR	R1, [SP, #16]
0x40E4	0x9805    LDR	R0, [SP, #20]
0x40E6	0xF7FDFF65  BL	__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName+0
0x40EA	0x2801    CMP	R0, #1
0x40EC	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550
;__Lib_FAT32_STM32_M3_M4_M7.c, 2269 :: 		
0x40EE	0xAC02    ADD	R4, SP, #8
0x40F0	0x4A13    LDR	R2, [PC, #76]
0x40F2	0x6813    LDR	R3, [R2, #0]
0x40F4	0x4A11    LDR	R2, [PC, #68]
0x40F6	0x6812    LDR	R2, [R2, #0]
0x40F8	0x4619    MOV	R1, R3
0x40FA	0x4610    MOV	R0, R2
0x40FC	0x4622    MOV	R2, R4
0x40FE	0xF7FCFDB1  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x4102	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551
;__Lib_FAT32_STM32_M3_M4_M7.c, 2270 :: 		
0x4104	0x20FF    MOVS	R0, #-1
0x4106	0xB240    SXTB	R0, R0
0x4108	0xE012    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2272 :: 		
0x410A	0x9B01    LDR	R3, [SP, #4]
0x410C	0x4A0B    LDR	R2, [PC, #44]
0x410E	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2273 :: 		
0x4110	0x2001    MOVS	R0, #1
0x4112	0xB240    SXTB	R0, R0
0x4114	0xE00C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2274 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2275 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist549:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2277 :: 		
0x4116	0x4B0A    LDR	R3, [PC, #40]
0x4118	0x681A    LDR	R2, [R3, #0]
0x411A	0x1C52    ADDS	R2, R2, #1
0x411C	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2278 :: 		
0x411E	0x2200    MOVS	R2, #0
0x4120	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2279 :: 		
0x4124	0xE7A0    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist542
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist543:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2281 :: 		
0x4126	0x9B01    LDR	R3, [SP, #4]
0x4128	0x4A04    LDR	R2, [PC, #16]
0x412A	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2282 :: 		
0x412C	0x2000    MOVS	R0, #0
0x412E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2283 :: 		
L_end_FAT32_Exist:
0x4130	0xF8DDE000  LDR	LR, [SP, #0]
0x4134	0xB006    ADD	SP, SP, #24
0x4136	0x4770    BX	LR
0x4138	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x413C	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x4140	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1464 :: 		
0x2028	0xB08B    SUB	SP, SP, #44
0x202A	0xF8CDE000  STR	LR, [SP, #0]
0x202E	0x9008    STR	R0, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1472 :: 		
0x2030	0x4A6B    LDR	R2, [PC, #428]
0x2032	0x6811    LDR	R1, [R2, #0]
0x2034	0x9106    STR	R1, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1474 :: 		
0x2036	0xAB07    ADD	R3, SP, #28
0x2038	0x4611    MOV	R1, R2
0x203A	0x680A    LDR	R2, [R1, #0]
0x203C	0x4969    LDR	R1, [PC, #420]
0x203E	0x6809    LDR	R1, [R1, #0]
0x2040	0x4608    MOV	R0, R1
0x2042	0x4611    MOV	R1, R2
0x2044	0x461A    MOV	R2, R3
0x2046	0xF7FEFE0D  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x204A	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName276
;__Lib_FAT32_STM32_M3_M4_M7.c, 1475 :: 		
0x204C	0x20FF    MOVS	R0, #-1
0x204E	0xB240    SXTB	R0, R0
0x2050	0xE0C2    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName276:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1477 :: 		
0x2052	0x4965    LDR	R1, [PC, #404]
0x2054	0x6809    LDR	R1, [R1, #0]
0x2056	0x1E4A    SUBS	R2, R1, #1
0x2058	0x4961    LDR	R1, [PC, #388]
0x205A	0x6809    LDR	R1, [R1, #0]
0x205C	0x4011    ANDS	R1, R2
0x205E	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1479 :: 		
0x2060	0x014A    LSLS	R2, R1, #5
0x2062	0x4962    LDR	R1, [PC, #392]
0x2064	0x188A    ADDS	R2, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1481 :: 		
0x2066	0x2101    MOVS	R1, #1
0x2068	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1482 :: 		
0x206C	0x4610    MOV	R0, R2
0x206E	0xF7FEFCCF  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x2072	0xF88D0005  STRB	R0, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1484 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName277:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1486 :: 		
0x2076	0x4A5A    LDR	R2, [PC, #360]
0x2078	0x6811    LDR	R1, [R2, #0]
0x207A	0x1E49    SUBS	R1, R1, #1
0x207C	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1487 :: 		
0x207E	0x9905    LDR	R1, [SP, #20]
0x2080	0xB991    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName280
;__Lib_FAT32_STM32_M3_M4_M7.c, 1488 :: 		
0x2082	0x495B    LDR	R1, [PC, #364]
0x2084	0x6809    LDR	R1, [R1, #0]
0x2086	0x1E49    SUBS	R1, R1, #1
0x2088	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1490 :: 		
0x208A	0xAB07    ADD	R3, SP, #28
0x208C	0x4954    LDR	R1, [PC, #336]
0x208E	0x680A    LDR	R2, [R1, #0]
0x2090	0x4954    LDR	R1, [PC, #336]
0x2092	0x6809    LDR	R1, [R1, #0]
0x2094	0x4608    MOV	R0, R1
0x2096	0x4611    MOV	R1, R2
0x2098	0x461A    MOV	R2, R3
0x209A	0xF7FEFDE3  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x209E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName281
;__Lib_FAT32_STM32_M3_M4_M7.c, 1491 :: 		
0x20A0	0x20FF    MOVS	R0, #-1
0x20A2	0xB240    SXTB	R0, R0
0x20A4	0xE098    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName281:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1492 :: 		
0x20A6	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName282
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName280:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1493 :: 		
0x20A8	0x9905    LDR	R1, [SP, #20]
0x20AA	0x1E49    SUBS	R1, R1, #1
0x20AC	0x9105    STR	R1, [SP, #20]
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName282:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1495 :: 		
0x20AE	0x494E    LDR	R1, [PC, #312]
0x20B0	0x6809    LDR	R1, [R1, #0]
0x20B2	0x1E4A    SUBS	R2, R1, #1
0x20B4	0x9905    LDR	R1, [SP, #20]
0x20B6	0x4011    ANDS	R1, R2
0x20B8	0x014A    LSLS	R2, R1, #5
0x20BA	0x494C    LDR	R1, [PC, #304]
0x20BC	0x1889    ADDS	R1, R1, R2
; pLE start address is: 16 (R4)
0x20BE	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1497 :: 		
0x20C0	0x310B    ADDS	R1, #11
0x20C2	0x7809    LDRB	R1, [R1, #0]
0x20C4	0xF001013F  AND	R1, R1, #63
0x20C8	0xB2C9    UXTB	R1, R1
0x20CA	0x290F    CMP	R1, #15
0x20CC	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1498 :: 		
0x20CE	0x22C0    MOVS	R2, #-64
0x20D0	0xB252    SXTB	R2, R2
0x20D2	0x4948    LDR	R1, [PC, #288]
0x20D4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1499 :: 		
0x20D6	0x20FF    MOVS	R0, #-1
0x20D8	0xB240    SXTB	R0, R0
0x20DA	0xE07D    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1500 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1501 :: 		
; pLE start address is: 16 (R4)
0x20DC	0xF204010D  ADDW	R1, R4, #13
0x20E0	0x780A    LDRB	R2, [R1, #0]
0x20E2	0xF89D1005  LDRB	R1, [SP, #5]
0x20E6	0x428A    CMP	R2, R1
0x20E8	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1502 :: 		
0x20EA	0x22C1    MOVS	R2, #-63
0x20EC	0xB252    SXTB	R2, R2
0x20EE	0x4941    LDR	R1, [PC, #260]
0x20F0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1503 :: 		
0x20F2	0x20FF    MOVS	R0, #-1
0x20F4	0xB240    SXTB	R0, R0
0x20F6	0xE06F    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1504 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1505 :: 		
; pLE start address is: 16 (R4)
0x20F8	0x7821    LDRB	R1, [R4, #0]
0x20FA	0xF001021F  AND	R2, R1, #31
0x20FE	0xB2D2    UXTB	R2, R2
0x2100	0xF89D1004  LDRB	R1, [SP, #4]
0x2104	0x428A    CMP	R2, R1
0x2106	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName285
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1506 :: 		
0x2108	0x22C2    MOVS	R2, #-62
0x210A	0xB252    SXTB	R2, R2
0x210C	0x4939    LDR	R1, [PC, #228]
0x210E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1507 :: 		
0x2110	0x20FF    MOVS	R0, #-1
0x2112	0xB240    SXTB	R0, R0
0x2114	0xE060    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1508 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName285:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1509 :: 		
; pLE start address is: 16 (R4)
0x2116	0xF10D0106  ADD	R1, SP, #6
0x211A	0x4620    MOV	R0, R4
0x211C	0xF7FEFC94  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1511 :: 		
; i start address is: 12 (R3)
0x2120	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1512 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName286:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1513 :: 		
; i start address is: 12 (R3)
; pLE start address is: 16 (R4)
; pLE end address is: 16 (R4)
0x2122	0xF10D0106  ADD	R1, SP, #6
0x2126	0x18C9    ADDS	R1, R1, R3
0x2128	0x7809    LDRB	R1, [R1, #0]
0x212A	0xB2C8    UXTB	R0, R1
0x212C	0xF7FFF836  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x2130	0xF88D0028  STRB	R0, [SP, #40]
0x2134	0xF89D1004  LDRB	R1, [SP, #4]
0x2138	0x1E4A    SUBS	R2, R1, #1
0x213A	0xB212    SXTH	R2, R2
0x213C	0x210D    MOVS	R1, #13
0x213E	0xB209    SXTH	R1, R1
0x2140	0x4351    MULS	R1, R2, R1
0x2142	0xB209    SXTH	R1, R1
0x2144	0x185A    ADDS	R2, R3, R1
0x2146	0xB212    SXTH	R2, R2
0x2148	0x9908    LDR	R1, [SP, #32]
0x214A	0x1889    ADDS	R1, R1, R2
0x214C	0x7809    LDRB	R1, [R1, #0]
0x214E	0xB2C8    UXTB	R0, R1
0x2150	0xF7FFF824  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x2154	0xF89D1028  LDRB	R1, [SP, #40]
0x2158	0x4281    CMP	R1, R0
0x215A	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289
; i end address is: 12 (R3)
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1514 :: 		
0x215C	0x9A06    LDR	R2, [SP, #24]
0x215E	0x4920    LDR	R1, [PC, #128]
0x2160	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1515 :: 		
0x2162	0x2000    MOVS	R0, #0
0x2164	0xB240    SXTB	R0, R0
0x2166	0xE037    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1516 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1517 :: 		
; pLE start address is: 16 (R4)
; i start address is: 12 (R3)
0x2168	0x1C59    ADDS	R1, R3, #1
0x216A	0xB2C9    UXTB	R1, R1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x216C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1518 :: 		
0x216E	0x290D    CMP	R1, #13
0x2170	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1216
0x2172	0xF10D0106  ADD	R1, SP, #6
0x2176	0x1809    ADDS	R1, R1, R0
0x2178	0x7809    LDRB	R1, [R1, #0]
0x217A	0xB109    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1215
0x217C	0xB2C3    UXTB	R3, R0
0x217E	0xE7D0    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName286
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1216:
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1215:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1520 :: 		
0x2180	0x280D    CMP	R0, #13
0x2182	0xD218    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1218
0x2184	0xF10D0106  ADD	R1, SP, #6
0x2188	0x1809    ADDS	R1, R1, R0
0x218A	0x780B    LDRB	R3, [R1, #0]
0x218C	0xF89D1004  LDRB	R1, [SP, #4]
0x2190	0x1E4A    SUBS	R2, R1, #1
0x2192	0xB212    SXTH	R2, R2
0x2194	0x210D    MOVS	R1, #13
0x2196	0xB209    SXTH	R1, R1
0x2198	0x4351    MULS	R1, R2, R1
0x219A	0xB209    SXTH	R1, R1
0x219C	0x1842    ADDS	R2, R0, R1
0x219E	0xB212    SXTH	R2, R2
; i end address is: 0 (R0)
0x21A0	0x9908    LDR	R1, [SP, #32]
0x21A2	0x1889    ADDS	R1, R1, R2
0x21A4	0x7809    LDRB	R1, [R1, #0]
0x21A6	0x428B    CMP	R3, R1
0x21A8	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1217
; pLE end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1213:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1521 :: 		
0x21AA	0x9A06    LDR	R2, [SP, #24]
0x21AC	0x490C    LDR	R1, [PC, #48]
0x21AE	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1522 :: 		
0x21B0	0x2000    MOVS	R0, #0
0x21B2	0xB240    SXTB	R0, R0
0x21B4	0xE010    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1520 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1218:
; pLE start address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1217:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1524 :: 		
0x21B6	0xF89D1004  LDRB	R1, [SP, #4]
0x21BA	0x1C49    ADDS	R1, R1, #1
0x21BC	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1525 :: 		
0x21C0	0x7821    LDRB	R1, [R4, #0]
; pLE end address is: 16 (R4)
0x21C2	0xF0010140  AND	R1, R1, #64
0x21C6	0xB2C9    UXTB	R1, R1
0x21C8	0x2900    CMP	R1, #0
0x21CA	0xF43FAF54  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName277
;__Lib_FAT32_STM32_M3_M4_M7.c, 1527 :: 		
0x21CE	0x9A06    LDR	R2, [SP, #24]
0x21D0	0x4903    LDR	R1, [PC, #12]
0x21D2	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1528 :: 		
0x21D4	0x2001    MOVS	R0, #1
0x21D6	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1529 :: 		
L_end_LFN_compareName:
0x21D8	0xF8DDE000  LDR	LR, [SP, #0]
0x21DC	0xB00B    ADD	SP, SP, #44
0x21DE	0x4770    BX	LR
0x21E0	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x21E4	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x21E8	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x21EC	0x08B02000  	_f32_sector+4
0x21F0	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x21F4	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 392 :: 		
; character start address is: 0 (R0)
0x119C	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 393 :: 		
0x119E	0x287A    CMP	R0, #122
0x11A0	0xD808    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1168
0x11A2	0x2861    CMP	R0, #97
0x11A4	0xD307    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1169
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1165:
;__Lib_FAT32_STM32_M3_M4_M7.c, 394 :: 		
0x11A6	0xF64F71DF  MOVW	R1, #65503
0x11AA	0xB209    SXTH	R1, R1
0x11AC	0xEA000101  AND	R1, R0, R1, LSL #0
0x11B0	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 393 :: 		
0x11B2	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1167
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1168:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1167:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x11B4	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1166
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1169:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1166:
;__Lib_FAT32_STM32_M3_M4_M7.c, 395 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 396 :: 		
L_end_alt_toUpper:
0x11B6	0xB001    ADD	SP, SP, #4
0x11B8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1445 :: 		
; fn start address is: 4 (R1)
; fsdeName start address is: 0 (R0)
0x1FB4	0xB083    SUB	SP, SP, #12
0x1FB6	0xF8CDE000  STR	LR, [SP, #0]
0x1FBA	0x4604    MOV	R4, R0
0x1FBC	0x460D    MOV	R5, R1
; fn end address is: 4 (R1)
; fsdeName end address is: 0 (R0)
; fsdeName start address is: 16 (R4)
; fn start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1448 :: 		
0x1FBE	0x4620    MOV	R0, R4
0x1FC0	0xF7FFF910  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x1FC4	0xF8AD0008  STRH	R0, [SP, #8]
0x1FC8	0x4628    MOV	R0, R5
0x1FCA	0xF7FFF90B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x1FCE	0xF9BD2008  LDRSH	R2, [SP, #8]
0x1FD2	0x4282    CMP	R2, R0
0x1FD4	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName271
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1449 :: 		
0x1FD6	0x2000    MOVS	R0, #0
0x1FD8	0xB240    SXTB	R0, R0
0x1FDA	0xE020    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName271:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1451 :: 		
; i start address is: 24 (R6)
; fn start address is: 20 (R5)
; fsdeName start address is: 16 (R4)
0x1FDC	0x2600    MOVS	R6, #0
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
; i end address is: 24 (R6)
0x1FDE	0x9501    STR	R5, [SP, #4]
0x1FE0	0x4625    MOV	R5, R4
0x1FE2	0x9C01    LDR	R4, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName272:
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
; fsdeName start address is: 20 (R5)
; fsdeName end address is: 20 (R5)
0x1FE4	0x4620    MOV	R0, R4
0x1FE6	0xF7FFF8FD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x1FEA	0x4286    CMP	R6, R0
0x1FEC	0xDA15    BGE	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName273
; fsdeName end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1452 :: 		
; fsdeName start address is: 20 (R5)
0x1FEE	0x19AA    ADDS	R2, R5, R6
0x1FF0	0x7812    LDRB	R2, [R2, #0]
0x1FF2	0xB2D0    UXTB	R0, R2
0x1FF4	0xF7FFF8D2  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x1FF8	0xF88D0008  STRB	R0, [SP, #8]
0x1FFC	0x19A2    ADDS	R2, R4, R6
0x1FFE	0x7812    LDRB	R2, [R2, #0]
0x2000	0xB2D0    UXTB	R0, R2
0x2002	0xF7FFF8CB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x2006	0xF89D2008  LDRB	R2, [SP, #8]
0x200A	0x4282    CMP	R2, R0
0x200C	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName275
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1453 :: 		
0x200E	0x2000    MOVS	R0, #0
0x2010	0xB240    SXTB	R0, R0
0x2012	0xE004    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName275:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1451 :: 		
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
0x2014	0x1C76    ADDS	R6, R6, #1
0x2016	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1454 :: 		
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
0x2018	0xE7E4    B	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName272
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName273:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1456 :: 		
0x201A	0x2001    MOVS	R0, #1
0x201C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1457 :: 		
L_end_SFN_compareName:
0x201E	0xF8DDE000  LDR	LR, [SP, #0]
0x2022	0xB003    ADD	SP, SP, #12
0x2024	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_alt_strlen:
;__Lib_FAT32_STM32_M3_M4_M7.c, 207 :: 		
; s start address is: 0 (R0)
0x11E4	0xB081    SUB	SP, SP, #4
0x11E6	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 210 :: 		
; cp start address is: 0 (R0)
0x11E8	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x11EA	0x460B    MOV	R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 211 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x11EC	0x4602    MOV	R2, R0
0x11EE	0x1C40    ADDS	R0, R0, #1
0x11F0	0x7811    LDRB	R1, [R2, #0]
0x11F2	0xB101    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8
;__Lib_FAT32_STM32_M3_M4_M7.c, 212 :: 		
0x11F4	0xE7FA    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 213 :: 		
0x11F6	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x11F8	0x1E49    SUBS	R1, R1, #1
0x11FA	0xB208    SXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 214 :: 		
L_end_alt_strlen:
0x11FC	0xB001    ADD	SP, SP, #4
0x11FE	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1881 :: 		
; n83 start address is: 4 (R1)
; fn start address is: 0 (R0)
0x277C	0xB087    SUB	SP, SP, #28
0x277E	0xF8CDE000  STR	LR, [SP, #0]
0x2782	0x4603    MOV	R3, R0
; n83 end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1889 :: 		
0x2784	0x781A    LDRB	R2, [R3, #0]
0x2786	0xB93A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83381
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1890 :: 		
0x2788	0x23C4    MOVS	R3, #-60
0x278A	0xB25B    SXTB	R3, R3
0x278C	0x4AFB    LDR	R2, [PC, #1004]
0x278E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1891 :: 		
0x2790	0x20FF    MOVS	R0, #-1
0x2792	0xB240    SXTB	R0, R0
0x2794	0xF000BC81  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1892 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83381:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1894 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x2798	0x9101    STR	R1, [SP, #4]
0x279A	0x9302    STR	R3, [SP, #8]
0x279C	0x220B    MOVS	R2, #11
0x279E	0xB212    SXTH	R2, R2
0x27A0	0x4608    MOV	R0, R1
0x27A2	0x2120    MOVS	R1, #32
0x27A4	0xF7FFFD28  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x27A8	0x9B02    LDR	R3, [SP, #8]
0x27AA	0x9901    LDR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1897 :: 		
0x27AC	0x781A    LDRB	R2, [R3, #0]
0x27AE	0x2A2E    CMP	R2, #46
0x27B0	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831253
0x27B2	0x1C5A    ADDS	R2, R3, #1
0x27B4	0x7812    LDRB	R2, [R2, #0]
0x27B6	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831252
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831251:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1898 :: 		
0x27B8	0x222E    MOVS	R2, #46
0x27BA	0x700A    STRB	R2, [R1, #0]
; n83 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1899 :: 		
0x27BC	0x2000    MOVS	R0, #0
0x27BE	0xB240    SXTB	R0, R0
0x27C0	0xF000BC6B  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1897 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831253:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1903 :: 		
0x27C4	0x781A    LDRB	R2, [R3, #0]
0x27C6	0x2A2E    CMP	R2, #46
0x27C8	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831256
0x27CA	0x1C5A    ADDS	R2, R3, #1
0x27CC	0x7812    LDRB	R2, [R2, #0]
0x27CE	0x2A2E    CMP	R2, #46
0x27D0	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831255
0x27D2	0x1C9A    ADDS	R2, R3, #2
0x27D4	0x7812    LDRB	R2, [R2, #0]
0x27D6	0xB942    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831254
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1904 :: 		
0x27D8	0x222E    MOVS	R2, #46
0x27DA	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1905 :: 		
0x27DC	0x1C4B    ADDS	R3, R1, #1
; n83 end address is: 4 (R1)
0x27DE	0x222E    MOVS	R2, #46
0x27E0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1906 :: 		
0x27E2	0x2000    MOVS	R0, #0
0x27E4	0xB240    SXTB	R0, R0
0x27E6	0xF000BC58  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1903 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831256:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831255:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831254:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1910 :: 		
0x27EA	0x781A    LDRB	R2, [R3, #0]
0x27EC	0x2A2E    CMP	R2, #46
0x27EE	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1911 :: 		
0x27F0	0x23E2    MOVS	R3, #-30
0x27F2	0xB25B    SXTB	R3, R3
0x27F4	0x4AE1    LDR	R2, [PC, #900]
0x27F6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1912 :: 		
0x27F8	0x20FF    MOVS	R0, #-1
0x27FA	0xB240    SXTB	R0, R0
0x27FC	0xF000BC4D  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1913 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1915 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x2800	0x9101    STR	R1, [SP, #4]
0x2802	0x9302    STR	R3, [SP, #8]
0x2804	0x4618    MOV	R0, R3
0x2806	0xF7FEFCED  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x280A	0x9B02    LDR	R3, [SP, #8]
0x280C	0x9901    LDR	R1, [SP, #4]
; len start address is: 8 (R2)
0x280E	0xB202    SXTH	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1916 :: 		
0x2810	0xF8AD2004  STRH	R2, [SP, #4]
0x2814	0x9102    STR	R1, [SP, #8]
0x2816	0x9303    STR	R3, [SP, #12]
0x2818	0x4618    MOV	R0, R3
0x281A	0xF7FFFEBF  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x281E	0x9B03    LDR	R3, [SP, #12]
0x2820	0x9902    LDR	R1, [SP, #8]
0x2822	0xF9BD2004  LDRSH	R2, [SP, #4]
; isLFN start address is: 16 (R4)
0x2826	0xB244    SXTB	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1918 :: 		
0x2828	0xF1B03FFF  CMP	R0, #-1
0x282C	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83389
; len end address is: 8 (R2)
; isLFN end address is: 16 (R4)
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1919 :: 		
0x282E	0x20FF    MOVS	R0, #-1
0x2830	0xB240    SXTB	R0, R0
0x2832	0xF000BC32  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83389:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1921 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
; isLFN start address is: 16 (R4)
; len start address is: 8 (R2)
0x2836	0x4608    MOV	R0, R1
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
0x2838	0x4619    MOV	R1, R3
0x283A	0xB215    SXTH	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83390:
; len end address is: 8 (R2)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
; isLFN end address is: 16 (R4)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; n83 end address is: 0 (R0)
; fn start address is: 4 (R1)
0x283C	0x1E6A    SUBS	R2, R5, #1
0x283E	0xB212    SXTH	R2, R2
0x2840	0x188A    ADDS	R2, R1, R2
0x2842	0x7812    LDRB	R2, [R2, #0]
0x2844	0x2A2E    CMP	R2, #46
0x2846	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831258
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x2848	0x1E6A    SUBS	R2, R5, #1
0x284A	0xB212    SXTH	R2, R2
0x284C	0x188A    ADDS	R2, R1, R2
0x284E	0x7812    LDRB	R2, [R2, #0]
0x2850	0x2A20    CMP	R2, #32
0x2852	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831257
0x2854	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83391
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831258:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831257:
0x2856	0x2D00    CMP	R5, #0
0x2858	0xDD05    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831259
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831248:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1922 :: 		
0x285A	0x194B    ADDS	R3, R1, R5
0x285C	0x2200    MOVS	R2, #0
0x285E	0x701A    STRB	R2, [R3, #0]
0x2860	0x1E6D    SUBS	R5, R5, #1
0x2862	0xB22D    SXTH	R5, R5
0x2864	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83390
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83391:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1921 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831259:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1924 :: 		
0x2866	0xB91D    CBNZ	R5, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; len end address is: 20 (R5)
; fn end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1925 :: 		
0x2868	0x20FF    MOVS	R0, #-1
0x286A	0xB240    SXTB	R0, R0
0x286C	0xF000BC15  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1927 :: 		
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x2870	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831261
0x2872	0x2C02    CMP	R4, #2
0x2874	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831260
0x2876	0xE054    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83399
; isLFN end address is: 16 (R4)
; len end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831261:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831260:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1930 :: 		
; j start address is: 20 (R5)
0x2878	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1931 :: 		
; i start address is: 16 (R4)
0x287A	0x2400    MOVS	R4, #0
; n83 end address is: 0 (R0)
; fn end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x287C	0x460B    MOV	R3, R1
0x287E	0x4601    MOV	R1, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83400:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x2880	0x2C08    CMP	R4, #8
0x2882	0xD219    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83401
;__Lib_FAT32_STM32_M3_M4_M7.c, 1932 :: 		
0x2884	0x195A    ADDS	R2, R3, R5
0x2886	0x7812    LDRB	R2, [R2, #0]
0x2888	0x2A2E    CMP	R2, #46
0x288A	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831263
0x288C	0x195A    ADDS	R2, R3, R5
0x288E	0x7812    LDRB	R2, [R2, #0]
0x2890	0x2A00    CMP	R2, #0
0x2892	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831262
0x2894	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83405
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831263:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831262:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1933 :: 		
0x2896	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83401
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83405:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1935 :: 		
; i start address is: 16 (R4)
0x2898	0x190A    ADDS	R2, R1, R4
0x289A	0x9206    STR	R2, [SP, #24]
0x289C	0x195A    ADDS	R2, R3, R5
0x289E	0x7812    LDRB	R2, [R2, #0]
0x28A0	0x9101    STR	R1, [SP, #4]
0x28A2	0xB2D0    UXTB	R0, R2
0x28A4	0xF7FEFC7A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x28A8	0x9901    LDR	R1, [SP, #4]
0x28AA	0x9A06    LDR	R2, [SP, #24]
0x28AC	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1936 :: 		
0x28AE	0x1C6D    ADDS	R5, R5, #1
0x28B0	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1931 :: 		
0x28B2	0x1C64    ADDS	R4, R4, #1
0x28B4	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1937 :: 		
; i end address is: 16 (R4)
0x28B6	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83400
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83401:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1939 :: 		
0x28B8	0x195A    ADDS	R2, R3, R5
0x28BA	0x7812    LDRB	R2, [R2, #0]
0x28BC	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1940 :: 		
0x28BE	0x4608    MOV	R0, R1
0x28C0	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x28C2	0xF7FFF807  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x28C6	0xF000BBE8  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1941 :: 		
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x28CA	0x195A    ADDS	R2, R3, R5
0x28CC	0x7812    LDRB	R2, [R2, #0]
0x28CE	0x2A2E    CMP	R2, #46
0x28D0	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408
;__Lib_FAT32_STM32_M3_M4_M7.c, 1942 :: 		
0x28D2	0x1C6D    ADDS	R5, R5, #1
0x28D4	0xB2ED    UXTB	R5, R5
0x28D6	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83409
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1944 :: 		
0x28D8	0x23E2    MOVS	R3, #-30
0x28DA	0xB25B    SXTB	R3, R3
0x28DC	0x4AA7    LDR	R2, [PC, #668]
0x28DE	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1945 :: 		
0x28E0	0x20FF    MOVS	R0, #-1
0x28E2	0xB240    SXTB	R0, R0
0x28E4	0xF000BBD9  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1946 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83409:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1948 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x28E8	0x2408    MOVS	R4, #8
; n83 end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83410:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; n83 start address is: 4 (R1)
; fn start address is: 12 (R3)
; fn end address is: 12 (R3)
0x28EA	0x2C0B    CMP	R4, #11
0x28EC	0xD213    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83411
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1949 :: 		
; fn start address is: 12 (R3)
0x28EE	0x195A    ADDS	R2, R3, R5
0x28F0	0x7812    LDRB	R2, [R2, #0]
0x28F2	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1950 :: 		
0x28F4	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83411
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1951 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
0x28F6	0x190A    ADDS	R2, R1, R4
0x28F8	0x9206    STR	R2, [SP, #24]
0x28FA	0x195A    ADDS	R2, R3, R5
0x28FC	0x7812    LDRB	R2, [R2, #0]
0x28FE	0x9101    STR	R1, [SP, #4]
0x2900	0xB2D0    UXTB	R0, R2
0x2902	0xF7FEFC4B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x2906	0x9901    LDR	R1, [SP, #4]
0x2908	0x9A06    LDR	R2, [SP, #24]
0x290A	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1952 :: 		
0x290C	0x1C6D    ADDS	R5, R5, #1
0x290E	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1948 :: 		
0x2910	0x1C64    ADDS	R4, R4, #1
0x2912	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1953 :: 		
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x2914	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83410
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83411:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1954 :: 		
0x2916	0x4608    MOV	R0, R1
0x2918	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x291A	0xF7FEFFDB  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x291E	0xF000BBBC  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1955 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83399:
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x2922	0x2C01    CMP	R4, #1
0x2924	0xF04083B6  BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415
; isLFN end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1957 :: 		
; temp start address is: 12 (R3)
0x2928	0xB2EB    UXTB	R3, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
0x292A	0x1E6C    SUBS	R4, R5, #1
0x292C	0xB224    SXTH	R4, R4
; len end address is: 20 (R5)
; l start address is: 16 (R4)
; n83 end address is: 0 (R0)
; temp end address is: 12 (R3)
; l end address is: 16 (R4)
; fn end address is: 4 (R1)
0x292E	0x4606    MOV	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416:
; l start address is: 16 (R4)
; temp start address is: 12 (R3)
; fn start address is: 4 (R1)
; n83 start address is: 24 (R6)
0x2930	0x190A    ADDS	R2, R1, R4
0x2932	0x7812    LDRB	R2, [R2, #0]
0x2934	0x2A2E    CMP	R2, #46
0x2936	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831265
0x2938	0x2C00    CMP	R4, #0
0x293A	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831264
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831245:
0x293C	0x1E64    SUBS	R4, R4, #1
0x293E	0xB224    SXTH	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1961 :: 		
0x2940	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831265:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831264:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1963 :: 		
0x2942	0x2C00    CMP	R4, #0
0x2944	0xDD32    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831283
; temp end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1964 :: 		
; temp start address is: 0 (R0)
0x2946	0xB2E0    UXTB	R0, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1965 :: 		
0x2948	0x1C65    ADDS	R5, R4, #1
0x294A	0xB22D    SXTH	R5, R5
; l end address is: 16 (R4)
; l start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1966 :: 		
; i start address is: 28 (R7)
0x294C	0x2708    MOVS	R7, #8
; n83 end address is: 24 (R6)
; l end address is: 20 (R5)
; temp end address is: 0 (R0)
; i end address is: 28 (R7)
; fn end address is: 4 (R1)
0x294E	0x4688    MOV	R8, R1
0x2950	0xB2C4    UXTB	R4, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422:
; i start address is: 28 (R7)
; l start address is: 20 (R5)
; temp start address is: 16 (R4)
; n83 start address is: 24 (R6)
; fn start address is: 32 (R8)
0x2952	0x2F0B    CMP	R7, #11
0x2954	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831267
0x2956	0xEB080205  ADD	R2, R8, R5, LSL #0
0x295A	0x7812    LDRB	R2, [R2, #0]
0x295C	0xB312    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831266
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831244:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1967 :: 		
0x295E	0xEB080205  ADD	R2, R8, R5, LSL #0
0x2962	0x7812    LDRB	R2, [R2, #0]
0x2964	0xB2D0    UXTB	R0, R2
0x2966	0xF7FEF8C5  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x296A	0xB960    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83427
;__Lib_FAT32_STM32_M3_M4_M7.c, 1968 :: 		
0x296C	0x19F2    ADDS	R2, R6, R7
0x296E	0x9206    STR	R2, [SP, #24]
0x2970	0xEB080205  ADD	R2, R8, R5, LSL #0
0x2974	0x7812    LDRB	R2, [R2, #0]
0x2976	0xB2D0    UXTB	R0, R2
0x2978	0xF7FEFC10  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x297C	0x9A06    LDR	R2, [SP, #24]
0x297E	0x7010    STRB	R0, [R2, #0]
0x2980	0x1C7F    ADDS	R7, R7, #1
0x2982	0xB2FF    UXTB	R7, R7
0x2984	0xE00B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83427:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1969 :: 		
0x2986	0xEB080205  ADD	R2, R8, R5, LSL #0
0x298A	0x7812    LDRB	R2, [R2, #0]
0x298C	0x2A20    CMP	R2, #32
0x298E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831282
;__Lib_FAT32_STM32_M3_M4_M7.c, 1970 :: 		
0x2990	0x19F3    ADDS	R3, R6, R7
0x2992	0x225F    MOVS	R2, #95
0x2994	0x701A    STRB	R2, [R3, #0]
0x2996	0x1C78    ADDS	R0, R7, #1
0x2998	0xB2C0    UXTB	R0, R0
; i end address is: 28 (R7)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x299A	0xB2C7    UXTB	R7, R0
0x299C	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831282:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1969 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 1970 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429:
; i start address is: 28 (R7)
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1966 :: 		
; i start address is: 28 (R7)
0x299E	0x1C6D    ADDS	R5, R5, #1
0x29A0	0xB22D    SXTH	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1971 :: 		
; l end address is: 20 (R5)
; i end address is: 28 (R7)
0x29A2	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422
;__Lib_FAT32_STM32_M3_M4_M7.c, 1966 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831267:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831266:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1972 :: 		
0x29A4	0xB2E0    UXTB	R0, R4
; n83 end address is: 24 (R6)
; fn end address is: 32 (R8)
0x29A6	0x4634    MOV	R4, R6
0x29A8	0x4645    MOV	R5, R8
0x29AA	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83421
; temp end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1963 :: 		
0x29AC	0x4634    MOV	R4, R6
0x29AE	0x460D    MOV	R5, R1
0x29B0	0xB2D8    UXTB	R0, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1972 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83421:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
; n83 start address is: 16 (R4)
; fn start address is: 20 (R5)
; temp start address is: 0 (R0)
; l start address is: 28 (R7)
0x29B2	0xB2C7    UXTB	R7, R0
; temp end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1975 :: 		
; j start address is: 32 (R8)
0x29B4	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1976 :: 		
; i start address is: 24 (R6)
0x29B8	0x2600    MOVS	R6, #0
; j end address is: 32 (R8)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
; n83 end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83430:
; i start address is: 24 (R6)
; j start address is: 32 (R8)
; l start address is: 28 (R7)
; l end address is: 28 (R7)
; fn start address is: 20 (R5)
; n83 start address is: 16 (R4)
0x29BA	0x2E08    CMP	R6, #8
0x29BC	0xD233    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83431
; l end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1977 :: 		
; l start address is: 28 (R7)
0x29BE	0xEB050208  ADD	R2, R5, R8, LSL #0
0x29C2	0x7812    LDRB	R2, [R2, #0]
0x29C4	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83433
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1978 :: 		
0x29C6	0xE02E    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83431
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83433:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1980 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x29C8	0x45B8    CMP	R8, R7
0x29CA	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1981 :: 		
0x29CC	0xE02B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83431
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1983 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x29CE	0xEB050208  ADD	R2, R5, R8, LSL #0
0x29D2	0x7812    LDRB	R2, [R2, #0]
0x29D4	0x2A2E    CMP	R2, #46
0x29D6	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831269
0x29D8	0xEB050208  ADD	R2, R5, R8, LSL #0
0x29DC	0x7812    LDRB	R2, [R2, #0]
0x29DE	0x2A20    CMP	R2, #32
0x29E0	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831268
0x29E2	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831269:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831268:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1984 :: 		
0x29E4	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83432
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1986 :: 		
0x29E6	0xEB050208  ADD	R2, R5, R8, LSL #0
0x29EA	0x7812    LDRB	R2, [R2, #0]
0x29EC	0xB2D0    UXTB	R0, R2
0x29EE	0xF7FEF881  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x29F2	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
;__Lib_FAT32_STM32_M3_M4_M7.c, 1987 :: 		
0x29F4	0x19A2    ADDS	R2, R4, R6
0x29F6	0x9206    STR	R2, [SP, #24]
0x29F8	0xEB050208  ADD	R2, R5, R8, LSL #0
0x29FC	0x7812    LDRB	R2, [R2, #0]
0x29FE	0xB2D0    UXTB	R0, R2
0x2A00	0xF7FEFBCC  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x2A04	0x9A06    LDR	R2, [SP, #24]
0x2A06	0x7010    STRB	R0, [R2, #0]
0x2A08	0x1C70    ADDS	R0, R6, #1
0x2A0A	0xB2C0    UXTB	R0, R0
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x2A0C	0xB2C6    UXTB	R6, R0
; i end address is: 0 (R0)
0x2A0E	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1989 :: 		
; i start address is: 24 (R6)
0x2A10	0x19A3    ADDS	R3, R4, R6
0x2A12	0x225F    MOVS	R2, #95
0x2A14	0x701A    STRB	R2, [R3, #0]
0x2A16	0x1C72    ADDS	R2, R6, #1
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x2A18	0xB2D0    UXTB	R0, R2
; i end address is: 0 (R0)
0x2A1A	0xB2C6    UXTB	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
; i start address is: 24 (R6)
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83432:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1976 :: 		
; i start address is: 24 (R6)
0x2A1C	0xF1080801  ADD	R8, R8, #1
0x2A20	0xFA5FF888  UXTB	R8, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
; l end address is: 28 (R7)
; j end address is: 32 (R8)
0x2A24	0xE7C9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83430
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83431:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1994 :: 		
; state start address is: 0 (R0)
0x2A26	0x2001    MOVS	R0, #1
0x2A28	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1995 :: 		
0x2A2A	0x2E06    CMP	R6, #6
0x2A2C	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 start address is: 8 (R2)
0x2A2E	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 end address is: 8 (R2)
0x2A30	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 start address is: 8 (R2)
0x2A32	0x2206    MOVS	R2, #6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x2A34	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1996 :: 		
0x2A36	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2192 end address is: 8 (R2)
0x2A38	0x227E    MOVS	R2, #126
0x2A3A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1997 :: 		
; k start address is: 8 (R2)
0x2A3C	0x2201    MOVS	R2, #1
; k end address is: 8 (R2)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
; n83 end address is: 16 (R4)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x2A3E	0x462F    MOV	R7, R5
0x2A40	0xB2D5    UXTB	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83442:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 16 (R4)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x2A42	0x2D09    CMP	R5, #9
0x2A44	0xD845    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831271
0x2A46	0x2800    CMP	R0, #0
0x2A48	0xD043    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831270
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831242:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1998 :: 		
0x2A4A	0x1C4A    ADDS	R2, R1, #1
0x2A4C	0xB212    SXTH	R2, R2
0x2A4E	0x18A3    ADDS	R3, R4, R2
0x2A50	0xF2050230  ADDW	R2, R5, #48
0x2A54	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1999 :: 		
0x2A56	0xF88D6004  STRB	R6, [SP, #4]
0x2A5A	0x9702    STR	R7, [SP, #8]
0x2A5C	0x9403    STR	R4, [SP, #12]
0x2A5E	0xF88D1010  STRB	R1, [SP, #16]
0x2A62	0xF88D5011  STRB	R5, [SP, #17]
0x2A66	0x2100    MOVS	R1, #0
0x2A68	0x4620    MOV	R0, R4
0x2A6A	0xF7FEFF33  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x2A6E	0xF89D5011  LDRB	R5, [SP, #17]
0x2A72	0xF89D1010  LDRB	R1, [SP, #16]
0x2A76	0x9C03    LDR	R4, [SP, #12]
0x2A78	0x9F02    LDR	R7, [SP, #8]
0x2A7A	0xF89D6004  LDRB	R6, [SP, #4]
; state start address is: 12 (R3)
0x2A7E	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2000 :: 		
0x2A80	0xF1B03FFF  CMP	R0, #-1
0x2A84	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; n83 end address is: 16 (R4)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2001 :: 		
0x2A86	0x20FF    MOVS	R0, #-1
0x2A88	0xB240    SXTB	R0, R0
0x2A8A	0xE306    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2002 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; n83 start address is: 16 (R4)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x2A8C	0x2B01    CMP	R3, #1
0x2A8E	0xD11C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448
;__Lib_FAT32_STM32_M3_M4_M7.c, 2003 :: 		
0x2A90	0xF88D3004  STRB	R3, [SP, #4]
0x2A94	0xF88D6005  STRB	R6, [SP, #5]
0x2A98	0x9702    STR	R7, [SP, #8]
0x2A9A	0x9403    STR	R4, [SP, #12]
0x2A9C	0xF88D1010  STRB	R1, [SP, #16]
0x2AA0	0xF88D5011  STRB	R5, [SP, #17]
0x2AA4	0x4638    MOV	R0, R7
0x2AA6	0xF7FFFABF  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x2AAA	0xF89D5011  LDRB	R5, [SP, #17]
0x2AAE	0xF89D1010  LDRB	R1, [SP, #16]
0x2AB2	0x9C03    LDR	R4, [SP, #12]
0x2AB4	0x9F02    LDR	R7, [SP, #8]
0x2AB6	0xF89D6005  LDRB	R6, [SP, #5]
0x2ABA	0xF99D3004  LDRSB	R3, [SP, #4]
0x2ABE	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2004 :: 		
0x2AC2	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; n83 end address is: 16 (R4)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2005 :: 		
0x2AC4	0xF99D0014  LDRSB	R0, [SP, #20]
0x2AC8	0xE2E7    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2006 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; n83 start address is: 16 (R4)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1997 :: 		
0x2ACA	0x1C6D    ADDS	R5, R5, #1
0x2ACC	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x2ACE	0xB258    SXTB	R0, R3
0x2AD0	0xE7B7    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83442
;__Lib_FAT32_STM32_M3_M4_M7.c, 1997 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831271:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831270:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2008 :: 		
0x2AD2	0x2800    CMP	R0, #0
0x2AD4	0xF000806F  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831284
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2009 :: 		
0x2AD8	0x2E05    CMP	R6, #5
0x2ADA	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83451
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 start address is: 8 (R2)
0x2ADC	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 end address is: 8 (R2)
0x2ADE	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83452
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83451:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 start address is: 8 (R2)
0x2AE0	0x2205    MOVS	R2, #5
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83452:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x2AE2	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2010 :: 		
0x2AE4	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2208 end address is: 8 (R2)
0x2AE6	0x227E    MOVS	R2, #126
0x2AE8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2011 :: 		
; k start address is: 20 (R5)
0x2AEA	0x250A    MOVS	R5, #10
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; n83 end address is: 16 (R4)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x2AEC	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83453:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; i start address is: 24 (R6)
; fn start address is: 28 (R7)
; n83 start address is: 32 (R8)
; state start address is: 0 (R0)
0x2AEE	0x2D63    CMP	R5, #99
0x2AF0	0xD85D    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831273
0x2AF2	0x2800    CMP	R0, #0
0x2AF4	0xD05B    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831272
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831241:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2012 :: 		
0x2AF6	0x1C4A    ADDS	R2, R1, #1
0x2AF8	0xB212    SXTH	R2, R2
0x2AFA	0xEB080302  ADD	R3, R8, R2, LSL #0
0x2AFE	0x220A    MOVS	R2, #10
0x2B00	0xFBB5F2F2  UDIV	R2, R5, R2
0x2B04	0xB2D2    UXTB	R2, R2
0x2B06	0x3230    ADDS	R2, #48
0x2B08	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2013 :: 		
0x2B0A	0x1C8A    ADDS	R2, R1, #2
0x2B0C	0xB212    SXTH	R2, R2
0x2B0E	0xEB080402  ADD	R4, R8, R2, LSL #0
0x2B12	0x230A    MOVS	R3, #10
0x2B14	0xFBB5F2F3  UDIV	R2, R5, R3
0x2B18	0xFB035212  MLS	R2, R3, R2, R5
0x2B1C	0xB2D2    UXTB	R2, R2
0x2B1E	0x3230    ADDS	R2, #48
0x2B20	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2014 :: 		
0x2B22	0xF8CD8004  STR	R8, [SP, #4]
0x2B26	0x9702    STR	R7, [SP, #8]
0x2B28	0xF88D600C  STRB	R6, [SP, #12]
0x2B2C	0xF88D100D  STRB	R1, [SP, #13]
0x2B30	0xF88D500E  STRB	R5, [SP, #14]
0x2B34	0x2100    MOVS	R1, #0
0x2B36	0x4640    MOV	R0, R8
0x2B38	0xF7FEFECC  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x2B3C	0xF89D500E  LDRB	R5, [SP, #14]
0x2B40	0xF89D100D  LDRB	R1, [SP, #13]
0x2B44	0xF89D600C  LDRB	R6, [SP, #12]
0x2B48	0x9F02    LDR	R7, [SP, #8]
0x2B4A	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x2B4E	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2015 :: 		
0x2B50	0xF1B03FFF  CMP	R0, #-1
0x2B54	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2016 :: 		
0x2B56	0x20FF    MOVS	R0, #-1
0x2B58	0xB240    SXTB	R0, R0
0x2B5A	0xE29E    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2017 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x2B5C	0x2B01    CMP	R3, #1
0x2B5E	0xD122    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459
;__Lib_FAT32_STM32_M3_M4_M7.c, 2018 :: 		
0x2B60	0xF88D3004  STRB	R3, [SP, #4]
0x2B64	0xF8CD8008  STR	R8, [SP, #8]
0x2B68	0x9703    STR	R7, [SP, #12]
0x2B6A	0xF88D6010  STRB	R6, [SP, #16]
0x2B6E	0xF88D1011  STRB	R1, [SP, #17]
0x2B72	0xF88D5012  STRB	R5, [SP, #18]
0x2B76	0x4638    MOV	R0, R7
0x2B78	0xF000B802  B	#4
0x2B7C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x2B80	0xF7FFFA52  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x2B84	0xF89D5012  LDRB	R5, [SP, #18]
0x2B88	0xF89D1011  LDRB	R1, [SP, #17]
0x2B8C	0xF89D6010  LDRB	R6, [SP, #16]
0x2B90	0x9F03    LDR	R7, [SP, #12]
0x2B92	0xF8DD8008  LDR	R8, [SP, #8]
0x2B96	0xF99D3004  LDRSB	R3, [SP, #4]
0x2B9A	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2019 :: 		
0x2B9E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2020 :: 		
0x2BA0	0xF99D0014  LDRSB	R0, [SP, #20]
0x2BA4	0xE279    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2021 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2011 :: 		
0x2BA6	0x1C6D    ADDS	R5, R5, #1
0x2BA8	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 2022 :: 		
0x2BAA	0xB258    SXTB	R0, R3
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x2BAC	0xE79F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83453
;__Lib_FAT32_STM32_M3_M4_M7.c, 2011 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831273:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831272:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2023 :: 		
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x2BAE	0x463D    MOV	R5, R7
0x2BB0	0x4647    MOV	R7, R8
0x2BB2	0xB2F4    UXTB	R4, R6
0x2BB4	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83450
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2008 :: 		
0x2BB6	0x463D    MOV	R5, R7
0x2BB8	0x4627    MOV	R7, R4
0x2BBA	0xB2F4    UXTB	R4, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2023 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83450:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2024 :: 		
; i start address is: 16 (R4)
; fn start address is: 20 (R5)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 4 (R1)
0x2BBC	0x2800    CMP	R0, #0
0x2BBE	0xF000807C  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831285
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
0x2BC2	0x2C04    CMP	R4, #4
0x2BC4	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83462
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 start address is: 8 (R2)
0x2BC6	0xB2E2    UXTB	R2, R4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 end address is: 8 (R2)
0x2BC8	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83463
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83462:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 start address is: 8 (R2)
0x2BCA	0x2204    MOVS	R2, #4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83463:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x2BCC	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2026 :: 		
0x2BCE	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2230 end address is: 8 (R2)
0x2BD0	0x227E    MOVS	R2, #126
0x2BD2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2027 :: 		
; k start address is: 24 (R6)
0x2BD4	0x2664    MOVS	R6, #100
; fn end address is: 20 (R5)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
; i end address is: 16 (R4)
0x2BD6	0xFA5FF984  UXTB	R9, R4
0x2BDA	0x46A8    MOV	R8, R5
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83464:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; i start address is: 36 (R9)
0x2BDC	0xF24032E7  MOVW	R2, #999
0x2BE0	0x4296    CMP	R6, R2
0x2BE2	0xDC66    BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831275
0x2BE4	0x2800    CMP	R0, #0
0x2BE6	0xD064    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831274
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831240:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2028 :: 		
0x2BE8	0x1C4A    ADDS	R2, R1, #1
0x2BEA	0xB212    SXTH	R2, R2
0x2BEC	0x18BB    ADDS	R3, R7, R2
0x2BEE	0x2264    MOVS	R2, #100
0x2BF0	0xFBB6F2F2  UDIV	R2, R6, R2
0x2BF4	0xB2D2    UXTB	R2, R2
0x2BF6	0x3230    ADDS	R2, #48
0x2BF8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2029 :: 		
0x2BFA	0x1C8A    ADDS	R2, R1, #2
0x2BFC	0xB212    SXTH	R2, R2
0x2BFE	0x18BD    ADDS	R5, R7, R2
0x2C00	0x220A    MOVS	R2, #10
0x2C02	0xFBB6F4F2  UDIV	R4, R6, R2
0x2C06	0xB2E4    UXTB	R4, R4
0x2C08	0x230A    MOVS	R3, #10
0x2C0A	0xFBB4F2F3  UDIV	R2, R4, R3
0x2C0E	0xFB034212  MLS	R2, R3, R2, R4
0x2C12	0xB2D2    UXTB	R2, R2
0x2C14	0x3230    ADDS	R2, #48
0x2C16	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2030 :: 		
0x2C18	0x1CCA    ADDS	R2, R1, #3
0x2C1A	0xB212    SXTH	R2, R2
0x2C1C	0x18BC    ADDS	R4, R7, R2
0x2C1E	0x230A    MOVS	R3, #10
0x2C20	0xFBB6F2F3  UDIV	R2, R6, R3
0x2C24	0xFB036212  MLS	R2, R3, R2, R6
0x2C28	0xB2D2    UXTB	R2, R2
0x2C2A	0x3230    ADDS	R2, #48
0x2C2C	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2031 :: 		
0x2C2E	0xF88D9004  STRB	R9, [SP, #4]
0x2C32	0xF8CD8008  STR	R8, [SP, #8]
0x2C36	0x9703    STR	R7, [SP, #12]
0x2C38	0xF88D1010  STRB	R1, [SP, #16]
0x2C3C	0xF88D6011  STRB	R6, [SP, #17]
0x2C40	0x2100    MOVS	R1, #0
0x2C42	0x4638    MOV	R0, R7
0x2C44	0xF7FEFE46  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x2C48	0xF89D6011  LDRB	R6, [SP, #17]
0x2C4C	0xF89D1010  LDRB	R1, [SP, #16]
0x2C50	0x9F03    LDR	R7, [SP, #12]
0x2C52	0xF8DD8008  LDR	R8, [SP, #8]
0x2C56	0xF89D9004  LDRB	R9, [SP, #4]
; state start address is: 12 (R3)
0x2C5A	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2032 :: 		
0x2C5C	0xF1B03FFF  CMP	R0, #-1
0x2C60	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2033 :: 		
0x2C62	0x20FF    MOVS	R0, #-1
0x2C64	0xB240    SXTB	R0, R0
0x2C66	0xE218    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2034 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
0x2C68	0x2B01    CMP	R3, #1
0x2C6A	0xD11E    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470
;__Lib_FAT32_STM32_M3_M4_M7.c, 2035 :: 		
0x2C6C	0xF88D3004  STRB	R3, [SP, #4]
0x2C70	0xF88D9005  STRB	R9, [SP, #5]
0x2C74	0xF8CD8008  STR	R8, [SP, #8]
0x2C78	0x9703    STR	R7, [SP, #12]
0x2C7A	0xF88D1010  STRB	R1, [SP, #16]
0x2C7E	0xF88D6011  STRB	R6, [SP, #17]
0x2C82	0x4640    MOV	R0, R8
0x2C84	0xF7FFF9D0  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x2C88	0xF89D6011  LDRB	R6, [SP, #17]
0x2C8C	0xF89D1010  LDRB	R1, [SP, #16]
0x2C90	0x9F03    LDR	R7, [SP, #12]
0x2C92	0xF8DD8008  LDR	R8, [SP, #8]
0x2C96	0xF89D9005  LDRB	R9, [SP, #5]
0x2C9A	0xF99D3004  LDRSB	R3, [SP, #4]
0x2C9E	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2036 :: 		
0x2CA2	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2037 :: 		
0x2CA4	0xF99D0014  LDRSB	R0, [SP, #20]
0x2CA8	0xE1F7    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2038 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2027 :: 		
0x2CAA	0x1C76    ADDS	R6, R6, #1
0x2CAC	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2039 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x2CAE	0xB258    SXTB	R0, R3
0x2CB0	0xE794    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83464
;__Lib_FAT32_STM32_M3_M4_M7.c, 2027 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831275:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831274:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
0x2CB2	0x463C    MOV	R4, R7
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x2CB4	0xFA5FF789  UXTB	R7, R9
0x2CB8	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83461
; i end address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831285:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2024 :: 		
0x2CBA	0xF88D4004  STRB	R4, [SP, #4]
0x2CBE	0x463C    MOV	R4, R7
0x2CC0	0x46A8    MOV	R8, R5
0x2CC2	0xF89D7004  LDRB	R7, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83461:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 16 (R4)
; fn start address is: 32 (R8)
; i start address is: 28 (R7)
0x2CC6	0x2800    CMP	R0, #0
0x2CC8	0xF0008099  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831286
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2042 :: 		
0x2CCC	0x2F03    CMP	R7, #3
0x2CCE	0xDA01    BGE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83473
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 start address is: 12 (R3)
0x2CD0	0xB2FB    UXTB	R3, R7
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 end address is: 12 (R3)
0x2CD2	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83474
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83473:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 start address is: 12 (R3)
0x2CD4	0x2303    MOVS	R3, #3
0x2CD6	0xB21B    SXTH	R3, R3
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83474:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 start address is: 12 (R3)
; temp start address is: 4 (R1)
0x2CD8	0xB2D9    UXTB	R1, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
0x2CDA	0xB2DA    UXTB	R2, R3
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2258 end address is: 12 (R3)
0x2CDC	0x18A3    ADDS	R3, R4, R2
0x2CDE	0x227E    MOVS	R2, #126
0x2CE0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2044 :: 		
; k start address is: 24 (R6)
0x2CE2	0x26E8    MOVS	R6, #232
; n83 end address is: 16 (R4)
; i end address is: 28 (R7)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
0x2CE4	0x46A1    MOV	R9, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83475:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; i start address is: 28 (R7)
; fn start address is: 32 (R8)
; n83 start address is: 36 (R9)
; state start address is: 0 (R0)
0x2CE6	0xF242720F  MOVW	R2, #9999
0x2CEA	0x4296    CMP	R6, R2
0x2CEC	0xF3008081  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831277
0x2CF0	0x2800    CMP	R0, #0
0x2CF2	0xF000807E  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831276
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831239:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2045 :: 		
0x2CF6	0x1C4A    ADDS	R2, R1, #1
0x2CF8	0xB212    SXTH	R2, R2
0x2CFA	0xEB090302  ADD	R3, R9, R2, LSL #0
0x2CFE	0xF24032E8  MOVW	R2, #1000
0x2D02	0xB212    SXTH	R2, R2
0x2D04	0xFB96F2F2  SDIV	R2, R6, R2
0x2D08	0xB212    SXTH	R2, R2
0x2D0A	0x3230    ADDS	R2, #48
0x2D0C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2046 :: 		
0x2D0E	0x1C8A    ADDS	R2, R1, #2
0x2D10	0xB212    SXTH	R2, R2
0x2D12	0xEB090502  ADD	R5, R9, R2, LSL #0
0x2D16	0x2264    MOVS	R2, #100
0x2D18	0xFBB6F4F2  UDIV	R4, R6, R2
0x2D1C	0xB2E4    UXTB	R4, R4
0x2D1E	0x230A    MOVS	R3, #10
0x2D20	0xFBB4F2F3  UDIV	R2, R4, R3
0x2D24	0xFB034212  MLS	R2, R3, R2, R4
0x2D28	0xB2D2    UXTB	R2, R2
0x2D2A	0x3230    ADDS	R2, #48
0x2D2C	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2047 :: 		
0x2D2E	0x1CCA    ADDS	R2, R1, #3
0x2D30	0xB212    SXTH	R2, R2
0x2D32	0xEB090502  ADD	R5, R9, R2, LSL #0
0x2D36	0x220A    MOVS	R2, #10
0x2D38	0xFBB6F4F2  UDIV	R4, R6, R2
0x2D3C	0xB2E4    UXTB	R4, R4
0x2D3E	0x230A    MOVS	R3, #10
0x2D40	0xFBB4F2F3  UDIV	R2, R4, R3
0x2D44	0xFB034212  MLS	R2, R3, R2, R4
0x2D48	0xB2D2    UXTB	R2, R2
0x2D4A	0x3230    ADDS	R2, #48
0x2D4C	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2048 :: 		
0x2D4E	0x1D0A    ADDS	R2, R1, #4
0x2D50	0xB212    SXTH	R2, R2
0x2D52	0xEB090402  ADD	R4, R9, R2, LSL #0
0x2D56	0x230A    MOVS	R3, #10
0x2D58	0xFBB6F2F3  UDIV	R2, R6, R3
0x2D5C	0xFB036212  MLS	R2, R3, R2, R6
0x2D60	0xB2D2    UXTB	R2, R2
0x2D62	0x3230    ADDS	R2, #48
0x2D64	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2049 :: 		
0x2D66	0xF8CD9004  STR	R9, [SP, #4]
0x2D6A	0xF8CD8008  STR	R8, [SP, #8]
0x2D6E	0xF88D700C  STRB	R7, [SP, #12]
0x2D72	0xF88D100D  STRB	R1, [SP, #13]
0x2D76	0xF88D600E  STRB	R6, [SP, #14]
0x2D7A	0x2100    MOVS	R1, #0
0x2D7C	0x4648    MOV	R0, R9
0x2D7E	0xF7FEFDA9  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x2D82	0xF89D600E  LDRB	R6, [SP, #14]
0x2D86	0xF89D100D  LDRB	R1, [SP, #13]
0x2D8A	0xF89D700C  LDRB	R7, [SP, #12]
0x2D8E	0xF8DD8008  LDR	R8, [SP, #8]
0x2D92	0xF8DD9004  LDR	R9, [SP, #4]
; state start address is: 12 (R3)
0x2D96	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2050 :: 		
0x2D98	0xF1B03FFF  CMP	R0, #-1
0x2D9C	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2051 :: 		
0x2D9E	0x20FF    MOVS	R0, #-1
0x2DA0	0xB240    SXTB	R0, R0
0x2DA2	0xE17A    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2052 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
0x2DA4	0x2B01    CMP	R3, #1
0x2DA6	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481
;__Lib_FAT32_STM32_M3_M4_M7.c, 2053 :: 		
0x2DA8	0xF88D3004  STRB	R3, [SP, #4]
0x2DAC	0xF8CD9008  STR	R9, [SP, #8]
0x2DB0	0xF8CD800C  STR	R8, [SP, #12]
0x2DB4	0xF88D7010  STRB	R7, [SP, #16]
0x2DB8	0xF88D1011  STRB	R1, [SP, #17]
0x2DBC	0xF88D6012  STRB	R6, [SP, #18]
0x2DC0	0x4640    MOV	R0, R8
0x2DC2	0xF7FFF931  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x2DC6	0xF89D6012  LDRB	R6, [SP, #18]
0x2DCA	0xF89D1011  LDRB	R1, [SP, #17]
0x2DCE	0xF89D7010  LDRB	R7, [SP, #16]
0x2DD2	0xF8DD800C  LDR	R8, [SP, #12]
0x2DD6	0xF8DD9008  LDR	R9, [SP, #8]
0x2DDA	0xF99D3004  LDRSB	R3, [SP, #4]
0x2DDE	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2054 :: 		
0x2DE2	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2055 :: 		
0x2DE4	0xF99D0014  LDRSB	R0, [SP, #20]
0x2DE8	0xE157    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2056 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2044 :: 		
0x2DEA	0x1C76    ADDS	R6, R6, #1
0x2DEC	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2057 :: 		
0x2DEE	0xB258    SXTB	R0, R3
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x2DF0	0xE779    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83475
;__Lib_FAT32_STM32_M3_M4_M7.c, 2044 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831277:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831276:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2058 :: 		
0x2DF2	0x4644    MOV	R4, R8
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 0 (R0)
0x2DF4	0xFA5FF881  UXTB	R8, R1
0x2DF8	0xB2F9    UXTB	R1, R7
0x2DFA	0x464F    MOV	R7, R9
0x2DFC	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83472
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831286:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
0x2DFE	0x9401    STR	R4, [SP, #4]
0x2E00	0x4644    MOV	R4, R8
0x2E02	0xFA5FF881  UXTB	R8, R1
0x2E06	0xB2F9    UXTB	R1, R7
0x2E08	0x9F01    LDR	R7, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2058 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83472:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
0x2E0A	0x2800    CMP	R0, #0
0x2E0C	0xF0008098  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831287
; temp end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2060 :: 		
0x2E10	0x2902    CMP	R1, #2
0x2E12	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83484
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 start address is: 8 (R2)
0x2E14	0xB2CA    UXTB	R2, R1
; i end address is: 4 (R1)
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 end address is: 8 (R2)
0x2E16	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83485
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83484:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 start address is: 8 (R2)
0x2E18	0x2202    MOVS	R2, #2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83485:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x2E1A	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2061 :: 		
0x2E1C	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2292 end address is: 8 (R2)
0x2E1E	0x227E    MOVS	R2, #126
0x2E20	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2062 :: 		
; k start address is: 24 (R6)
0x2E22	0x2610    MOVS	R6, #16
; fn end address is: 16 (R4)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
0x2E24	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83486:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
0x2E26	0x4A9F    LDR	R2, [PC, #636]
0x2E28	0x4296    CMP	R6, R2
0x2E2A	0xF3008083  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831279
0x2E2E	0x2800    CMP	R0, #0
0x2E30	0xF0008080  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831278
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831238:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2063 :: 		
0x2E34	0x1C4A    ADDS	R2, R1, #1
0x2E36	0xB212    SXTH	R2, R2
0x2E38	0x18BB    ADDS	R3, R7, R2
0x2E3A	0xF2427210  MOVW	R2, #10000
0x2E3E	0xB212    SXTH	R2, R2
0x2E40	0xFB96F2F2  SDIV	R2, R6, R2
0x2E44	0xB212    SXTH	R2, R2
0x2E46	0x3230    ADDS	R2, #48
0x2E48	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2064 :: 		
0x2E4A	0x1C8A    ADDS	R2, R1, #2
0x2E4C	0xB212    SXTH	R2, R2
0x2E4E	0x18BD    ADDS	R5, R7, R2
0x2E50	0xF24032E8  MOVW	R2, #1000
0x2E54	0xB212    SXTH	R2, R2
0x2E56	0xFB96F4F2  SDIV	R4, R6, R2
0x2E5A	0xB224    SXTH	R4, R4
0x2E5C	0x230A    MOVS	R3, #10
0x2E5E	0xB21B    SXTH	R3, R3
0x2E60	0xFB94F2F3  SDIV	R2, R4, R3
0x2E64	0xFB034212  MLS	R2, R3, R2, R4
0x2E68	0xB212    SXTH	R2, R2
0x2E6A	0x3230    ADDS	R2, #48
0x2E6C	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2065 :: 		
0x2E6E	0x1CCA    ADDS	R2, R1, #3
0x2E70	0xB212    SXTH	R2, R2
0x2E72	0x18BD    ADDS	R5, R7, R2
0x2E74	0x2264    MOVS	R2, #100
0x2E76	0xFBB6F4F2  UDIV	R4, R6, R2
0x2E7A	0xB2E4    UXTB	R4, R4
0x2E7C	0x230A    MOVS	R3, #10
0x2E7E	0xFBB4F2F3  UDIV	R2, R4, R3
0x2E82	0xFB034212  MLS	R2, R3, R2, R4
0x2E86	0xB2D2    UXTB	R2, R2
0x2E88	0x3230    ADDS	R2, #48
0x2E8A	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2066 :: 		
0x2E8C	0x1D0A    ADDS	R2, R1, #4
0x2E8E	0xB212    SXTH	R2, R2
0x2E90	0x18BD    ADDS	R5, R7, R2
0x2E92	0x220A    MOVS	R2, #10
0x2E94	0xFBB6F4F2  UDIV	R4, R6, R2
0x2E98	0xB2E4    UXTB	R4, R4
0x2E9A	0x230A    MOVS	R3, #10
0x2E9C	0xFBB4F2F3  UDIV	R2, R4, R3
0x2EA0	0xFB034212  MLS	R2, R3, R2, R4
0x2EA4	0xB2D2    UXTB	R2, R2
0x2EA6	0x3230    ADDS	R2, #48
0x2EA8	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2067 :: 		
0x2EAA	0x1D4A    ADDS	R2, R1, #5
0x2EAC	0xB212    SXTH	R2, R2
0x2EAE	0x18BC    ADDS	R4, R7, R2
0x2EB0	0x230A    MOVS	R3, #10
0x2EB2	0xFBB6F2F3  UDIV	R2, R6, R3
0x2EB6	0xFB036212  MLS	R2, R3, R2, R6
0x2EBA	0xB2D2    UXTB	R2, R2
0x2EBC	0x3230    ADDS	R2, #48
0x2EBE	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2068 :: 		
0x2EC0	0xF8CD8004  STR	R8, [SP, #4]
0x2EC4	0x9702    STR	R7, [SP, #8]
0x2EC6	0xF88D100C  STRB	R1, [SP, #12]
0x2ECA	0xF88D600D  STRB	R6, [SP, #13]
0x2ECE	0x2100    MOVS	R1, #0
0x2ED0	0x4638    MOV	R0, R7
0x2ED2	0xF7FEFCFF  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x2ED6	0xF89D600D  LDRB	R6, [SP, #13]
0x2EDA	0xF89D100C  LDRB	R1, [SP, #12]
0x2EDE	0x9F02    LDR	R7, [SP, #8]
0x2EE0	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x2EE4	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2069 :: 		
0x2EE6	0xF1B03FFF  CMP	R0, #-1
0x2EEA	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2070 :: 		
0x2EEC	0x20FF    MOVS	R0, #-1
0x2EEE	0xB240    SXTB	R0, R0
0x2EF0	0xE0D3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2071 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
0x2EF2	0x2B01    CMP	R3, #1
0x2EF4	0xD11A    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492
;__Lib_FAT32_STM32_M3_M4_M7.c, 2072 :: 		
0x2EF6	0xF88D3004  STRB	R3, [SP, #4]
0x2EFA	0xF8CD8008  STR	R8, [SP, #8]
0x2EFE	0x9703    STR	R7, [SP, #12]
0x2F00	0xF88D1010  STRB	R1, [SP, #16]
0x2F04	0xF88D6011  STRB	R6, [SP, #17]
0x2F08	0x4640    MOV	R0, R8
0x2F0A	0xF7FFF88D  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x2F0E	0xF89D6011  LDRB	R6, [SP, #17]
0x2F12	0xF89D1010  LDRB	R1, [SP, #16]
0x2F16	0x9F03    LDR	R7, [SP, #12]
0x2F18	0xF8DD8008  LDR	R8, [SP, #8]
0x2F1C	0xF99D3004  LDRSB	R3, [SP, #4]
0x2F20	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2073 :: 		
0x2F24	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2074 :: 		
0x2F26	0xF99D0014  LDRSB	R0, [SP, #20]
0x2F2A	0xE0B6    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2075 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2062 :: 		
0x2F2C	0x1C76    ADDS	R6, R6, #1
0x2F2E	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2076 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x2F30	0xB258    SXTB	R0, R3
0x2F32	0xE778    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83486
;__Lib_FAT32_STM32_M3_M4_M7.c, 2062 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831279:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831278:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2077 :: 		
0x2F34	0xF88D1004  STRB	R1, [SP, #4]
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x2F38	0x4641    MOV	R1, R8
0x2F3A	0xF89D8004  LDRB	R8, [SP, #4]
0x2F3E	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83483
; temp end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831287:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
0x2F40	0x4621    MOV	R1, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 2077 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83483:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2078 :: 		
; temp start address is: 32 (R8)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x2F42	0x2800    CMP	R0, #0
0x2F44	0xF000809D  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831288
;__Lib_FAT32_STM32_M3_M4_M7.c, 2079 :: 		
0x2F48	0x1C7B    ADDS	R3, R7, #1
0x2F4A	0x227E    MOVS	R2, #126
0x2F4C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2080 :: 		
; k start address is: 24 (R6)
0x2F4E	0x26A0    MOVS	R6, #160
; k end address is: 24 (R6)
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83495:
; k start address is: 24 (R6)
; fn start address is: 4 (R1)
; fn end address is: 4 (R1)
; n83 start address is: 28 (R7)
; n83 end address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
; temp end address is: 32 (R8)
0x2F50	0x4A55    LDR	R2, [PC, #340]
0x2F52	0x4296    CMP	R6, R2
0x2F54	0xF3008094  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831281
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x2F58	0x2800    CMP	R0, #0
0x2F5A	0xF0008091  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831280
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831237:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2081 :: 		
0x2F5E	0xF1080202  ADD	R2, R8, #2
0x2F62	0xB212    SXTH	R2, R2
0x2F64	0x18BB    ADDS	R3, R7, R2
0x2F66	0x4A51    LDR	R2, [PC, #324]
0x2F68	0xFB96F2F2  SDIV	R2, R6, R2
0x2F6C	0x3230    ADDS	R2, #48
0x2F6E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2082 :: 		
0x2F70	0xF1080203  ADD	R2, R8, #3
0x2F74	0xB212    SXTH	R2, R2
0x2F76	0x18BD    ADDS	R5, R7, R2
0x2F78	0xF2427210  MOVW	R2, #10000
0x2F7C	0xB212    SXTH	R2, R2
0x2F7E	0xFB96F4F2  SDIV	R4, R6, R2
0x2F82	0xB224    SXTH	R4, R4
0x2F84	0x230A    MOVS	R3, #10
0x2F86	0xB21B    SXTH	R3, R3
0x2F88	0xFB94F2F3  SDIV	R2, R4, R3
0x2F8C	0xFB034212  MLS	R2, R3, R2, R4
0x2F90	0xB212    SXTH	R2, R2
0x2F92	0x3230    ADDS	R2, #48
0x2F94	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2083 :: 		
0x2F96	0xF1080204  ADD	R2, R8, #4
0x2F9A	0xB212    SXTH	R2, R2
0x2F9C	0x18BD    ADDS	R5, R7, R2
0x2F9E	0xF24032E8  MOVW	R2, #1000
0x2FA2	0xB212    SXTH	R2, R2
0x2FA4	0xFB96F4F2  SDIV	R4, R6, R2
0x2FA8	0xB224    SXTH	R4, R4
0x2FAA	0x230A    MOVS	R3, #10
0x2FAC	0xB21B    SXTH	R3, R3
0x2FAE	0xFB94F2F3  SDIV	R2, R4, R3
0x2FB2	0xFB034212  MLS	R2, R3, R2, R4
0x2FB6	0xB212    SXTH	R2, R2
0x2FB8	0x3230    ADDS	R2, #48
0x2FBA	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2084 :: 		
0x2FBC	0xF1080205  ADD	R2, R8, #5
0x2FC0	0xB212    SXTH	R2, R2
0x2FC2	0x18BD    ADDS	R5, R7, R2
0x2FC4	0x2264    MOVS	R2, #100
0x2FC6	0xFBB6F4F2  UDIV	R4, R6, R2
0x2FCA	0xB2E4    UXTB	R4, R4
0x2FCC	0x230A    MOVS	R3, #10
0x2FCE	0xFBB4F2F3  UDIV	R2, R4, R3
0x2FD2	0xFB034212  MLS	R2, R3, R2, R4
0x2FD6	0xB2D2    UXTB	R2, R2
0x2FD8	0x3230    ADDS	R2, #48
0x2FDA	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2085 :: 		
0x2FDC	0xF1080206  ADD	R2, R8, #6
0x2FE0	0xB212    SXTH	R2, R2
0x2FE2	0x18BD    ADDS	R5, R7, R2
0x2FE4	0x220A    MOVS	R2, #10
0x2FE6	0xFBB6F4F2  UDIV	R4, R6, R2
0x2FEA	0xB2E4    UXTB	R4, R4
0x2FEC	0x230A    MOVS	R3, #10
0x2FEE	0xFBB4F2F3  UDIV	R2, R4, R3
0x2FF2	0xFB034212  MLS	R2, R3, R2, R4
0x2FF6	0xB2D2    UXTB	R2, R2
0x2FF8	0x3230    ADDS	R2, #48
0x2FFA	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2086 :: 		
0x2FFC	0xF1080207  ADD	R2, R8, #7
0x3000	0xB212    SXTH	R2, R2
0x3002	0x18BC    ADDS	R4, R7, R2
0x3004	0x230A    MOVS	R3, #10
0x3006	0xFBB6F2F3  UDIV	R2, R6, R3
0x300A	0xFB036212  MLS	R2, R3, R2, R6
0x300E	0xB2D2    UXTB	R2, R2
0x3010	0x3230    ADDS	R2, #48
0x3012	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2087 :: 		
0x3014	0xF88D8004  STRB	R8, [SP, #4]
0x3018	0x9702    STR	R7, [SP, #8]
0x301A	0x9103    STR	R1, [SP, #12]
0x301C	0xF88D6010  STRB	R6, [SP, #16]
0x3020	0x2100    MOVS	R1, #0
0x3022	0x4638    MOV	R0, R7
0x3024	0xF7FEFC56  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x3028	0xF89D6010  LDRB	R6, [SP, #16]
0x302C	0x9903    LDR	R1, [SP, #12]
0x302E	0x9F02    LDR	R7, [SP, #8]
0x3030	0xF89D8004  LDRB	R8, [SP, #4]
; state start address is: 12 (R3)
0x3034	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2088 :: 		
0x3036	0xF1B03FFF  CMP	R0, #-1
0x303A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2089 :: 		
0x303C	0x20FF    MOVS	R0, #-1
0x303E	0xB240    SXTB	R0, R0
0x3040	0xE02B    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2090 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x3042	0x2B01    CMP	R3, #1
0x3044	0xD118    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501
;__Lib_FAT32_STM32_M3_M4_M7.c, 2091 :: 		
0x3046	0xF88D3004  STRB	R3, [SP, #4]
0x304A	0xF88D8005  STRB	R8, [SP, #5]
0x304E	0x9702    STR	R7, [SP, #8]
0x3050	0x9103    STR	R1, [SP, #12]
0x3052	0xF88D6010  STRB	R6, [SP, #16]
0x3056	0x4608    MOV	R0, R1
0x3058	0xF7FEFFE6  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x305C	0xF89D6010  LDRB	R6, [SP, #16]
0x3060	0x9903    LDR	R1, [SP, #12]
0x3062	0x9F02    LDR	R7, [SP, #8]
0x3064	0xF89D8005  LDRB	R8, [SP, #5]
0x3068	0xF99D3004  LDRSB	R3, [SP, #4]
0x306C	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2092 :: 		
0x3070	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2093 :: 		
0x3072	0xF99D0014  LDRSB	R0, [SP, #20]
0x3076	0xE010    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2094 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2080 :: 		
0x3078	0x1C76    ADDS	R6, R6, #1
0x307A	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2095 :: 		
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x307C	0xB258    SXTB	R0, R3
0x307E	0xE767    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83495
;__Lib_FAT32_STM32_M3_M4_M7.c, 2080 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831281:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831280:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
0x3080	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83494
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831288:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2078 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83494:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2097 :: 		
; state start address is: 0 (R0)
0x3082	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83503
; state end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2098 :: 		
0x3084	0x23BF    MOVS	R3, #-65
0x3086	0xB25B    SXTB	R3, R3
0x3088	0x4A09    LDR	R2, [PC, #36]
0x308A	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2099 :: 		
0x308C	0x20FF    MOVS	R0, #-1
0x308E	0xB240    SXTB	R0, R0
0x3090	0xE003    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2100 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83503:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2101 :: 		
0x3092	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83504
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2102 :: 		
0x3094	0x20FF    MOVS	R0, #-1
0x3096	0xB240    SXTB	R0, R0
0x3098	0xE7FF    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2103 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83504:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2104 :: 		
L_end_fileNameToName83:
0x309A	0xF8DDE000  LDR	LR, [SP, #0]
0x309E	0xB007    ADD	SP, SP, #28
0x30A0	0x4770    BX	LR
0x30A2	0xBF00    NOP
0x30A4	0x869F0001  	#99999
0x30A8	0x423F000F  	#999999
0x30AC	0x86A00001  	#100000
0x30B0	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN:
;__Lib_FAT32_STM32_M3_M4_M7.c, 297 :: 		
; name start address is: 0 (R0)
0x259C	0xB082    SUB	SP, SP, #8
0x259E	0xF8CDE000  STR	LR, [SP, #0]
0x25A2	0x4681    MOV	R9, R0
; name end address is: 0 (R0)
; name start address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 304 :: 		
0x25A4	0x2101    MOVS	R1, #1
0x25A6	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 305 :: 		
0x25AA	0x2100    MOVS	R1, #0
0x25AC	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 306 :: 		
0x25B0	0x2100    MOVS	R1, #0
0x25B2	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 307 :: 		
0x25B6	0x2100    MOVS	R1, #0
0x25B8	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 308 :: 		
; fullstop start address is: 32 (R8)
0x25BC	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 309 :: 		
; nameCount start address is: 28 (R7)
0x25C0	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 310 :: 		
; exeCount start address is: 24 (R6)
0x25C2	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 312 :: 		
0x25C4	0xF8991000  LDRB	R1, [R9, #0]
0x25C8	0xB931    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 313 :: 		
0x25CA	0x22C4    MOVS	R2, #-60
0x25CC	0xB252    SXTB	R2, R2
0x25CE	0x496A    LDR	R1, [PC, #424]
0x25D0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 314 :: 		
0x25D2	0x20FF    MOVS	R0, #-1
0x25D4	0xB240    SXTB	R0, R0
0x25D6	0xE0CA    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 315 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40:
;__Lib_FAT32_STM32_M3_M4_M7.c, 317 :: 		
; nameCount start address is: 28 (R7)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
0x25D8	0x4648    MOV	R0, R9
0x25DA	0xF7FEFE03  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 20 (R5)
0x25DE	0xB245    SXTB	R5, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 318 :: 		
; i start address is: 8 (R2)
0x25E0	0x2200    MOVS	R2, #0
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; i end address is: 8 (R2)
; nameCount end address is: 28 (R7)
0x25E2	0xB2D4    UXTB	R4, R2
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41:
; i start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 24 (R6)
; nameCount start address is: 28 (R7)
; fullstop start address is: 32 (R8)
; name start address is: 36 (R9)
0x25E4	0x4648    MOV	R0, R9
0x25E6	0xF7FEFDFD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x25EA	0x4284    CMP	R4, R0
0x25EC	0xDA11    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42
;__Lib_FAT32_STM32_M3_M4_M7.c, 319 :: 		
0x25EE	0xEB090104  ADD	R1, R9, R4, LSL #0
0x25F2	0x7809    LDRB	R1, [R1, #0]
0x25F4	0xB2C8    UXTB	R0, R1
0x25F6	0xF7FEFDE1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter+0
0x25FA	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44
; i end address is: 16 (R4)
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 320 :: 		
0x25FC	0x22C3    MOVS	R2, #-61
0x25FE	0xB252    SXTB	R2, R2
0x2600	0x495D    LDR	R1, [PC, #372]
0x2602	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 321 :: 		
0x2604	0x20FF    MOVS	R0, #-1
0x2606	0xB240    SXTB	R0, R0
0x2608	0xE0B1    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 322 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44:
;__Lib_FAT32_STM32_M3_M4_M7.c, 318 :: 		
; nameCount start address is: 28 (R7)
; len start address is: 20 (R5)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
; i start address is: 16 (R4)
0x260A	0x1C62    ADDS	R2, R4, #1
0x260C	0xB2D2    UXTB	R2, R2
; i end address is: 16 (R4)
; i start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 323 :: 		
; i end address is: 8 (R2)
0x260E	0xB2D4    UXTB	R4, R2
0x2610	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42:
;__Lib_FAT32_STM32_M3_M4_M7.c, 333 :: 		
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
0x2612	0xFA5FFB86  UXTB	R11, R6
0x2616	0xFA5FFA87  UXTB	R10, R7
0x261A	0x464C    MOV	R4, R9
0x261C	0xFA5FF988  UXTB	R9, R8
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45:
; exeCount end address is: 24 (R6)
; name start address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 40 (R10)
; exeCount start address is: 44 (R11)
; len start address is: 20 (R5)
0x2620	0x1E69    SUBS	R1, R5, #1
0x2622	0xB209    SXTH	R1, R1
0x2624	0x1861    ADDS	R1, R4, R1
0x2626	0x7809    LDRB	R1, [R1, #0]
0x2628	0x292E    CMP	R1, #46
0x262A	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46
;__Lib_FAT32_STM32_M3_M4_M7.c, 334 :: 		
0x262C	0x1E69    SUBS	R1, R5, #1
; len end address is: 20 (R5)
; len start address is: 48 (R12)
0x262E	0xFA4FFC81  SXTB	R12, R1
0x2632	0xFA4FF58C  SXTB	R5, R12
; len end address is: 48 (R12)
0x2636	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46:
;__Lib_FAT32_STM32_M3_M4_M7.c, 336 :: 		
; len start address is: 20 (R5)
0x2638	0x2D00    CMP	R5, #0
0x263A	0xDC06    BGT	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 337 :: 		
0x263C	0x22E2    MOVS	R2, #-30
0x263E	0xB252    SXTB	R2, R2
0x2640	0x494D    LDR	R1, [PC, #308]
0x2642	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 338 :: 		
0x2644	0x20FF    MOVS	R0, #-1
0x2646	0xB240    SXTB	R0, R0
0x2648	0xE091    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 339 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47:
;__Lib_FAT32_STM32_M3_M4_M7.c, 341 :: 		
; fullstop start address is: 36 (R9)
; name start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 44 (R11)
; nameCount start address is: 40 (R10)
0x264A	0x4620    MOV	R0, R4
0x264C	0xF7FEFDCA  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x2650	0x4285    CMP	R5, R0
0x2652	0xDA02    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48
;__Lib_FAT32_STM32_M3_M4_M7.c, 342 :: 		
0x2654	0x1962    ADDS	R2, R4, R5
0x2656	0x2100    MOVS	R1, #0
0x2658	0x7011    STRB	R1, [R2, #0]
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48:
;__Lib_FAT32_STM32_M3_M4_M7.c, 345 :: 		
; i start address is: 28 (R7)
0x265A	0x2700    MOVS	R7, #0
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; i end address is: 28 (R7)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
0x265C	0xB26B    SXTB	R3, R5
0x265E	0xFA5FF58B  UXTB	R5, R11
0x2662	0x46A3    MOV	R11, R4
0x2664	0xFA5FF68A  UXTB	R6, R10
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49:
; i start address is: 28 (R7)
; len start address is: 12 (R3)
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
; fullstop start address is: 36 (R9)
; name start address is: 44 (R11)
0x2668	0x429F    CMP	R7, R3
0x266A	0xDA0F    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50
;__Lib_FAT32_STM32_M3_M4_M7.c, 346 :: 		
0x266C	0xEB0B0107  ADD	R1, R11, R7, LSL #0
0x2670	0x7809    LDRB	R1, [R1, #0]
0x2672	0xB2C8    UXTB	R0, R1
0x2674	0xF7FEFA3E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x2678	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52
; i end address is: 28 (R7)
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 347 :: 		
0x267A	0x2001    MOVS	R0, #1
0x267C	0xB240    SXTB	R0, R0
0x267E	0xE076    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52:
;__Lib_FAT32_STM32_M3_M4_M7.c, 345 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 44 (R11)
; i start address is: 28 (R7)
0x2680	0x1C79    ADDS	R1, R7, #1
; i end address is: 28 (R7)
; i start address is: 48 (R12)
0x2682	0xFA5FFC81  UXTB	R12, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 348 :: 		
; i end address is: 48 (R12)
0x2686	0xFA5FF78C  UXTB	R7, R12
0x268A	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50:
;__Lib_FAT32_STM32_M3_M4_M7.c, 353 :: 		
0x268C	0x2B0B    CMP	R3, #11
0x268E	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 354 :: 		
0x2690	0x2001    MOVS	R0, #1
0x2692	0xB240    SXTB	R0, R0
0x2694	0xE06B    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53:
;__Lib_FAT32_STM32_M3_M4_M7.c, 356 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; i start address is: 8 (R2)
; name start address is: 44 (R11)
0x2696	0x2200    MOVS	R2, #0
; name end address is: 44 (R11)
; i end address is: 8 (R2)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x2698	0x465C    MOV	R4, R11
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54:
; name start address is: 16 (R4)
; i start address is: 8 (R2)
; name start address is: 16 (R4)
; name end address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 24 (R6)
; exeCount start address is: 20 (R5)
; len start address is: 12 (R3)
0x269A	0x429A    CMP	R2, R3
0x269C	0xDA4E    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55
; name end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 357 :: 		
; name start address is: 16 (R4)
0x269E	0x18A1    ADDS	R1, R4, R2
0x26A0	0x7809    LDRB	R1, [R1, #0]
0x26A2	0xB2C8    UXTB	R0, R1
0x26A4	0xF7FDFE02  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x26A8	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57
;__Lib_FAT32_STM32_M3_M4_M7.c, 358 :: 		
0x26AA	0x2101    MOVS	R1, #1
0x26AC	0xF88D1005  STRB	R1, [SP, #5]
0x26B0	0xE02D    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57:
;__Lib_FAT32_STM32_M3_M4_M7.c, 359 :: 		
0x26B2	0x18A1    ADDS	R1, R4, R2
0x26B4	0x7809    LDRB	R1, [R1, #0]
0x26B6	0xB2C8    UXTB	R0, R1
0x26B8	0xF7FDFDEC  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x26BC	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59
;__Lib_FAT32_STM32_M3_M4_M7.c, 360 :: 		
0x26BE	0x2101    MOVS	R1, #1
0x26C0	0xF88D1006  STRB	R1, [SP, #6]
0x26C4	0xE023    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59:
;__Lib_FAT32_STM32_M3_M4_M7.c, 361 :: 		
0x26C6	0x18A1    ADDS	R1, R4, R2
0x26C8	0x7809    LDRB	R1, [R1, #0]
0x26CA	0x292E    CMP	R1, #46
0x26CC	0xD11F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61
;__Lib_FAT32_STM32_M3_M4_M7.c, 362 :: 		
0x26CE	0xF1B90F00  CMP	R9, #0
0x26D2	0xD119    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
0x26D4	0xF89D1005  LDRB	R1, [SP, #5]
0x26D8	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1160
0x26DA	0xF89D1006  LDRB	R1, [SP, #6]
0x26DE	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1159
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1158:
;__Lib_FAT32_STM32_M3_M4_M7.c, 364 :: 		
0x26E0	0x2101    MOVS	R1, #1
0x26E2	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1160:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1159:
;__Lib_FAT32_STM32_M3_M4_M7.c, 365 :: 		
; fullstop start address is: 36 (R9)
0x26E6	0xF2400901  MOVW	R9, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 366 :: 		
0x26EA	0x2100    MOVS	R1, #0
0x26EC	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 367 :: 		
0x26F0	0x2100    MOVS	R1, #0
0x26F2	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 368 :: 		
0x26F6	0x2100    MOVS	R1, #0
0x26F8	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 369 :: 		
0x26FC	0xFA5FF885  UXTB	R8, R5
; i end address is: 8 (R2)
; name end address is: 16 (R4)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x2700	0xB2F7    UXTB	R7, R6
0x2702	0xFA5FF089  UXTB	R0, R9
0x2706	0xE011    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56
;__Lib_FAT32_STM32_M3_M4_M7.c, 370 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62:
;__Lib_FAT32_STM32_M3_M4_M7.c, 371 :: 		
0x2708	0x2001    MOVS	R0, #1
0x270A	0xB240    SXTB	R0, R0
0x270C	0xE02F    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 372 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61:
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 16 (R4)
; i start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58:
;__Lib_FAT32_STM32_M3_M4_M7.c, 374 :: 		
0x270E	0xF89D1004  LDRB	R1, [SP, #4]
0x2712	0xB119    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67
;__Lib_FAT32_STM32_M3_M4_M7.c, 375 :: 		
0x2714	0x1C71    ADDS	R1, R6, #1
; nameCount end address is: 24 (R6)
; nameCount start address is: 0 (R0)
0x2716	0xB2C8    UXTB	R0, R1
0x2718	0xB2C1    UXTB	R1, R0
; nameCount end address is: 0 (R0)
0x271A	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67:
;__Lib_FAT32_STM32_M3_M4_M7.c, 377 :: 		
; nameCount start address is: 24 (R6)
0x271C	0x1C6D    ADDS	R5, R5, #1
0x271E	0xB2ED    UXTB	R5, R5
; nameCount end address is: 24 (R6)
; exeCount end address is: 20 (R5)
0x2720	0xB2F1    UXTB	R1, R6
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68:
;__Lib_FAT32_STM32_M3_M4_M7.c, 378 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 4 (R1)
0x2722	0xFA5FF885  UXTB	R8, R5
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
; nameCount end address is: 4 (R1)
0x2726	0xB2CF    UXTB	R7, R1
0x2728	0xFA5FF089  UXTB	R0, R9
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56:
;__Lib_FAT32_STM32_M3_M4_M7.c, 356 :: 		
; fullstop start address is: 0 (R0)
; nameCount start address is: 28 (R7)
; exeCount start address is: 32 (R8)
0x272C	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 378 :: 		
; name end address is: 16 (R4)
; len end address is: 12 (R3)
; fullstop end address is: 0 (R0)
; nameCount end address is: 28 (R7)
; exeCount end address is: 32 (R8)
; i end address is: 4 (R1)
0x272E	0xFA5FF588  UXTB	R5, R8
0x2732	0xB2FE    UXTB	R6, R7
0x2734	0xFA5FF980  UXTB	R9, R0
0x2738	0xB2CA    UXTB	R2, R1
0x273A	0xE7AE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55:
;__Lib_FAT32_STM32_M3_M4_M7.c, 380 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
0x273C	0xF89D1005  LDRB	R1, [SP, #5]
0x2740	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1162
0x2742	0xF89D1006  LDRB	R1, [SP, #6]
0x2746	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1161
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1157:
;__Lib_FAT32_STM32_M3_M4_M7.c, 381 :: 		
0x2748	0x2101    MOVS	R1, #1
0x274A	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 380 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1162:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1161:
;__Lib_FAT32_STM32_M3_M4_M7.c, 383 :: 		
0x274E	0x2E08    CMP	R6, #8
0x2750	0xD802    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1164
; nameCount end address is: 24 (R6)
0x2752	0x2D03    CMP	R5, #3
0x2754	0xD800    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1163
; exeCount end address is: 20 (R5)
0x2756	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1164:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1163:
;__Lib_FAT32_STM32_M3_M4_M7.c, 384 :: 		
0x2758	0x2001    MOVS	R0, #1
0x275A	0xB240    SXTB	R0, R0
0x275C	0xE007    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74:
;__Lib_FAT32_STM32_M3_M4_M7.c, 386 :: 		
0x275E	0xF89D1007  LDRB	R1, [SP, #7]
0x2762	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75
;__Lib_FAT32_STM32_M3_M4_M7.c, 387 :: 		
0x2764	0x2002    MOVS	R0, #2
0x2766	0xB240    SXTB	R0, R0
0x2768	0xE001    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75:
;__Lib_FAT32_STM32_M3_M4_M7.c, 389 :: 		
0x276A	0x2000    MOVS	R0, #0
0x276C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 390 :: 		
L_end_alt_isLFN:
0x276E	0xF8DDE000  LDR	LR, [SP, #0]
0x2772	0xB002    ADD	SP, SP, #8
0x2774	0x4770    BX	LR
0x2776	0xBF00    NOP
0x2778	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter:
;__Lib_FAT32_STM32_M3_M4_M7.c, 293 :: 		
; character start address is: 0 (R0)
0x11BC	0xB081    SUB	SP, SP, #4
0x11BE	0xF8CDE000  STR	LR, [SP, #0]
0x11C2	0xB2C3    UXTB	R3, R0
; character end address is: 0 (R0)
; character start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 294 :: 		
0x11C4	0xB2D8    UXTB	R0, R3
0x11C6	0xF7FFF8BF  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x11CA	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x11CC	0xB2D8    UXTB	R0, R3
; character end address is: 12 (R3)
0x11CE	0xF7FFFC91  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x11D2	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x11D4	0x2100    MOVS	R1, #0
0x11D6	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39:
0x11D8	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38:
0x11DA	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 295 :: 		
L_end_alt_isLfnCharacter:
0x11DC	0xF8DDE000  LDR	LR, [SP, #0]
0x11E0	0xB001    ADD	SP, SP, #4
0x11E2	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 280 :: 		
; character start address is: 0 (R0)
0x0AF4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 282 :: 		
; i start address is: 8 (R2)
0x0AF6	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x0AF8	0x2A08    CMP	R2, #8
0x0AFA	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 283 :: 		
; character start address is: 0 (R0)
0x0AFC	0x4906    LDR	R1, [PC, #24]
0x0AFE	0x1889    ADDS	R1, R1, R2
0x0B00	0x7809    LDRB	R1, [R1, #0]
0x0B02	0x4281    CMP	R1, R0
0x0B04	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 284 :: 		
0x0B06	0x2001    MOVS	R0, #1
0x0B08	0xE003    B	L_end_alt_isLfnSpecific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35:
;__Lib_FAT32_STM32_M3_M4_M7.c, 282 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x0B0A	0x1C52    ADDS	R2, R2, #1
0x0B0C	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 284 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x0B0E	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33:
;__Lib_FAT32_STM32_M3_M4_M7.c, 285 :: 		
0x0B10	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 286 :: 		
L_end_alt_isLfnSpecific:
0x0B12	0xB001    ADD	SP, SP, #4
0x0B14	0x4770    BX	LR
0x0B16	0xBF00    NOP
0x0B18	0x5C1E0000  	__Lib_FAT32_STM32_M3_M4_M7_lfnSpecific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1805 :: 		
0x18D4	0xB086    SUB	SP, SP, #24
0x18D6	0xF8CDE000  STR	LR, [SP, #0]
0x18DA	0x9004    STR	R0, [SP, #16]
0x18DC	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1817 :: 		
0x18DE	0x4A44    LDR	R2, [PC, #272]
0x18E0	0x6812    LDR	R2, [R2, #0]
0x18E2	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1818 :: 		
0x18E4	0x2300    MOVS	R3, #0
0x18E6	0x4A43    LDR	R2, [PC, #268]
0x18E8	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1823 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status364:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1825 :: 		
0x18EA	0x4A43    LDR	R2, [PC, #268]
0x18EC	0x6813    LDR	R3, [R2, #0]
0x18EE	0x9A01    LDR	R2, [SP, #4]
0x18F0	0x429A    CMP	R2, R3
0x18F2	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1236
0x18F4	0x4A41    LDR	R2, [PC, #260]
0x18F6	0x6813    LDR	R3, [R2, #0]
0x18F8	0x9A01    LDR	R2, [SP, #4]
0x18FA	0x429A    CMP	R2, R3
0x18FC	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1235
0x18FE	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status368
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1236:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1235:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1826 :: 		
0x1900	0x23F4    MOVS	R3, #-12
0x1902	0xB25B    SXTB	R3, R3
0x1904	0x4A3E    LDR	R2, [PC, #248]
0x1906	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1827 :: 		
0x1908	0x20FF    MOVS	R0, #-1
0x190A	0xB240    SXTB	R0, R0
0x190C	0xE06C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1828 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status368:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1830 :: 		
0x190E	0x4A3D    LDR	R2, [PC, #244]
0x1910	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1832 :: 		
0x1912	0x9801    LDR	R0, [SP, #4]
0x1914	0xF7FFFE28  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1833 :: 		
0x1918	0xF7FFFE3A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x191C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status369
;__Lib_FAT32_STM32_M3_M4_M7.c, 1834 :: 		
0x191E	0x20FF    MOVS	R0, #-1
0x1920	0xB240    SXTB	R0, R0
0x1922	0xE061    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status369:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1837 :: 		
0x1924	0x2200    MOVS	R2, #0
0x1926	0x9202    STR	R2, [SP, #8]
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status370:
0x1928	0x4A37    LDR	R2, [PC, #220]
0x192A	0x6813    LDR	R3, [R2, #0]
0x192C	0x9A02    LDR	R2, [SP, #8]
0x192E	0x429A    CMP	R2, R3
0x1930	0xD248    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371
;__Lib_FAT32_STM32_M3_M4_M7.c, 1839 :: 		
0x1932	0x4A36    LDR	R2, [PC, #216]
0x1934	0x6813    LDR	R3, [R2, #0]
0x1936	0x9A03    LDR	R2, [SP, #12]
0x1938	0x429A    CMP	R2, R3
0x193A	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status373
;__Lib_FAT32_STM32_M3_M4_M7.c, 1840 :: 		
0x193C	0x4A31    LDR	R2, [PC, #196]
0x193E	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1841 :: 		
0x1940	0xF000FDF8  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x1944	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status374
;__Lib_FAT32_STM32_M3_M4_M7.c, 1842 :: 		
0x1946	0x20FF    MOVS	R0, #-1
0x1948	0xB240    SXTB	R0, R0
0x194A	0xE04D    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status374:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1843 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status373:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1846 :: 		
0x194C	0x220B    MOVS	R2, #11
0x194E	0xB212    SXTH	R2, R2
0x1950	0x9904    LDR	R1, [SP, #16]
0x1952	0x9803    LDR	R0, [SP, #12]
0x1954	0xF7FFF9E8  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp+0
0x1958	0x2800    CMP	R0, #0
0x195A	0xD128    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375
;__Lib_FAT32_STM32_M3_M4_M7.c, 1847 :: 		
0x195C	0xF7FEFCC2  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x1960	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376
;__Lib_FAT32_STM32_M3_M4_M7.c, 1848 :: 		
0x1962	0x20FF    MOVS	R0, #-1
0x1964	0xB240    SXTB	R0, R0
0x1966	0xE03F    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1851 :: 		
0x1968	0x9A05    LDR	R2, [SP, #20]
0x196A	0xB1BA    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377
;__Lib_FAT32_STM32_M3_M4_M7.c, 1852 :: 		
0x196C	0x4A21    LDR	R2, [PC, #132]
0x196E	0x6813    LDR	R3, [R2, #0]
0x1970	0x4A1F    LDR	R2, [PC, #124]
0x1972	0x6812    LDR	R2, [R2, #0]
0x1974	0x9905    LDR	R1, [SP, #20]
0x1976	0x9803    LDR	R0, [SP, #12]
0x1978	0xF000F84A  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x197C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378
;__Lib_FAT32_STM32_M3_M4_M7.c, 1853 :: 		
0x197E	0x20FF    MOVS	R0, #-1
0x1980	0xB240    SXTB	R0, R0
0x1982	0xE031    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1854 :: 		
0x1984	0x9A05    LDR	R2, [SP, #20]
0x1986	0xF5027384  ADD	R3, R2, #264
0x198A	0x4A19    LDR	R2, [PC, #100]
0x198C	0x6812    LDR	R2, [R2, #0]
0x198E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1855 :: 		
0x1990	0x9A05    LDR	R2, [SP, #20]
0x1992	0xF5027386  ADD	R3, R2, #268
0x1996	0x4A17    LDR	R2, [PC, #92]
0x1998	0x6812    LDR	R2, [R2, #0]
0x199A	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1856 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1859 :: 		
0x199C	0x9803    LDR	R0, [SP, #12]
0x199E	0xF7FFFD89  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1860 :: 		
0x19A2	0x9803    LDR	R0, [SP, #12]
0x19A4	0xF7FFFD2C  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1862 :: 		
0x19A8	0x2001    MOVS	R0, #1
0x19AA	0xB240    SXTB	R0, R0
0x19AC	0xE01C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1863 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1864 :: 		
0x19AE	0x9A03    LDR	R2, [SP, #12]
0x19B0	0x3220    ADDS	R2, #32
0x19B2	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1837 :: 		
0x19B4	0x9A02    LDR	R2, [SP, #8]
0x19B6	0x1C52    ADDS	R2, R2, #1
0x19B8	0x9202    STR	R2, [SP, #8]
0x19BA	0x4B0E    LDR	R3, [PC, #56]
0x19BC	0x681A    LDR	R2, [R3, #0]
0x19BE	0x1C52    ADDS	R2, R2, #1
0x19C0	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1865 :: 		
0x19C2	0xE7B1    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status370
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1868 :: 		
0x19C4	0xF7FEFC8E  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x19C8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status379
;__Lib_FAT32_STM32_M3_M4_M7.c, 1869 :: 		
0x19CA	0x20FF    MOVS	R0, #-1
0x19CC	0xB240    SXTB	R0, R0
0x19CE	0xE00B    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status379:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1871 :: 		
0x19D0	0x9801    LDR	R0, [SP, #4]
0x19D2	0xF000FD6F  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x19D6	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1872 :: 		
0x19D8	0xF06F4270  MVN	R2, #-268435456
0x19DC	0x4290    CMP	R0, R2
0x19DE	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380
;__Lib_FAT32_STM32_M3_M4_M7.c, 1873 :: 		
0x19E0	0x2000    MOVS	R0, #0
0x19E2	0xB240    SXTB	R0, R0
0x19E4	0xE000    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1874 :: 		
0x19E6	0xE780    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status364
;__Lib_FAT32_STM32_M3_M4_M7.c, 1875 :: 		
L_end_FAT32_Status:
0x19E8	0xF8DDE000  LDR	LR, [SP, #0]
0x19EC	0xB006    ADD	SP, SP, #24
0x19EE	0x4770    BX	LR
0x19F0	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x19F4	0x08A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x19F8	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x19FC	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x1A00	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x1A04	0x08B02000  	_f32_sector+4
0x1A08	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x1A0C	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp:
;__Lib_FAT32_STM32_M3_M4_M7.c, 193 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0D28	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x0D2A	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0D2E	0x4602    MOV	R2, R0
0x0D30	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 194 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0D34	0xB204    SXTH	R4, R0
0x0D36	0x1E43    SUBS	R3, R0, #1
0x0D38	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x0D3A	0xB15C    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 195 :: 		
; n start address is: 0 (R0)
0x0D3C	0x7814    LDRB	R4, [R2, #0]
0x0D3E	0x780B    LDRB	R3, [R1, #0]
0x0D40	0x429C    CMP	R4, R3
0x0D42	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 196 :: 		
0x0D44	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0D46	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x0D48	0x1AE3    SUB	R3, R4, R3
0x0D4A	0xB218    SXTH	R0, R3
0x0D4C	0xE004    B	L_end_alt_memcmp
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6:
;__Lib_FAT32_STM32_M3_M4_M7.c, 200 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x0D4E	0x1C52    ADDS	R2, R2, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 201 :: 		
0x0D50	0x1C49    ADDS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 202 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0D52	0xE7EF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5:
;__Lib_FAT32_STM32_M3_M4_M7.c, 203 :: 		
0x0D54	0x2000    MOVS	R0, #0
0x0D56	0xB200    SXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 204 :: 		
L_end_alt_memcmp:
0x0D58	0xB001    ADD	SP, SP, #4
0x0D5A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
__Lib_FAT32_STM32_M3_M4_M7_isNotToLong:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2565 :: 		
; len start address is: 0 (R0)
0x32F8	0xB081    SUB	SP, SP, #4
; len end address is: 0 (R0)
; len start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2567 :: 		
0x32FA	0x4909    LDR	R1, [PC, #36]
0x32FC	0x7809    LDRB	R1, [R1, #0]
0x32FE	0x1841    ADDS	R1, R0, R1
0x3300	0xB289    UXTH	R1, R1
; len end address is: 0 (R0)
0x3302	0xF1B10FFF  CMP	R1, #255
0x3306	0xD906    BLS	L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong608
;__Lib_FAT32_STM32_M3_M4_M7.c, 2568 :: 		
0x3308	0x22BE    MOVS	R2, #-66
0x330A	0xB252    SXTB	R2, R2
0x330C	0x4905    LDR	R1, [PC, #20]
0x330E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2569 :: 		
0x3310	0x20FF    MOVS	R0, #-1
0x3312	0xB240    SXTB	R0, R0
0x3314	0xE001    B	L_end_isNotToLong
;__Lib_FAT32_STM32_M3_M4_M7.c, 2570 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong608:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2572 :: 		
0x3316	0x2000    MOVS	R0, #0
0x3318	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2573 :: 		
L_end_isNotToLong:
0x331A	0xB001    ADD	SP, SP, #4
0x331C	0x4770    BX	LR
0x331E	0xBF00    NOP
0x3320	0x0C782000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+256
0x3324	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 681 :: 		
; fn start address is: 0 (R0)
0x3A40	0xB081    SUB	SP, SP, #4
0x3A42	0xF8CDE000  STR	LR, [SP, #0]
0x3A46	0x4604    MOV	R4, R0
; fn end address is: 0 (R0)
; fn start address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 682 :: 		
0x3A48	0x4620    MOV	R0, R4
0x3A4A	0xF7FDFBCB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x3A4E	0x2808    CMP	R0, #8
0x3A50	0xDC01    BGT	L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 683 :: 		
0x3A52	0x2001    MOVS	R0, #1
0x3A54	0xE00B    B	L_end_LE_needNodes
L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132:
;__Lib_FAT32_STM32_M3_M4_M7.c, 684 :: 		
; fn start address is: 16 (R4)
0x3A56	0x4620    MOV	R0, R4
; fn end address is: 16 (R4)
0x3A58	0xF7FDFBC4  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x3A5C	0x1E42    SUBS	R2, R0, #1
0x3A5E	0xB212    SXTH	R2, R2
0x3A60	0x210D    MOVS	R1, #13
0x3A62	0xB209    SXTH	R1, R1
0x3A64	0xFB92F1F1  SDIV	R1, R2, R1
0x3A68	0xB209    SXTH	R1, R1
0x3A6A	0x1C49    ADDS	R1, R1, #1
0x3A6C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 685 :: 		
L_end_LE_needNodes:
0x3A6E	0xF8DDE000  LDR	LR, [SP, #0]
0x3A72	0xB001    ADD	SP, SP, #4
0x3A74	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2330 :: 		
0x3868	0xB08C    SUB	SP, SP, #48
0x386A	0xF8CDE000  STR	LR, [SP, #0]
0x386E	0xF88D0024  STRB	R0, [SP, #36]
0x3872	0x910A    STR	R1, [SP, #40]
0x3874	0x920B    STR	R2, [SP, #44]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2338 :: 		
0x3876	0x4B6A    LDR	R3, [PC, #424]
0x3878	0x681B    LDR	R3, [R3, #0]
0x387A	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2339 :: 		
0x387C	0x2300    MOVS	R3, #0
0x387E	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2341 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes554:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2343 :: 		
0x3882	0x4B68    LDR	R3, [PC, #416]
0x3884	0x681C    LDR	R4, [R3, #0]
0x3886	0x9B04    LDR	R3, [SP, #16]
0x3888	0x42A3    CMP	R3, R4
0x388A	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1310
0x388C	0x4B66    LDR	R3, [PC, #408]
0x388E	0x681C    LDR	R4, [R3, #0]
0x3890	0x9B04    LDR	R3, [SP, #16]
0x3892	0x42A3    CMP	R3, R4
0x3894	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1309
0x3896	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes558
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1310:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1309:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2344 :: 		
0x3898	0x24F4    MOVS	R4, #-12
0x389A	0xB264    SXTB	R4, R4
0x389C	0x4B63    LDR	R3, [PC, #396]
0x389E	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2345 :: 		
0x38A0	0x20FF    MOVS	R0, #-1
0x38A2	0xB240    SXTB	R0, R0
0x38A4	0xE0B8    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2346 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes558:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2348 :: 		
; pDE start address is: 8 (R2)
0x38A6	0x4A62    LDR	R2, [PC, #392]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2350 :: 		
0x38A8	0x9201    STR	R2, [SP, #4]
0x38AA	0x9804    LDR	R0, [SP, #16]
0x38AC	0xF7FDFE5C  BL	_FAT32_ClustToSect+0
0x38B0	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2352 :: 		
0x38B2	0xF7FCFF57  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x38B6	0x9A01    LDR	R2, [SP, #4]
0x38B8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes559
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2353 :: 		
0x38BA	0x20FF    MOVS	R0, #-1
0x38BC	0xB240    SXTB	R0, R0
0x38BE	0xE0AB    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2354 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes559:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2356 :: 		
; pDE start address is: 8 (R2)
; ent start address is: 4 (R1)
0x38C0	0x2100    MOVS	R1, #0
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
0x38C2	0x4690    MOV	R8, R2
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes560:
; ent start address is: 4 (R1)
; pDE start address is: 32 (R8)
0x38C4	0x4B5B    LDR	R3, [PC, #364]
0x38C6	0x681B    LDR	R3, [R3, #0]
0x38C8	0x4299    CMP	R1, R3
0x38CA	0xD24D    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes561
;__Lib_FAT32_STM32_M3_M4_M7.c, 2358 :: 		
0x38CC	0x4B5A    LDR	R3, [PC, #360]
0x38CE	0x681B    LDR	R3, [R3, #0]
0x38D0	0x4598    CMP	R8, R3
0x38D2	0xD110    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1315
; pDE end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2359 :: 		
0x38D4	0x9B07    LDR	R3, [SP, #28]
0x38D6	0x1C5B    ADDS	R3, R3, #1
0x38D8	0x9307    STR	R3, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2360 :: 		
; pDE start address is: 8 (R2)
0x38DA	0x4A55    LDR	R2, [PC, #340]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2361 :: 		
0x38DC	0x9201    STR	R2, [SP, #4]
0x38DE	0x9102    STR	R1, [SP, #8]
0x38E0	0x4618    MOV	R0, R3
0x38E2	0xF7FCFF3F  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x38E6	0x9902    LDR	R1, [SP, #8]
0x38E8	0x9A01    LDR	R2, [SP, #4]
0x38EA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes564
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2362 :: 		
0x38EC	0x20FF    MOVS	R0, #-1
0x38EE	0xB240    SXTB	R0, R0
0x38F0	0xE092    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2363 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes564:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2364 :: 		
; pDE start address is: 8 (R2)
0x38F2	0x4610    MOV	R0, R2
; pDE end address is: 8 (R2)
; ent start address is: 4 (R1)
0x38F4	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1315:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2358 :: 		
0x38F6	0x4640    MOV	R0, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 2364 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2367 :: 		
; pDE start address is: 0 (R0)
0x38F8	0x7803    LDRB	R3, [R0, #0]
0x38FA	0x2BE5    CMP	R3, #229
0x38FC	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1312
0x38FE	0x7803    LDRB	R3, [R0, #0]
0x3900	0x2B20    CMP	R3, #32
0x3902	0xDB00    BLT	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1311
0x3904	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1305
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1312:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1311:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2368 :: 		
0x3906	0x7803    LDRB	R3, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2370 :: 		
0x3908	0x2B14    CMP	R3, #20
0x390A	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1314
;__Lib_FAT32_STM32_M3_M4_M7.c, 2369 :: 		
0x390C	0xF200030B  ADDW	R3, R0, #11
0x3910	0x781B    LDRB	R3, [R3, #0]
0x3912	0xF003033F  AND	R3, R3, #63
0x3916	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2370 :: 		
0x3918	0x2B0F    CMP	R3, #15
0x391A	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1313
0x391C	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1305
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1314:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1313:
0x391E	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes571
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1305:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2372 :: 		
0x3920	0x2300    MOVS	R3, #0
0x3922	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2373 :: 		
0x3926	0xE018    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes571:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2374 :: 		
0x3928	0xF89D3020  LDRB	R3, [SP, #32]
0x392C	0xB913    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573
;__Lib_FAT32_STM32_M3_M4_M7.c, 2375 :: 		
0x392E	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2376 :: 		
0x3930	0x9B04    LDR	R3, [SP, #16]
0x3932	0x9306    STR	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2377 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2378 :: 		
0x3934	0xF89D3020  LDRB	R3, [SP, #32]
0x3938	0x1C5C    ADDS	R4, R3, #1
0x393A	0xB2E4    UXTB	R4, R4
0x393C	0xF88D4020  STRB	R4, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2379 :: 		
0x3940	0xF89D3024  LDRB	R3, [SP, #36]
0x3944	0x429C    CMP	R4, R3
0x3946	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes574
; ent end address is: 4 (R1)
; pDE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2381 :: 		
0x3948	0x9C03    LDR	R4, [SP, #12]
0x394A	0x9B0B    LDR	R3, [SP, #44]
0x394C	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2382 :: 		
0x394E	0x9C06    LDR	R4, [SP, #24]
0x3950	0x9B0A    LDR	R3, [SP, #40]
0x3952	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2383 :: 		
0x3954	0x2000    MOVS	R0, #0
0x3956	0xB240    SXTB	R0, R0
0x3958	0xE05E    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2384 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes574:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2385 :: 		
; pDE start address is: 0 (R0)
; ent start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2386 :: 		
0x395A	0xF2000320  ADDW	R3, R0, #32
; pDE end address is: 0 (R0)
; pDE start address is: 32 (R8)
0x395E	0x4698    MOV	R8, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2356 :: 		
0x3960	0x1C4B    ADDS	R3, R1, #1
; ent end address is: 4 (R1)
; ent start address is: 28 (R7)
0x3962	0x461F    MOV	R7, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2387 :: 		
; pDE end address is: 32 (R8)
; ent end address is: 28 (R7)
0x3964	0x4639    MOV	R1, R7
0x3966	0xE7AD    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes560
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes561:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2389 :: 		
0x3968	0x9804    LDR	R0, [SP, #16]
0x396A	0xF7FEFDA3  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x396E	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2392 :: 		
0x3970	0xF06F4370  MVN	R3, #-268435456
0x3974	0x4298    CMP	R0, R3
0x3976	0xD14C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes575
;__Lib_FAT32_STM32_M3_M4_M7.c, 2393 :: 		
0x3978	0xF7FDFEEE  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust+0
0x397C	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2394 :: 		
0x397E	0xF06F4370  MVN	R3, #-268435456
0x3982	0x4298    CMP	R0, R3
0x3984	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes576
;__Lib_FAT32_STM32_M3_M4_M7.c, 2395 :: 		
0x3986	0x24F2    MOVS	R4, #-14
0x3988	0xB264    SXTB	R4, R4
0x398A	0x4B28    LDR	R3, [PC, #160]
0x398C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2396 :: 		
0x398E	0x20FF    MOVS	R0, #-1
0x3990	0xB240    SXTB	R0, R0
0x3992	0xE041    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2397 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes576:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2399 :: 		
0x3994	0x9904    LDR	R1, [SP, #16]
0x3996	0x9805    LDR	R0, [SP, #20]
0x3998	0xF7FEF890  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry+0
0x399C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes577
;__Lib_FAT32_STM32_M3_M4_M7.c, 2400 :: 		
0x399E	0x20FF    MOVS	R0, #-1
0x39A0	0xB240    SXTB	R0, R0
0x39A2	0xE039    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2401 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes577:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2404 :: 		
0x39A4	0xF2402200  MOVW	R2, #512
0x39A8	0xB212    SXTH	R2, R2
0x39AA	0x2100    MOVS	R1, #0
0x39AC	0x4820    LDR	R0, [PC, #128]
0x39AE	0xF7FEFC23  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2405 :: 		
0x39B2	0x9805    LDR	R0, [SP, #20]
0x39B4	0xF7FDFDD8  BL	_FAT32_ClustToSect+0
0x39B8	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2406 :: 		
; j start address is: 20 (R5)
0x39BA	0x2500    MOVS	R5, #0
; j end address is: 20 (R5)
0x39BC	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes578:
; j start address is: 4 (R1)
0x39BE	0x4B1F    LDR	R3, [PC, #124]
0x39C0	0x781B    LDRB	R3, [R3, #0]
0x39C2	0x4299    CMP	R1, R3
0x39C4	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes579
;__Lib_FAT32_STM32_M3_M4_M7.c, 2407 :: 		
0x39C6	0x9C07    LDR	R4, [SP, #28]
0x39C8	0x9B07    LDR	R3, [SP, #28]
0x39CA	0x1C5B    ADDS	R3, R3, #1
0x39CC	0x9307    STR	R3, [SP, #28]
0x39CE	0xF88D1004  STRB	R1, [SP, #4]
0x39D2	0x4620    MOV	R0, R4
0x39D4	0xF7FDF966  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x39D8	0xF89D1004  LDRB	R1, [SP, #4]
0x39DC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581
; j end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2408 :: 		
0x39DE	0x20FF    MOVS	R0, #-1
0x39E0	0xB240    SXTB	R0, R0
0x39E2	0xE019    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2409 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2406 :: 		
; j start address is: 4 (R1)
0x39E4	0x1C4B    ADDS	R3, R1, #1
; j end address is: 4 (R1)
; j start address is: 20 (R5)
0x39E6	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2410 :: 		
0x39E8	0xB2E9    UXTB	R1, R5
; j end address is: 20 (R5)
0x39EA	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes578
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes579:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2411 :: 		
0x39EC	0xF89D3020  LDRB	R3, [SP, #32]
0x39F0	0xB933    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582
;__Lib_FAT32_STM32_M3_M4_M7.c, 2412 :: 		
0x39F2	0x2400    MOVS	R4, #0
0x39F4	0x9B0B    LDR	R3, [SP, #44]
0x39F6	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2413 :: 		
0x39F8	0x9C05    LDR	R4, [SP, #20]
0x39FA	0x9B0A    LDR	R3, [SP, #40]
0x39FC	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2414 :: 		
0x39FE	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2415 :: 		
0x3A00	0x9C03    LDR	R4, [SP, #12]
0x3A02	0x9B0B    LDR	R3, [SP, #44]
0x3A04	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2416 :: 		
0x3A06	0x9C06    LDR	R4, [SP, #24]
0x3A08	0x9B0A    LDR	R3, [SP, #40]
0x3A0A	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2417 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2418 :: 		
0x3A0C	0x2000    MOVS	R0, #0
0x3A0E	0xB240    SXTB	R0, R0
0x3A10	0xE002    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2419 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes575:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2421 :: 		
0x3A12	0x9B05    LDR	R3, [SP, #20]
0x3A14	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2422 :: 		
0x3A16	0xE734    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes554
;__Lib_FAT32_STM32_M3_M4_M7.c, 2423 :: 		
L_end_FAT32_FindFreeNodes:
0x3A18	0xF8DDE000  LDR	LR, [SP, #0]
0x3A1C	0xB00C    ADD	SP, SP, #48
0x3A1E	0x4770    BX	LR
0x3A20	0x08A42000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x3A24	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x3A28	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x3A2C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x3A30	0x08B02000  	_f32_sector+4
0x3A34	0x0AB02000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x3A38	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x3A3C	0x0B362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1640 :: 		
0x1758	0xB085    SUB	SP, SP, #20
0x175A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1646 :: 		
0x175E	0x4A53    LDR	R2, [PC, #332]
0x1760	0x6810    LDR	R0, [R2, #0]
0x1762	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1647 :: 		
0x1764	0x4852    LDR	R0, [PC, #328]
0x1766	0x6801    LDR	R1, [R0, #0]
0x1768	0x4610    MOV	R0, R2
0x176A	0x6800    LDR	R0, [R0, #0]
0x176C	0x4288    CMP	R0, R1
0x176E	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1230
0x1770	0x4850    LDR	R0, [PC, #320]
0x1772	0x6801    LDR	R1, [R0, #0]
0x1774	0x9801    LDR	R0, [SP, #4]
0x1776	0x4288    CMP	R0, R1
0x1778	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1229
0x177A	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust327
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1230:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1229:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1648 :: 		
0x177C	0x484C    LDR	R0, [PC, #304]
0x177E	0x6800    LDR	R0, [R0, #0]
0x1780	0x9001    STR	R0, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust327:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1650 :: 		
0x1782	0x9801    LDR	R0, [SP, #4]
0x1784	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1652 :: 		
0x1786	0x484C    LDR	R0, [PC, #304]
0x1788	0x7801    LDRB	R1, [R0, #0]
0x178A	0x9801    LDR	R0, [SP, #4]
0x178C	0xFA20F101  LSR	R1, R0, R1
0x1790	0x484A    LDR	R0, [PC, #296]
0x1792	0x6800    LDR	R0, [R0, #0]
0x1794	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1653 :: 		
0x1796	0x484A    LDR	R0, [PC, #296]
0x1798	0x6800    LDR	R0, [R0, #0]
0x179A	0x1E41    SUBS	R1, R0, #1
0x179C	0x9801    LDR	R0, [SP, #4]
0x179E	0x4008    ANDS	R0, R1
0x17A0	0x0081    LSLS	R1, R0, #2
0x17A2	0x4848    LDR	R0, [PC, #288]
0x17A4	0x1840    ADDS	R0, R0, R1
0x17A6	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1655 :: 		
0x17A8	0x4610    MOV	R0, R2
0x17AA	0xF7FFFEF1  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x17AE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust328
;__Lib_FAT32_STM32_M3_M4_M7.c, 1656 :: 		
0x17B0	0xF06F4070  MVN	R0, #-268435456
0x17B4	0xE076    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust328:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1658 :: 		
0x17B6	0x2000    MOVS	R0, #0
0x17B8	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1659 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust329:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1660 :: 		
0x17BC	0x9803    LDR	R0, [SP, #12]
0x17BE	0x6800    LDR	R0, [R0, #0]
0x17C0	0xB918    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust331
;__Lib_FAT32_STM32_M3_M4_M7.c, 1661 :: 		
0x17C2	0x2001    MOVS	R0, #1
0x17C4	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1662 :: 		
0x17C8	0xE03E    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust330
;__Lib_FAT32_STM32_M3_M4_M7.c, 1663 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust331:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1665 :: 		
0x17CA	0x9803    LDR	R0, [SP, #12]
0x17CC	0x1D00    ADDS	R0, R0, #4
0x17CE	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1666 :: 		
0x17D0	0x9801    LDR	R0, [SP, #4]
0x17D2	0x1C41    ADDS	R1, R0, #1
0x17D4	0x9101    STR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1668 :: 		
0x17D6	0x4837    LDR	R0, [PC, #220]
0x17D8	0x6800    LDR	R0, [R0, #0]
0x17DA	0x4281    CMP	R1, R0
0x17DC	0xD321    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust332
;__Lib_FAT32_STM32_M3_M4_M7.c, 1669 :: 		
0x17DE	0x4834    LDR	R0, [PC, #208]
0x17E0	0x6800    LDR	R0, [R0, #0]
0x17E2	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1671 :: 		
0x17E4	0xF7FEFD7E  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x17E8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust333
;__Lib_FAT32_STM32_M3_M4_M7.c, 1672 :: 		
0x17EA	0xF06F4070  MVN	R0, #-268435456
0x17EE	0xE059    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust333:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1674 :: 		
0x17F0	0x4831    LDR	R0, [PC, #196]
0x17F2	0x7801    LDRB	R1, [R0, #0]
0x17F4	0x9801    LDR	R0, [SP, #4]
0x17F6	0xFA20F101  LSR	R1, R0, R1
0x17FA	0x4830    LDR	R0, [PC, #192]
0x17FC	0x6800    LDR	R0, [R0, #0]
0x17FE	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1676 :: 		
0x1800	0x482F    LDR	R0, [PC, #188]
0x1802	0x6800    LDR	R0, [R0, #0]
0x1804	0x1E41    SUBS	R1, R0, #1
0x1806	0x9801    LDR	R0, [SP, #4]
0x1808	0x4008    ANDS	R0, R1
0x180A	0x0081    LSLS	R1, R0, #2
0x180C	0x482D    LDR	R0, [PC, #180]
0x180E	0x1840    ADDS	R0, R0, R1
0x1810	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1678 :: 		
0x1812	0x4610    MOV	R0, R2
0x1814	0xF7FFFEBC  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x1818	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334
;__Lib_FAT32_STM32_M3_M4_M7.c, 1679 :: 		
0x181A	0xF06F4070  MVN	R0, #-268435456
0x181E	0xE041    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1680 :: 		
0x1820	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust332:
0x1822	0x4829    LDR	R0, [PC, #164]
0x1824	0x6801    LDR	R1, [R0, #0]
0x1826	0x9803    LDR	R0, [SP, #12]
0x1828	0x4288    CMP	R0, R1
0x182A	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336
;__Lib_FAT32_STM32_M3_M4_M7.c, 1681 :: 		
0x182C	0x4825    LDR	R0, [PC, #148]
0x182E	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1682 :: 		
0x1830	0xF000FE80  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x1834	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337
;__Lib_FAT32_STM32_M3_M4_M7.c, 1683 :: 		
0x1836	0xF06F4070  MVN	R0, #-268435456
0x183A	0xE033    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1684 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1686 :: 		
0x183C	0x9902    LDR	R1, [SP, #8]
0x183E	0x9801    LDR	R0, [SP, #4]
0x1840	0x4288    CMP	R0, R1
0x1842	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338
;__Lib_FAT32_STM32_M3_M4_M7.c, 1687 :: 		
0x1844	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust330
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1688 :: 		
0x1846	0xE7B9    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust329
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust330:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1690 :: 		
0x1848	0xF7FEFD4C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x184C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339
;__Lib_FAT32_STM32_M3_M4_M7.c, 1691 :: 		
0x184E	0xF06F4070  MVN	R0, #-268435456
0x1852	0xE027    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1693 :: 		
0x1854	0xF89D0010  LDRB	R0, [SP, #16]
0x1858	0xB910    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340
;__Lib_FAT32_STM32_M3_M4_M7.c, 1694 :: 		
0x185A	0xF06F4070  MVN	R0, #-268435456
0x185E	0xE021    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1696 :: 		
0x1860	0xF06F4170  MVN	R1, #-268435456
0x1864	0x9803    LDR	R0, [SP, #12]
0x1866	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1698 :: 		
0x1868	0x4813    LDR	R0, [PC, #76]
0x186A	0x7801    LDRB	R1, [R0, #0]
0x186C	0x9801    LDR	R0, [SP, #4]
0x186E	0xFA20F101  LSR	R1, R0, R1
0x1872	0x4812    LDR	R0, [PC, #72]
0x1874	0x6800    LDR	R0, [R0, #0]
0x1876	0x1840    ADDS	R0, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1699 :: 		
0x1878	0xF7FFFA14  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x187C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342
;__Lib_FAT32_STM32_M3_M4_M7.c, 1700 :: 		
0x187E	0xF04F30FF  MOV	R0, #-1
0x1882	0xE00F    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1703 :: 		
0x1884	0x4811    LDR	R0, [PC, #68]
0x1886	0x6800    LDR	R0, [R0, #0]
0x1888	0xF1B03FFF  CMP	R0, #-1
0x188C	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343
;__Lib_FAT32_STM32_M3_M4_M7.c, 1704 :: 		
0x188E	0x490F    LDR	R1, [PC, #60]
0x1890	0x6808    LDR	R0, [R1, #0]
0x1892	0x1E40    SUBS	R0, R0, #1
0x1894	0x6008    STR	R0, [R1, #0]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1706 :: 		
0x1896	0x9901    LDR	R1, [SP, #4]
0x1898	0x4804    LDR	R0, [PC, #16]
0x189A	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1707 :: 		
0x189C	0x2101    MOVS	R1, #1
0x189E	0x480C    LDR	R0, [PC, #48]
0x18A0	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1709 :: 		
0x18A2	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1711 :: 		
L_end_FAT_getFreeClust:
0x18A4	0xF8DDE000  LDR	LR, [SP, #0]
0x18A8	0xB005    ADD	SP, SP, #20
0x18AA	0x4770    BX	LR
0x18AC	0x0B5C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x18B0	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x18B4	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x18B8	0x0C7B2000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x18BC	0x0B442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x18C0	0x0C802000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x18C4	0x08B02000  	_f32_sector+4
0x18C8	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x18CC	0x0B582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x18D0	0x0C7A2000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
__Lib_FAT32_STM32_M3_M4_M7_writeSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 546 :: 		
; sc start address is: 0 (R0)
0x0CA4	0xB082    SUB	SP, SP, #8
0x0CA6	0xF8CDE000  STR	LR, [SP, #0]
0x0CAA	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 547 :: 		
0x0CAC	0x491A    LDR	R1, [PC, #104]
0x0CAE	0x7809    LDRB	R1, [R1, #0]
0x0CB0	0x2903    CMP	R1, #3
0x0CB2	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector105
;__Lib_FAT32_STM32_M3_M4_M7.c, 548 :: 		
0x0CB4	0x9201    STR	R2, [SP, #4]
0x0CB6	0xF7FFFB15  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x0CBA	0x9A01    LDR	R2, [SP, #4]
0x0CBC	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector106
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 549 :: 		
0x0CBE	0x22FF    MOVS	R2, #-1
0x0CC0	0xB252    SXTB	R2, R2
0x0CC2	0x4916    LDR	R1, [PC, #88]
0x0CC4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 550 :: 		
0x0CC6	0x20FF    MOVS	R0, #-1
0x0CC8	0xB240    SXTB	R0, R0
0x0CCA	0xE020    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 551 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector106:
;__Lib_FAT32_STM32_M3_M4_M7.c, 552 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_writeSector105:
;__Lib_FAT32_STM32_M3_M4_M7.c, 554 :: 		
0x0CCC	0x4912    LDR	R1, [PC, #72]
0x0CCE	0x7809    LDRB	R1, [R1, #0]
0x0CD0	0x2901    CMP	R1, #1
0x0CD2	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector107
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 555 :: 		
0x0CD4	0x22FE    MOVS	R2, #-2
0x0CD6	0xB252    SXTB	R2, R2
0x0CD8	0x4910    LDR	R1, [PC, #64]
0x0CDA	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 556 :: 		
0x0CDC	0x20FF    MOVS	R0, #-1
0x0CDE	0xB240    SXTB	R0, R0
0x0CE0	0xE015    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 557 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector107:
;__Lib_FAT32_STM32_M3_M4_M7.c, 559 :: 		
; sc start address is: 8 (R2)
0x0CE2	0x9201    STR	R2, [SP, #4]
0x0CE4	0x490E    LDR	R1, [PC, #56]
0x0CE6	0x4610    MOV	R0, R2
0x0CE8	0xF7FFFEF4  BL	_FAT32_Dev_Write_Sector+0
0x0CEC	0x9A01    LDR	R2, [SP, #4]
0x0CEE	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector108
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 560 :: 		
0x0CF0	0xF04F32FF  MOV	R2, #-1
0x0CF4	0x490B    LDR	R1, [PC, #44]
0x0CF6	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 561 :: 		
0x0CF8	0x22FE    MOVS	R2, #-2
0x0CFA	0xB252    SXTB	R2, R2
0x0CFC	0x4907    LDR	R1, [PC, #28]
0x0CFE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 562 :: 		
0x0D00	0x20FF    MOVS	R0, #-1
0x0D02	0xB240    SXTB	R0, R0
0x0D04	0xE003    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 563 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector108:
;__Lib_FAT32_STM32_M3_M4_M7.c, 565 :: 		
; sc start address is: 8 (R2)
0x0D06	0x4907    LDR	R1, [PC, #28]
0x0D08	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 566 :: 		
0x0D0A	0x2000    MOVS	R0, #0
0x0D0C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 567 :: 		
L_end_writeSector:
0x0D0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D12	0xB002    ADD	SP, SP, #8
0x0D14	0x4770    BX	LR
0x0D16	0xBF00    NOP
0x0D18	0x0AB52000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x0D1C	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x0D20	0x08B02000  	_f32_sector+4
0x0D24	0x08AC2000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_writeSector
_FAT32_Dev_Write_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 63 :: 		int8 FAT32_Dev_Write_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x0AD4	0xB081    SUB	SP, SP, #4
0x0AD6	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 65 :: 		if (Mmc_Write_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x0ADA	0xF7FFFC51  BL	_Mmc_Write_Sector+0
0x0ADE	0xB110    CBZ	R0, L_FAT32_Dev_Write_Sector2
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 67 :: 		return ERROR;
0x0AE0	0x20FF    MOVS	R0, #-1
0x0AE2	0xB240    SXTB	R0, R0
0x0AE4	0xE001    B	L_end_FAT32_Dev_Write_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 68 :: 		}
L_FAT32_Dev_Write_Sector2:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 69 :: 		return OK;
0x0AE6	0x2000    MOVS	R0, #0
0x0AE8	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 70 :: 		}
L_end_FAT32_Dev_Write_Sector:
0x0AEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEE	0xB001    ADD	SP, SP, #4
0x0AF0	0x4770    BX	LR
; end of _FAT32_Dev_Write_Sector
_Mmc_Write_Sector:
;__Lib_Mmc.c, 281 :: 		
; sector start address is: 0 (R0)
0x0380	0xB083    SUB	SP, SP, #12
0x0382	0xF8CDE000  STR	LR, [SP, #0]
0x0386	0x4603    MOV	R3, R0
0x0388	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 285 :: 		
0x038A	0xF001F81B  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 287 :: 		
0x038E	0x4A2B    LDR	R2, [PC, #172]
0x0390	0x7812    LDRB	R2, [R2, #0]
0x0392	0x2A04    CMP	R2, #4
0x0394	0xD101    BNE	L_Mmc_Write_Sector37
;__Lib_Mmc.c, 288 :: 		
; byte_start start address is: 0 (R0)
0x0396	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x0398	0xE000    B	L_Mmc_Write_Sector38
L_Mmc_Write_Sector37:
;__Lib_Mmc.c, 290 :: 		
; sector start address is: 12 (R3)
0x039A	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Write_Sector38:
;__Lib_Mmc.c, 293 :: 		
; byte_start start address is: 0 (R0)
0x039C	0x22FF    MOVS	R2, #255
0x039E	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x03A0	0x2018    MOVS	R0, #24
0x03A2	0xF000FFC5  BL	__Lib_Mmc_Mmc_Send_Command+0
0x03A6	0xB118    CBZ	R0, L_Mmc_Write_Sector39
;__Lib_Mmc.c, 295 :: 		
0x03A8	0xF001F816  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 296 :: 		
0x03AC	0x2001    MOVS	R0, #1
0x03AE	0xE040    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 297 :: 		
L_Mmc_Write_Sector39:
;__Lib_Mmc.c, 301 :: 		
0x03B0	0x20FF    MOVS	R0, #255
0x03B2	0x4C23    LDR	R4, [PC, #140]
0x03B4	0x6824    LDR	R4, [R4, #0]
0x03B6	0x47A0    BLX	R4
;__Lib_Mmc.c, 302 :: 		
0x03B8	0x20FF    MOVS	R0, #255
0x03BA	0x4C21    LDR	R4, [PC, #132]
0x03BC	0x6824    LDR	R4, [R4, #0]
0x03BE	0x47A0    BLX	R4
;__Lib_Mmc.c, 305 :: 		
0x03C0	0x20FE    MOVS	R0, #254
0x03C2	0x4C1F    LDR	R4, [PC, #124]
0x03C4	0x6824    LDR	R4, [R4, #0]
0x03C6	0x47A0    BLX	R4
;__Lib_Mmc.c, 308 :: 		
; i start address is: 0 (R0)
0x03C8	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Write_Sector40:
; i start address is: 0 (R0)
0x03CA	0xF24012FF  MOVW	R2, #511
0x03CE	0x4290    CMP	R0, R2
0x03D0	0xD80F    BHI	L_Mmc_Write_Sector41
;__Lib_Mmc.c, 309 :: 		
0x03D2	0x9A02    LDR	R2, [SP, #8]
0x03D4	0x1812    ADDS	R2, R2, R0
0x03D6	0x7812    LDRB	R2, [R2, #0]
0x03D8	0xB2D4    UXTB	R4, R2
0x03DA	0xF8AD0004  STRH	R0, [SP, #4]
0x03DE	0xB2A0    UXTH	R0, R4
0x03E0	0x4C17    LDR	R4, [PC, #92]
0x03E2	0x6824    LDR	R4, [R4, #0]
0x03E4	0x47A0    BLX	R4
0x03E6	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc.c, 308 :: 		
0x03EA	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x03EC	0xB291    UXTH	R1, R2
;__Lib_Mmc.c, 310 :: 		
0x03EE	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x03F0	0xE7EB    B	L_Mmc_Write_Sector40
L_Mmc_Write_Sector41:
;__Lib_Mmc.c, 313 :: 		
0x03F2	0x20FF    MOVS	R0, #255
0x03F4	0x4C12    LDR	R4, [PC, #72]
0x03F6	0x6824    LDR	R4, [R4, #0]
0x03F8	0x47A0    BLX	R4
;__Lib_Mmc.c, 314 :: 		
0x03FA	0x20FF    MOVS	R0, #255
0x03FC	0x4C10    LDR	R4, [PC, #64]
0x03FE	0x6824    LDR	R4, [R4, #0]
0x0400	0x47A0    BLX	R4
;__Lib_Mmc.c, 317 :: 		
0x0402	0x20FF    MOVS	R0, #255
0x0404	0x4C0E    LDR	R4, [PC, #56]
0x0406	0x6824    LDR	R4, [R4, #0]
0x0408	0x47A0    BLX	R4
;__Lib_Mmc.c, 318 :: 		
0x040A	0xF000021F  AND	R2, R0, #31
0x040E	0xB292    UXTH	R2, R2
;__Lib_Mmc.c, 319 :: 		
0x0410	0x2A05    CMP	R2, #5
0x0412	0xD003    BEQ	L_Mmc_Write_Sector43
;__Lib_Mmc.c, 321 :: 		
0x0414	0xF000FFE0  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 322 :: 		
0x0418	0x2002    MOVS	R0, #2
0x041A	0xE00A    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 323 :: 		
L_Mmc_Write_Sector43:
;__Lib_Mmc.c, 325 :: 		
L_Mmc_Write_Sector44:
0x041C	0x20FF    MOVS	R0, #255
0x041E	0x4C08    LDR	R4, [PC, #32]
0x0420	0x6824    LDR	R4, [R4, #0]
0x0422	0x47A0    BLX	R4
0x0424	0xF1B00FFF  CMP	R0, #255
0x0428	0xD000    BEQ	L_Mmc_Write_Sector45
;__Lib_Mmc.c, 326 :: 		
0x042A	0xE7F7    B	L_Mmc_Write_Sector44
L_Mmc_Write_Sector45:
;__Lib_Mmc.c, 328 :: 		
0x042C	0xF000FFD4  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 331 :: 		
0x0430	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 332 :: 		
L_end_Mmc_Write_Sector:
0x0432	0xF8DDE000  LDR	LR, [SP, #0]
0x0436	0xB003    ADD	SP, SP, #12
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x00942000  	__Lib_Mmc_cardType+0
0x0440	0x0C902000  	_SPI_Rd_Ptr+0
; end of _Mmc_Write_Sector
__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1537 :: 		
; cl start address is: 4 (R1)
0x1ABC	0xB086    SUB	SP, SP, #24
0x1ABE	0xF8CDE000  STR	LR, [SP, #0]
0x1AC2	0x9005    STR	R0, [SP, #20]
0x1AC4	0x4608    MOV	R0, R1
; cl end address is: 4 (R1)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1542 :: 		
0x1AC6	0x4A20    LDR	R2, [PC, #128]
0x1AC8	0x7812    LDRB	R2, [R2, #0]
0x1ACA	0xFA20F302  LSR	R3, R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1544 :: 		
0x1ACE	0x4A1F    LDR	R2, [PC, #124]
0x1AD0	0x6812    LDR	R2, [R2, #0]
0x1AD2	0x189C    ADDS	R4, R3, R2
0x1AD4	0x9402    STR	R4, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1545 :: 		
0x1AD6	0x4A1E    LDR	R2, [PC, #120]
0x1AD8	0x6812    LDR	R2, [R2, #0]
0x1ADA	0x1E52    SUBS	R2, R2, #1
0x1ADC	0xEA000202  AND	R2, R0, R2, LSL #0
; cl end address is: 0 (R0)
0x1AE0	0x0093    LSLS	R3, R2, #2
0x1AE2	0x4A1C    LDR	R2, [PC, #112]
0x1AE4	0x18D2    ADDS	R2, R2, R3
0x1AE6	0x9204    STR	R2, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1547 :: 		
0x1AE8	0x4620    MOV	R0, R4
0x1AEA	0xF7FEFE3B  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x1AEE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry295
;__Lib_FAT32_STM32_M3_M4_M7.c, 1548 :: 		
0x1AF0	0x20FF    MOVS	R0, #-1
0x1AF2	0xB240    SXTB	R0, R0
0x1AF4	0xE024    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry295:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1550 :: 		
0x1AF6	0x9B05    LDR	R3, [SP, #20]
0x1AF8	0x9A04    LDR	R2, [SP, #16]
0x1AFA	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1553 :: 		
0x1AFC	0x9A02    LDR	R2, [SP, #8]
0x1AFE	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1554 :: 		
0x1B00	0x2200    MOVS	R2, #0
0x1B02	0xF88D2004  STRB	R2, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry296:
0x1B06	0x4A14    LDR	R2, [PC, #80]
0x1B08	0x7813    LDRB	R3, [R2, #0]
0x1B0A	0xF89D2004  LDRB	R2, [SP, #4]
0x1B0E	0x429A    CMP	R2, R3
0x1B10	0xD211    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry297
;__Lib_FAT32_STM32_M3_M4_M7.c, 1555 :: 		
0x1B12	0x9803    LDR	R0, [SP, #12]
0x1B14	0xF7FFF8C6  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x1B18	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry299
;__Lib_FAT32_STM32_M3_M4_M7.c, 1556 :: 		
0x1B1A	0x20FF    MOVS	R0, #-1
0x1B1C	0xB240    SXTB	R0, R0
0x1B1E	0xE00F    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry299:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1557 :: 		
0x1B20	0x4A0E    LDR	R2, [PC, #56]
0x1B22	0x6813    LDR	R3, [R2, #0]
0x1B24	0x9A03    LDR	R2, [SP, #12]
0x1B26	0x18D2    ADDS	R2, R2, R3
0x1B28	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1554 :: 		
0x1B2A	0xF89D2004  LDRB	R2, [SP, #4]
0x1B2E	0x1C52    ADDS	R2, R2, #1
0x1B30	0xF88D2004  STRB	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1558 :: 		
0x1B34	0xE7E7    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry296
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry297:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1562 :: 		
0x1B36	0x9B02    LDR	R3, [SP, #8]
0x1B38	0x4A09    LDR	R2, [PC, #36]
0x1B3A	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1564 :: 		
0x1B3C	0x2000    MOVS	R0, #0
0x1B3E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1565 :: 		
L_end_FAT_setEntry:
0x1B40	0xF8DDE000  LDR	LR, [SP, #0]
0x1B44	0xB006    ADD	SP, SP, #24
0x1B46	0x4770    BX	LR
0x1B48	0x0C7B2000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x1B4C	0x0B442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x1B50	0x0C802000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x1B54	0x08B02000  	_f32_sector+4
0x1B58	0x0B3A2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x1B5C	0x0B3C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x1B60	0x08AC2000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
__Lib_FAT32_STM32_M3_M4_M7_LE_setName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 602 :: 		
; fn start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x36E4	0xB085    SUB	SP, SP, #20
0x36E6	0xF8CDE000  STR	LR, [SP, #0]
0x36EA	0x4606    MOV	R6, R0
0x36EC	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 606 :: 		
0x36EE	0xAA01    ADD	R2, SP, #4
0x36F0	0x21FF    MOVS	R1, #255
0x36F2	0x4610    MOV	R0, R2
0x36F4	0x220D    MOVS	R2, #13
0x36F6	0xB212    SXTH	R2, R2
0x36F8	0xF7FEFD7E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 607 :: 		
; i start address is: 4 (R1)
0x36FC	0x2100    MOVS	R1, #0
; pLE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 4 (R1)
0x36FE	0x4630    MOV	R0, R6
0x3700	0x463C    MOV	R4, R7
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109:
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; fn start address is: 16 (R4)
; fn end address is: 16 (R4)
; pLE start address is: 0 (R0)
0x3702	0x290D    CMP	R1, #13
0x3704	0xD20B    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 608 :: 		
; fn start address is: 16 (R4)
0x3706	0xAA01    ADD	R2, SP, #4
0x3708	0x1853    ADDS	R3, R2, R1
0x370A	0x1862    ADDS	R2, R4, R1
0x370C	0x7812    LDRB	R2, [R2, #0]
0x370E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 609 :: 		
0x3710	0x1862    ADDS	R2, R4, R1
0x3712	0x7812    LDRB	R2, [R2, #0]
0x3714	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 610 :: 		
0x3716	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112:
;__Lib_FAT32_STM32_M3_M4_M7.c, 607 :: 		
; fn start address is: 16 (R4)
0x3718	0x1C49    ADDS	R1, R1, #1
0x371A	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 611 :: 		
; fn end address is: 16 (R4)
0x371C	0xE7F1    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110:
;__Lib_FAT32_STM32_M3_M4_M7.c, 613 :: 		
0x371E	0x1C43    ADDS	R3, R0, #1
0x3720	0xAC01    ADD	R4, SP, #4
0x3722	0x7822    LDRB	R2, [R4, #0]
0x3724	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 614 :: 		
0x3726	0x1CC3    ADDS	R3, R0, #3
0x3728	0x1C62    ADDS	R2, R4, #1
0x372A	0x7812    LDRB	R2, [R2, #0]
0x372C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 615 :: 		
0x372E	0x1D43    ADDS	R3, R0, #5
0x3730	0x1CA2    ADDS	R2, R4, #2
0x3732	0x7812    LDRB	R2, [R2, #0]
0x3734	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 616 :: 		
0x3736	0x1DC3    ADDS	R3, R0, #7
0x3738	0x1CE2    ADDS	R2, R4, #3
0x373A	0x7812    LDRB	R2, [R2, #0]
0x373C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 617 :: 		
0x373E	0xF2000309  ADDW	R3, R0, #9
0x3742	0x1D22    ADDS	R2, R4, #4
0x3744	0x7812    LDRB	R2, [R2, #0]
0x3746	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 618 :: 		
0x3748	0xF200030E  ADDW	R3, R0, #14
0x374C	0x1D62    ADDS	R2, R4, #5
0x374E	0x7812    LDRB	R2, [R2, #0]
0x3750	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 619 :: 		
0x3752	0xF2000310  ADDW	R3, R0, #16
0x3756	0x1DA2    ADDS	R2, R4, #6
0x3758	0x7812    LDRB	R2, [R2, #0]
0x375A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 620 :: 		
0x375C	0xF2000312  ADDW	R3, R0, #18
0x3760	0x1DE2    ADDS	R2, R4, #7
0x3762	0x7812    LDRB	R2, [R2, #0]
0x3764	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 621 :: 		
0x3766	0xF2000314  ADDW	R3, R0, #20
0x376A	0xF2040208  ADDW	R2, R4, #8
0x376E	0x7812    LDRB	R2, [R2, #0]
0x3770	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 622 :: 		
0x3772	0xF2000316  ADDW	R3, R0, #22
0x3776	0xF2040209  ADDW	R2, R4, #9
0x377A	0x7812    LDRB	R2, [R2, #0]
0x377C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 623 :: 		
0x377E	0xF2000318  ADDW	R3, R0, #24
0x3782	0xF204020A  ADDW	R2, R4, #10
0x3786	0x7812    LDRB	R2, [R2, #0]
0x3788	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 624 :: 		
0x378A	0xF200031C  ADDW	R3, R0, #28
0x378E	0xF204020B  ADDW	R2, R4, #11
0x3792	0x7812    LDRB	R2, [R2, #0]
0x3794	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 625 :: 		
0x3796	0xF200031E  ADDW	R3, R0, #30
0x379A	0xF204020C  ADDW	R2, R4, #12
0x379E	0x7812    LDRB	R2, [R2, #0]
0x37A0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 627 :: 		
0x37A2	0x1C4C    ADDS	R4, R1, #1
0x37A4	0xB224    SXTH	R4, R4
; i end address is: 4 (R1)
0x37A6	0xE03D    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113
;__Lib_FAT32_STM32_M3_M4_M7.c, 628 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115:
;__Lib_FAT32_STM32_M3_M4_M7.c, 629 :: 		
0x37A8	0x1C42    ADDS	R2, R0, #1
0x37AA	0x1C53    ADDS	R3, R2, #1
0x37AC	0x22FF    MOVS	R2, #255
0x37AE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 630 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116:
;__Lib_FAT32_STM32_M3_M4_M7.c, 631 :: 		
0x37B0	0x1CC2    ADDS	R2, R0, #3
0x37B2	0x1C53    ADDS	R3, R2, #1
0x37B4	0x22FF    MOVS	R2, #255
0x37B6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 632 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117:
;__Lib_FAT32_STM32_M3_M4_M7.c, 633 :: 		
0x37B8	0x1D42    ADDS	R2, R0, #5
0x37BA	0x1C53    ADDS	R3, R2, #1
0x37BC	0x22FF    MOVS	R2, #255
0x37BE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 634 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118:
;__Lib_FAT32_STM32_M3_M4_M7.c, 635 :: 		
0x37C0	0x1DC2    ADDS	R2, R0, #7
0x37C2	0x1C53    ADDS	R3, R2, #1
0x37C4	0x22FF    MOVS	R2, #255
0x37C6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 636 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119:
;__Lib_FAT32_STM32_M3_M4_M7.c, 637 :: 		
0x37C8	0xF2000209  ADDW	R2, R0, #9
0x37CC	0x1C53    ADDS	R3, R2, #1
0x37CE	0x22FF    MOVS	R2, #255
0x37D0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 638 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120:
;__Lib_FAT32_STM32_M3_M4_M7.c, 639 :: 		
0x37D2	0xF200020E  ADDW	R2, R0, #14
0x37D6	0x1C53    ADDS	R3, R2, #1
0x37D8	0x22FF    MOVS	R2, #255
0x37DA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 640 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121:
;__Lib_FAT32_STM32_M3_M4_M7.c, 641 :: 		
0x37DC	0xF2000210  ADDW	R2, R0, #16
0x37E0	0x1C53    ADDS	R3, R2, #1
0x37E2	0x22FF    MOVS	R2, #255
0x37E4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 642 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122:
;__Lib_FAT32_STM32_M3_M4_M7.c, 643 :: 		
0x37E6	0xF2000212  ADDW	R2, R0, #18
0x37EA	0x1C53    ADDS	R3, R2, #1
0x37EC	0x22FF    MOVS	R2, #255
0x37EE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 644 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123:
;__Lib_FAT32_STM32_M3_M4_M7.c, 645 :: 		
0x37F0	0xF2000214  ADDW	R2, R0, #20
0x37F4	0x1C53    ADDS	R3, R2, #1
0x37F6	0x22FF    MOVS	R2, #255
0x37F8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 646 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124:
;__Lib_FAT32_STM32_M3_M4_M7.c, 647 :: 		
0x37FA	0xF2000216  ADDW	R2, R0, #22
0x37FE	0x1C53    ADDS	R3, R2, #1
0x3800	0x22FF    MOVS	R2, #255
0x3802	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 648 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125:
;__Lib_FAT32_STM32_M3_M4_M7.c, 649 :: 		
0x3804	0xF2000218  ADDW	R2, R0, #24
0x3808	0x1C53    ADDS	R3, R2, #1
0x380A	0x22FF    MOVS	R2, #255
0x380C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 650 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126:
;__Lib_FAT32_STM32_M3_M4_M7.c, 651 :: 		
0x380E	0xF200021C  ADDW	R2, R0, #28
0x3812	0x1C53    ADDS	R3, R2, #1
0x3814	0x22FF    MOVS	R2, #255
0x3816	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 652 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127:
;__Lib_FAT32_STM32_M3_M4_M7.c, 653 :: 		
0x3818	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x381C	0x1C53    ADDS	R3, R2, #1
0x381E	0x22FF    MOVS	R2, #255
0x3820	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 654 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128:
;__Lib_FAT32_STM32_M3_M4_M7.c, 655 :: 		
0x3822	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114
;__Lib_FAT32_STM32_M3_M4_M7.c, 656 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113:
; pLE start address is: 0 (R0)
0x3824	0x2C00    CMP	R4, #0
0x3826	0xD0BF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115
0x3828	0x2C01    CMP	R4, #1
0x382A	0xD0C1    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116
0x382C	0x2C02    CMP	R4, #2
0x382E	0xD0C3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117
0x3830	0x2C03    CMP	R4, #3
0x3832	0xD0C5    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118
0x3834	0x2C04    CMP	R4, #4
0x3836	0xD0C7    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119
0x3838	0x2C05    CMP	R4, #5
0x383A	0xD0CA    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120
0x383C	0x2C06    CMP	R4, #6
0x383E	0xD0CD    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121
0x3840	0x2C07    CMP	R4, #7
0x3842	0xD0D0    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122
0x3844	0x2C08    CMP	R4, #8
0x3846	0xD0D3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123
0x3848	0x2C09    CMP	R4, #9
0x384A	0xD0D6    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124
0x384C	0x2C0A    CMP	R4, #10
0x384E	0xD0D9    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125
0x3850	0x2C0B    CMP	R4, #11
0x3852	0xD0DC    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126
0x3854	0x2C0C    CMP	R4, #12
0x3856	0xD0DF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127
; pLE end address is: 0 (R0)
0x3858	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114:
;__Lib_FAT32_STM32_M3_M4_M7.c, 658 :: 		
0x385A	0x2000    MOVS	R0, #0
0x385C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 659 :: 		
L_end_LE_setName:
0x385E	0xF8DDE000  LDR	LR, [SP, #0]
0x3862	0xB005    ADD	SP, SP, #20
0x3864	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setName
__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal:
;__Lib_FAT32_STM32_M3_M4_M7.c, 668 :: 		
; OrdField start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x3A78	0xB081    SUB	SP, SP, #4
; OrdField end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; OrdField start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 669 :: 		
0x3A7A	0x7001    STRB	R1, [R0, #0]
; pLE end address is: 0 (R0)
; OrdField end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 670 :: 		
0x3A7C	0x2000    MOVS	R0, #0
0x3A7E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 671 :: 		
L_end_LE_setOrdinal:
0x3A80	0xB001    ADD	SP, SP, #4
0x3A82	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute:
;__Lib_FAT32_STM32_M3_M4_M7.c, 660 :: 		
; Attrib start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x3B24	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 661 :: 		
0x3B26	0xF200020B  ADDW	R2, R0, #11
; pLE end address is: 0 (R0)
0x3B2A	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 662 :: 		
0x3B2C	0x2000    MOVS	R0, #0
0x3B2E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 663 :: 		
L_end_LE_setAttribute:
0x3B30	0xB001    ADD	SP, SP, #4
0x3B32	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 664 :: 		
; Checksum start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x3B14	0xB081    SUB	SP, SP, #4
; Checksum end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Checksum start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 665 :: 		
0x3B16	0xF200020D  ADDW	R2, R0, #13
; pLE end address is: 0 (R0)
0x3B1A	0x7011    STRB	R1, [R2, #0]
; Checksum end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 666 :: 		
0x3B1C	0x2000    MOVS	R0, #0
0x3B1E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 667 :: 		
L_end_LE_setChecksum:
0x3B20	0xB001    ADD	SP, SP, #4
0x3B22	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2431 :: 		
; freeEntry start address is: 12 (R3)
; freeClust start address is: 8 (R2)
0x3A84	0xB085    SUB	SP, SP, #20
0x3A86	0xF8CDE000  STR	LR, [SP, #0]
0x3A8A	0x9003    STR	R0, [SP, #12]
0x3A8C	0x4610    MOV	R0, R2
0x3A8E	0x9104    STR	R1, [SP, #16]
; freeEntry end address is: 12 (R3)
; freeClust end address is: 8 (R2)
; freeClust start address is: 0 (R0)
; freeEntry start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2437 :: 		
; freeClust end address is: 0 (R0)
0x3A90	0xF7FDFD6A  BL	_FAT32_ClustToSect+0
0x3A94	0x4C1B    LDR	R4, [PC, #108]
0x3A96	0x7824    LDRB	R4, [R4, #0]
0x3A98	0xFA23F404  LSR	R4, R3, R4
0x3A9C	0x1906    ADDS	R6, R0, R4
0x3A9E	0x9602    STR	R6, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2438 :: 		
0x3AA0	0x4C19    LDR	R4, [PC, #100]
0x3AA2	0x6824    LDR	R4, [R4, #0]
0x3AA4	0x1E64    SUBS	R4, R4, #1
0x3AA6	0xEA030404  AND	R4, R3, R4, LSL #0
; freeEntry end address is: 12 (R3)
0x3AAA	0x0165    LSLS	R5, R4, #5
0x3AAC	0x4C17    LDR	R4, [PC, #92]
0x3AAE	0x1964    ADDS	R4, R4, R5
0x3AB0	0x9401    STR	R4, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2440 :: 		
0x3AB2	0x4630    MOV	R0, R6
0x3AB4	0xF7FCFE56  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x3AB8	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode584
;__Lib_FAT32_STM32_M3_M4_M7.c, 2441 :: 		
0x3ABA	0x20FF    MOVS	R0, #-1
0x3ABC	0xB240    SXTB	R0, R0
0x3ABE	0xE01C    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2442 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode584:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2445 :: 		
0x3AC0	0xF2400220  MOVW	R2, #32
0x3AC4	0xB212    SXTH	R2, R2
0x3AC6	0x9903    LDR	R1, [SP, #12]
0x3AC8	0x9801    LDR	R0, [SP, #4]
0x3ACA	0xF000FA7D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2447 :: 		
0x3ACE	0x4C10    LDR	R4, [PC, #64]
0x3AD0	0x7824    LDRB	R4, [R4, #0]
0x3AD2	0xB94C    CBNZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode585
;__Lib_FAT32_STM32_M3_M4_M7.c, 2450 :: 		
0x3AD4	0x9904    LDR	R1, [SP, #16]
0x3AD6	0x9801    LDR	R0, [SP, #4]
0x3AD8	0xF7FDFDAC  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2452 :: 		
0x3ADC	0x9801    LDR	R0, [SP, #4]
0x3ADE	0xF7FEFC97  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2453 :: 		
0x3AE2	0x9801    LDR	R0, [SP, #4]
0x3AE4	0xF7FEFC42  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2454 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode585:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2456 :: 		
0x3AE8	0x9802    LDR	R0, [SP, #8]
0x3AEA	0xF7FDF8DB  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x3AEE	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode586
;__Lib_FAT32_STM32_M3_M4_M7.c, 2457 :: 		
0x3AF0	0x20FF    MOVS	R0, #-1
0x3AF2	0xB240    SXTB	R0, R0
0x3AF4	0xE001    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2458 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode586:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2460 :: 		
0x3AF6	0x2000    MOVS	R0, #0
0x3AF8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2461 :: 		
L_end_FAT32_MakeNode:
0x3AFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3AFE	0xB005    ADD	SP, SP, #20
0x3B00	0x4770    BX	LR
0x3B02	0xBF00    NOP
0x3B04	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x3B08	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x3B0C	0x08B02000  	_f32_sector+4
0x3B10	0x0AB42000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
__Lib_FAT32_STM32_M3_M4_M7_DE_setClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1091 :: 		
; pDE start address is: 0 (R0)
0x1634	0xB082    SUB	SP, SP, #8
0x1636	0x9101    STR	R1, [SP, #4]
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1092 :: 		
0x1638	0xF200031A  ADDW	R3, R0, #26
0x163C	0xAC01    ADD	R4, SP, #4
0x163E	0x7822    LDRB	R2, [R4, #0]
0x1640	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1093 :: 		
0x1642	0xF200021A  ADDW	R2, R0, #26
0x1646	0x1C53    ADDS	R3, R2, #1
0x1648	0x1C62    ADDS	R2, R4, #1
0x164A	0x7812    LDRB	R2, [R2, #0]
0x164C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1094 :: 		
0x164E	0xF2000314  ADDW	R3, R0, #20
0x1652	0x1CA2    ADDS	R2, R4, #2
0x1654	0x7812    LDRB	R2, [R2, #0]
0x1656	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1095 :: 		
0x1658	0xF2000214  ADDW	R2, R0, #20
; pDE end address is: 0 (R0)
0x165C	0x1C53    ADDS	R3, R2, #1
0x165E	0x1CE2    ADDS	R2, R4, #3
0x1660	0x7812    LDRB	R2, [R2, #0]
0x1662	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1097 :: 		
0x1664	0x2000    MOVS	R0, #0
0x1666	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1098 :: 		
L_end_DE_setClust:
0x1668	0xB002    ADD	SP, SP, #8
0x166A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1065 :: 		
; pDE start address is: 0 (R0)
0x2410	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1066 :: 		
0x2412	0xF200010E  ADDW	R1, R0, #14
0x2416	0x1C4A    ADDS	R2, R1, #1
0x2418	0x4920    LDR	R1, [PC, #128]
0x241A	0x7809    LDRB	R1, [R1, #0]
0x241C	0x00C9    LSLS	R1, R1, #3
0x241E	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1067 :: 		
0x2420	0xF200010E  ADDW	R1, R0, #14
0x2424	0x1C4C    ADDS	R4, R1, #1
0x2426	0x4B1E    LDR	R3, [PC, #120]
0x2428	0x7819    LDRB	R1, [R3, #0]
0x242A	0x08CA    LSRS	R2, R1, #3
0x242C	0xB2D2    UXTB	R2, R2
0x242E	0x7821    LDRB	R1, [R4, #0]
0x2430	0x1889    ADDS	R1, R1, R2
0x2432	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1068 :: 		
0x2434	0xF200020E  ADDW	R2, R0, #14
0x2438	0x4619    MOV	R1, R3
0x243A	0x7809    LDRB	R1, [R1, #0]
0x243C	0x0149    LSLS	R1, R1, #5
0x243E	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1069 :: 		
0x2440	0xF200030E  ADDW	R3, R0, #14
0x2444	0x4917    LDR	R1, [PC, #92]
0x2446	0x7809    LDRB	R1, [R1, #0]
0x2448	0x084A    LSRS	R2, R1, #1
0x244A	0xB2D2    UXTB	R2, R2
0x244C	0x7819    LDRB	R1, [R3, #0]
0x244E	0x1889    ADDS	R1, R1, R2
0x2450	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1071 :: 		
0x2452	0xF2000110  ADDW	R1, R0, #16
0x2456	0x1C4A    ADDS	R2, R1, #1
0x2458	0x4913    LDR	R1, [PC, #76]
0x245A	0x8809    LDRH	R1, [R1, #0]
0x245C	0xF2A171BC  SUBW	R1, R1, #1980
0x2460	0xB289    UXTH	R1, R1
0x2462	0x0049    LSLS	R1, R1, #1
0x2464	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1072 :: 		
0x2466	0xF2000110  ADDW	R1, R0, #16
0x246A	0x1C4C    ADDS	R4, R1, #1
0x246C	0x4B0F    LDR	R3, [PC, #60]
0x246E	0x7819    LDRB	R1, [R3, #0]
0x2470	0x08CA    LSRS	R2, R1, #3
0x2472	0xB2D2    UXTB	R2, R2
0x2474	0x7821    LDRB	R1, [R4, #0]
0x2476	0x1889    ADDS	R1, R1, R2
0x2478	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1073 :: 		
0x247A	0xF2000210  ADDW	R2, R0, #16
0x247E	0x4619    MOV	R1, R3
0x2480	0x7809    LDRB	R1, [R1, #0]
0x2482	0x0149    LSLS	R1, R1, #5
0x2484	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1074 :: 		
0x2486	0xF2000310  ADDW	R3, R0, #16
; pDE end address is: 0 (R0)
0x248A	0x4909    LDR	R1, [PC, #36]
0x248C	0x780A    LDRB	R2, [R1, #0]
0x248E	0x7819    LDRB	R1, [R3, #0]
0x2490	0x1889    ADDS	R1, R1, R2
0x2492	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1076 :: 		
0x2494	0x2000    MOVS	R0, #0
0x2496	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1077 :: 		
L_end_DE_setCTime:
0x2498	0xB001    ADD	SP, SP, #4
0x249A	0x4770    BX	LR
0x249C	0x0C882000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x24A0	0x0C892000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x24A4	0x0C8A2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x24A8	0x0C842000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x24AC	0x0C862000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x24B0	0x0C872000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1078 :: 		
; pDE start address is: 0 (R0)
0x236C	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1079 :: 		
0x236E	0xF2000116  ADDW	R1, R0, #22
0x2372	0x1C4A    ADDS	R2, R1, #1
0x2374	0x4920    LDR	R1, [PC, #128]
0x2376	0x7809    LDRB	R1, [R1, #0]
0x2378	0x00C9    LSLS	R1, R1, #3
0x237A	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1080 :: 		
0x237C	0xF2000116  ADDW	R1, R0, #22
0x2380	0x1C4C    ADDS	R4, R1, #1
0x2382	0x4B1E    LDR	R3, [PC, #120]
0x2384	0x7819    LDRB	R1, [R3, #0]
0x2386	0x08CA    LSRS	R2, R1, #3
0x2388	0xB2D2    UXTB	R2, R2
0x238A	0x7821    LDRB	R1, [R4, #0]
0x238C	0x1889    ADDS	R1, R1, R2
0x238E	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1081 :: 		
0x2390	0xF2000216  ADDW	R2, R0, #22
0x2394	0x4619    MOV	R1, R3
0x2396	0x7809    LDRB	R1, [R1, #0]
0x2398	0x0149    LSLS	R1, R1, #5
0x239A	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1082 :: 		
0x239C	0xF2000316  ADDW	R3, R0, #22
0x23A0	0x4917    LDR	R1, [PC, #92]
0x23A2	0x7809    LDRB	R1, [R1, #0]
0x23A4	0x084A    LSRS	R2, R1, #1
0x23A6	0xB2D2    UXTB	R2, R2
0x23A8	0x7819    LDRB	R1, [R3, #0]
0x23AA	0x1889    ADDS	R1, R1, R2
0x23AC	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1084 :: 		
0x23AE	0xF2000118  ADDW	R1, R0, #24
0x23B2	0x1C4A    ADDS	R2, R1, #1
0x23B4	0x4913    LDR	R1, [PC, #76]
0x23B6	0x8809    LDRH	R1, [R1, #0]
0x23B8	0xF2A171BC  SUBW	R1, R1, #1980
0x23BC	0xB289    UXTH	R1, R1
0x23BE	0x0049    LSLS	R1, R1, #1
0x23C0	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1085 :: 		
0x23C2	0xF2000118  ADDW	R1, R0, #24
0x23C6	0x1C4C    ADDS	R4, R1, #1
0x23C8	0x4B0F    LDR	R3, [PC, #60]
0x23CA	0x7819    LDRB	R1, [R3, #0]
0x23CC	0x08CA    LSRS	R2, R1, #3
0x23CE	0xB2D2    UXTB	R2, R2
0x23D0	0x7821    LDRB	R1, [R4, #0]
0x23D2	0x1889    ADDS	R1, R1, R2
0x23D4	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1086 :: 		
0x23D6	0xF2000218  ADDW	R2, R0, #24
0x23DA	0x4619    MOV	R1, R3
0x23DC	0x7809    LDRB	R1, [R1, #0]
0x23DE	0x0149    LSLS	R1, R1, #5
0x23E0	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1087 :: 		
0x23E2	0xF2000318  ADDW	R3, R0, #24
; pDE end address is: 0 (R0)
0x23E6	0x4909    LDR	R1, [PC, #36]
0x23E8	0x780A    LDRB	R2, [R1, #0]
0x23EA	0x7819    LDRB	R1, [R3, #0]
0x23EC	0x1889    ADDS	R1, R1, R2
0x23EE	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1089 :: 		
0x23F0	0x2000    MOVS	R0, #0
0x23F2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1090 :: 		
L_end_DE_setMTime:
0x23F4	0xB001    ADD	SP, SP, #4
0x23F6	0x4770    BX	LR
0x23F8	0x0C882000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x23FC	0x0C892000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x2400	0x0C8A2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x2404	0x0C842000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x2408	0x0C862000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x240C	0x0C872000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1038 :: 		
; name83 start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x33B4	0xB081    SUB	SP, SP, #4
0x33B6	0xF8CDE000  STR	LR, [SP, #0]
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1039 :: 		
0x33BA	0x220B    MOVS	R2, #11
0x33BC	0xB212    SXTH	R2, R2
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
0x33BE	0xF000FE03  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1040 :: 		
0x33C2	0x2000    MOVS	R0, #0
0x33C4	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1041 :: 		
L_end_DE_setNameExt:
0x33C6	0xF8DDE000  LDR	LR, [SP, #0]
0x33CA	0xB001    ADD	SP, SP, #4
0x33CC	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1046 :: 		
; name start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x3338	0xB081    SUB	SP, SP, #4
0x333A	0xF8CDE000  STR	LR, [SP, #0]
; name end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1047 :: 		
; i start address is: 20 (R5)
0x333E	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1048 :: 		
0x3340	0xF200030C  ADDW	R3, R0, #12
0x3344	0x2200    MOVS	R2, #0
0x3346	0x701A    STRB	R2, [R3, #0]
; pDE end address is: 0 (R0)
; name end address is: 4 (R1)
; i end address is: 20 (R5)
0x3348	0x4606    MOV	R6, R0
0x334A	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1050 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198:
; i start address is: 20 (R5)
; name start address is: 16 (R4)
; pDE start address is: 24 (R6)
0x334C	0x1962    ADDS	R2, R4, R5
0x334E	0x7812    LDRB	R2, [R2, #0]
0x3350	0x2A2E    CMP	R2, #46
0x3352	0xD011    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1195
0x3354	0x1962    ADDS	R2, R4, R5
0x3356	0x7812    LDRB	R2, [R2, #0]
0x3358	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1194
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1193:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1051 :: 		
0x335A	0x1962    ADDS	R2, R4, R5
0x335C	0x7812    LDRB	R2, [R2, #0]
0x335E	0xB2D0    UXTB	R0, R2
0x3360	0xF7FCFFA4  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x3364	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202
;__Lib_FAT32_STM32_M3_M4_M7.c, 1052 :: 		
0x3366	0xF206030C  ADDW	R3, R6, #12
0x336A	0x781A    LDRB	R2, [R3, #0]
0x336C	0xF0420208  ORR	R2, R2, #8
0x3370	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1053 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1054 :: 		
0x3372	0x1C6D    ADDS	R5, R5, #1
0x3374	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1055 :: 		
0x3376	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198
;__Lib_FAT32_STM32_M3_M4_M7.c, 1050 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1195:
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1194:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1056 :: 		
0x3378	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 0 (R0)
0x337A	0xB2D0    UXTB	R0, R2
; name end address is: 16 (R4)
; pDE end address is: 24 (R6)
; i end address is: 0 (R0)
0x337C	0x4625    MOV	R5, R4
0x337E	0x4634    MOV	R4, R6
0x3380	0xB2C6    UXTB	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1057 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203:
; i start address is: 24 (R6)
; pDE start address is: 16 (R4)
; pDE start address is: 16 (R4)
; pDE end address is: 16 (R4)
; name start address is: 20 (R5)
0x3382	0x19AA    ADDS	R2, R5, R6
0x3384	0x7812    LDRB	R2, [R2, #0]
0x3386	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204
; pDE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1058 :: 		
; pDE start address is: 16 (R4)
0x3388	0x19AA    ADDS	R2, R5, R6
0x338A	0x7812    LDRB	R2, [R2, #0]
0x338C	0xB2D0    UXTB	R0, R2
0x338E	0xF7FCFF8D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x3392	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205
;__Lib_FAT32_STM32_M3_M4_M7.c, 1059 :: 		
0x3394	0xF204030C  ADDW	R3, R4, #12
0x3398	0x781A    LDRB	R2, [R3, #0]
0x339A	0xF0420210  ORR	R2, R2, #16
0x339E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1060 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1061 :: 		
0x33A0	0x1C76    ADDS	R6, R6, #1
0x33A2	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1062 :: 		
; pDE end address is: 16 (R4)
; name end address is: 20 (R5)
; i end address is: 24 (R6)
0x33A4	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1063 :: 		
0x33A6	0x2000    MOVS	R0, #0
0x33A8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1064 :: 		
L_end_DE_setNTbyte:
0x33AA	0xF8DDE000  LDR	LR, [SP, #0]
0x33AE	0xB001    ADD	SP, SP, #4
0x33B0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1042 :: 		
; Attrib start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x3328	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1043 :: 		
0x332A	0xF200020B  ADDW	R2, R0, #11
; pDE end address is: 0 (R0)
0x332E	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1044 :: 		
0x3330	0x2000    MOVS	R0, #0
0x3332	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1045 :: 		
L_end_DE_setAttrib:
0x3334	0xB001    ADD	SP, SP, #4
0x3336	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
_FAT32_Seek:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4330 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x33D0	0xB084    SUB	SP, SP, #16
0x33D2	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 4 (R1)
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
; pos start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4334 :: 		
0x33D6	0x2800    CMP	R0, #0
0x33D8	0xDB02    BLT	L__FAT32_Seek1337
0x33DA	0x2804    CMP	R0, _FAT32_MAX_FILES
0x33DC	0xDA00    BGE	L__FAT32_Seek1336
0x33DE	0xE006    B	L_FAT32_Seek971
; fHandle end address is: 0 (R0)
; pos end address is: 4 (R1)
L__FAT32_Seek1337:
L__FAT32_Seek1336:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4335 :: 		
0x33E0	0x23D8    MOVS	R3, #-40
0x33E2	0xB25B    SXTB	R3, R3
0x33E4	0x4A38    LDR	R2, [PC, #224]
0x33E6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4336 :: 		
0x33E8	0x20FF    MOVS	R0, #-1
0x33EA	0xB240    SXTB	R0, R0
0x33EC	0xE068    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4337 :: 		
L_FAT32_Seek971:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4339 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x33EE	0x221C    MOVS	R2, #28
0x33F0	0xFB02F300  MUL	R3, R2, R0
; fHandle end address is: 0 (R0)
0x33F4	0x4A35    LDR	R2, [PC, #212]
0x33F6	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0x33F8	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 4341 :: 		
0x33FA	0x3218    ADDS	R2, #24
0x33FC	0x7812    LDRB	R2, [R2, #0]
0x33FE	0xB932    CBNZ	R2, L_FAT32_Seek972
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4342 :: 		
0x3400	0x23DC    MOVS	R3, #-36
0x3402	0xB25B    SXTB	R3, R3
0x3404	0x4A30    LDR	R2, [PC, #192]
0x3406	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4343 :: 		
0x3408	0x20FF    MOVS	R0, #-1
0x340A	0xB240    SXTB	R0, R0
0x340C	0xE058    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4344 :: 		
L_FAT32_Seek972:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4346 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x340E	0xF2000214  ADDW	R2, R0, #20
0x3412	0x6812    LDR	R2, [R2, #0]
0x3414	0x4291    CMP	R1, R2
0x3416	0xD906    BLS	L_FAT32_Seek973
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4347 :: 		
0x3418	0x23DB    MOVS	R3, #-37
0x341A	0xB25B    SXTB	R3, R3
0x341C	0x4A2A    LDR	R2, [PC, #168]
0x341E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4348 :: 		
0x3420	0x20FF    MOVS	R0, #-1
0x3422	0xB240    SXTB	R0, R0
0x3424	0xE04C    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4349 :: 		
L_FAT32_Seek973:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4351 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x3426	0xF2000210  ADDW	R2, R0, #16
0x342A	0x6812    LDR	R2, [R2, #0]
0x342C	0x428A    CMP	R2, R1
0x342E	0xD102    BNE	L_FAT32_Seek974
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4352 :: 		
0x3430	0x2000    MOVS	R0, #0
0x3432	0xB240    SXTB	R0, R0
0x3434	0xE044    B	L_end_FAT32_Seek
L_FAT32_Seek974:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4354 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x3436	0xF2000210  ADDW	R2, R0, #16
0x343A	0x6813    LDR	R3, [R2, #0]
0x343C	0x4C24    LDR	R4, [PC, #144]
0x343E	0x7822    LDRB	R2, [R4, #0]
0x3440	0x40D3    LSRS	R3, R2
0x3442	0x4622    MOV	R2, R4
0x3444	0x7812    LDRB	R2, [R2, #0]
0x3446	0xFA21F202  LSR	R2, R1, R2
0x344A	0x4293    CMP	R3, R2
0x344C	0xD105    BNE	L_FAT32_Seek975
;__Lib_FAT32_STM32_M3_M4_M7.c, 4355 :: 		
0x344E	0xF2000210  ADDW	R2, R0, #16
; pf end address is: 0 (R0)
0x3452	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4356 :: 		
0x3454	0x2000    MOVS	R0, #0
0x3456	0xB240    SXTB	R0, R0
0x3458	0xE032    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4357 :: 		
L_FAT32_Seek975:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4360 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x345A	0xF2000210  ADDW	R2, R0, #16
0x345E	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4361 :: 		
0x3460	0xF2000210  ADDW	R2, R0, #16
0x3464	0x6813    LDR	R3, [R2, #0]
0x3466	0x4A1A    LDR	R2, [PC, #104]
0x3468	0x7812    LDRB	R2, [R2, #0]
0x346A	0xFA23F102  LSR	R1, R3, R2
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4363 :: 		
0x346E	0x1D03    ADDS	R3, R0, #4
0x3470	0x6802    LDR	R2, [R0, #0]
0x3472	0x601A    STR	R2, [R3, #0]
; pf end address is: 0 (R0)
; i end address is: 4 (R1)
0x3474	0x4604    MOV	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4364 :: 		
L_FAT32_Seek976:
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
; pf start address is: 16 (R4)
; pf end address is: 16 (R4)
0x3476	0x2900    CMP	R1, #0
0x3478	0xD920    BLS	L_FAT32_Seek977
; pf end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4365 :: 		
; pf start address is: 16 (R4)
0x347A	0x1D22    ADDS	R2, R4, #4
0x347C	0x9203    STR	R2, [SP, #12]
0x347E	0x6812    LDR	R2, [R2, #0]
0x3480	0x9401    STR	R4, [SP, #4]
0x3482	0x9102    STR	R1, [SP, #8]
0x3484	0x4610    MOV	R0, R2
0x3486	0xF7FFF815  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x348A	0x9902    LDR	R1, [SP, #8]
0x348C	0x9C01    LDR	R4, [SP, #4]
0x348E	0x9A03    LDR	R2, [SP, #12]
0x3490	0x6010    STR	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4366 :: 		
0x3492	0x1D22    ADDS	R2, R4, #4
0x3494	0x6813    LDR	R3, [R2, #0]
0x3496	0xF06F4270  MVN	R2, #-268435456
0x349A	0x4293    CMP	R3, R2
0x349C	0xD10C    BNE	L_FAT32_Seek978
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4367 :: 		
0x349E	0xF2040310  ADDW	R3, R4, #16
0x34A2	0xF2040214  ADDW	R2, R4, #20
; pf end address is: 16 (R4)
0x34A6	0x6812    LDR	R2, [R2, #0]
0x34A8	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4368 :: 		
0x34AA	0x23DB    MOVS	R3, #-37
0x34AC	0xB25B    SXTB	R3, R3
0x34AE	0x4A06    LDR	R2, [PC, #24]
0x34B0	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4369 :: 		
0x34B2	0x20FF    MOVS	R0, #-1
0x34B4	0xB240    SXTB	R0, R0
0x34B6	0xE003    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4370 :: 		
L_FAT32_Seek978:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4371 :: 		
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
0x34B8	0x1E49    SUBS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4372 :: 		
; pf end address is: 16 (R4)
; i end address is: 4 (R1)
0x34BA	0xE7DC    B	L_FAT32_Seek976
L_FAT32_Seek977:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4374 :: 		
0x34BC	0x2000    MOVS	R0, #0
0x34BE	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4375 :: 		
L_end_FAT32_Seek:
0x34C0	0xF8DDE000  LDR	LR, [SP, #0]
0x34C4	0xB004    ADD	SP, SP, #16
0x34C6	0x4770    BX	LR
0x34C8	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x34CC	0x0AB82000  	_fat32_fdesc+0
0x34D0	0x0C792000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
; end of _FAT32_Seek
_FAT32_Write:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4133 :: 		
; fHandle start address is: 0 (R0)
0x483C	0xB089    SUB	SP, SP, #36
0x483E	0xF8CDE000  STR	LR, [SP, #0]
0x4842	0x9107    STR	R1, [SP, #28]
0x4844	0xF8AD2020  STRH	R2, [SP, #32]
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4144 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 4146 :: 		
0x4848	0x2800    CMP	R0, #0
0x484A	0xDB02    BLT	L__FAT32_Write1363
0x484C	0x2804    CMP	R0, _FAT32_MAX_FILES
0x484E	0xDA00    BGE	L__FAT32_Write1362
0x4850	0xE006    B	L_FAT32_Write927
; fHandle end address is: 0 (R0)
L__FAT32_Write1363:
L__FAT32_Write1362:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4147 :: 		
0x4852	0x24D8    MOVS	R4, #-40
0x4854	0xB264    SXTB	R4, R4
0x4856	0x4B86    LDR	R3, [PC, #536]
0x4858	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4148 :: 		
0x485A	0x20FF    MOVS	R0, #-1
0x485C	0xB240    SXTB	R0, R0
0x485E	0xE102    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4149 :: 		
L_FAT32_Write927:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4151 :: 		
; fHandle start address is: 0 (R0)
0x4860	0x231C    MOVS	R3, #28
0x4862	0xFB03F400  MUL	R4, R3, R0
; fHandle end address is: 0 (R0)
0x4866	0x4B83    LDR	R3, [PC, #524]
0x4868	0x191B    ADDS	R3, R3, R4
0x486A	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4154 :: 		
0x486C	0x3318    ADDS	R3, #24
0x486E	0x781B    LDRB	R3, [R3, #0]
0x4870	0xF0030306  AND	R3, R3, #6
0x4874	0xB2DB    UXTB	R3, R3
0x4876	0xB933    CBNZ	R3, L_FAT32_Write928
;__Lib_FAT32_STM32_M3_M4_M7.c, 4155 :: 		
0x4878	0x24DC    MOVS	R4, #-36
0x487A	0xB264    SXTB	R4, R4
0x487C	0x4B7C    LDR	R3, [PC, #496]
0x487E	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4156 :: 		
0x4880	0x20FF    MOVS	R0, #-1
0x4882	0xB240    SXTB	R0, R0
0x4884	0xE0EF    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4157 :: 		
L_FAT32_Write928:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4160 :: 		
0x4886	0x9B03    LDR	R3, [SP, #12]
0x4888	0x681B    LDR	R3, [R3, #0]
0x488A	0xB993    CBNZ	R3, L_FAT32_Write929
;__Lib_FAT32_STM32_M3_M4_M7.c, 4162 :: 		
0x488C	0xF7FCFF64  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust+0
; cl start address is: 4 (R1)
0x4890	0x4601    MOV	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4163 :: 		
0x4892	0xF06F4370  MVN	R3, #-268435456
0x4896	0x4298    CMP	R0, R3
0x4898	0xD106    BNE	L_FAT32_Write930
; cl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4164 :: 		
0x489A	0x24F2    MOVS	R4, #-14
0x489C	0xB264    SXTB	R4, R4
0x489E	0x4B74    LDR	R3, [PC, #464]
0x48A0	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4165 :: 		
0x48A2	0x20FF    MOVS	R0, #-1
0x48A4	0xB240    SXTB	R0, R0
0x48A6	0xE0DE    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4166 :: 		
L_FAT32_Write930:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4168 :: 		
; cl start address is: 4 (R1)
0x48A8	0x9B03    LDR	R3, [SP, #12]
0x48AA	0x6019    STR	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4169 :: 		
0x48AC	0x9B03    LDR	R3, [SP, #12]
0x48AE	0x1D1B    ADDS	R3, R3, #4
0x48B0	0x6019    STR	R1, [R3, #0]
; cl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4170 :: 		
L_FAT32_Write929:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4172 :: 		
0x48B2	0x9B03    LDR	R3, [SP, #12]
0x48B4	0x1D1B    ADDS	R3, R3, #4
0x48B6	0x681B    LDR	R3, [R3, #0]
0x48B8	0x4618    MOV	R0, R3
0x48BA	0xF7FCFE55  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4175 :: 		
0x48BE	0x9B03    LDR	R3, [SP, #12]
0x48C0	0x3310    ADDS	R3, #16
0x48C2	0x681D    LDR	R5, [R3, #0]
0x48C4	0x4B6C    LDR	R3, [PC, #432]
0x48C6	0x681B    LDR	R3, [R3, #0]
0x48C8	0x1E5B    SUBS	R3, R3, #1
0x48CA	0xEA050403  AND	R4, R5, R3, LSL #0
0x48CE	0x4B6B    LDR	R3, [PC, #428]
0x48D0	0x781B    LDRB	R3, [R3, #0]
0x48D2	0xFA24F303  LSR	R3, R4, R3
0x48D6	0xF88D301A  STRB	R3, [SP, #26]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4176 :: 		
0x48DA	0xB2DB    UXTB	R3, R3
0x48DC	0x18C3    ADDS	R3, R0, R3
0x48DE	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4177 :: 		
0x48E0	0x4B67    LDR	R3, [PC, #412]
0x48E2	0x881B    LDRH	R3, [R3, #0]
0x48E4	0x1E5B    SUBS	R3, R3, #1
0x48E6	0xB29B    UXTH	R3, R3
0x48E8	0xEA050303  AND	R3, R5, R3, LSL #0
0x48EC	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4179 :: 		
0x48F0	0xB29B    UXTH	R3, R3
0x48F2	0xB933    CBNZ	R3, L__FAT32_Write1365
0x48F4	0x4B62    LDR	R3, [PC, #392]
0x48F6	0x881C    LDRH	R4, [R3, #0]
0x48F8	0xF8BD3020  LDRH	R3, [SP, #32]
0x48FC	0x42A3    CMP	R3, R4
0x48FE	0xD300    BCC	L__FAT32_Write1364
0x4900	0xE006    B	L_FAT32_Write933
L__FAT32_Write1365:
L__FAT32_Write1364:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4180 :: 		
0x4902	0x9804    LDR	R0, [SP, #16]
0x4904	0xF7FBFF2E  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x4908	0xB110    CBZ	R0, L_FAT32_Write934
;__Lib_FAT32_STM32_M3_M4_M7.c, 4181 :: 		
0x490A	0x20FF    MOVS	R0, #-1
0x490C	0xB240    SXTB	R0, R0
0x490E	0xE0AA    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4182 :: 		
L_FAT32_Write934:
L_FAT32_Write933:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4184 :: 		
0x4910	0xF8BD4018  LDRH	R4, [SP, #24]
0x4914	0x4B5B    LDR	R3, [PC, #364]
0x4916	0x191B    ADDS	R3, R3, R4
0x4918	0x9305    STR	R3, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4185 :: 		
0x491A	0x2300    MOVS	R3, #0
0x491C	0xF8AD3008  STRH	R3, [SP, #8]
L_FAT32_Write935:
0x4920	0xF8BD4020  LDRH	R4, [SP, #32]
0x4924	0xF8BD3008  LDRH	R3, [SP, #8]
0x4928	0x42A3    CMP	R3, R4
0x492A	0xF0808078  BCS	L_FAT32_Write936
;__Lib_FAT32_STM32_M3_M4_M7.c, 4186 :: 		
0x492E	0x9B07    LDR	R3, [SP, #28]
0x4930	0x781C    LDRB	R4, [R3, #0]
0x4932	0x9B05    LDR	R3, [SP, #20]
0x4934	0x701C    STRB	R4, [R3, #0]
0x4936	0x9B05    LDR	R3, [SP, #20]
0x4938	0x1C5C    ADDS	R4, R3, #1
0x493A	0x9405    STR	R4, [SP, #20]
0x493C	0x9B07    LDR	R3, [SP, #28]
0x493E	0x1C5B    ADDS	R3, R3, #1
0x4940	0x9307    STR	R3, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4187 :: 		
0x4942	0x4B51    LDR	R3, [PC, #324]
0x4944	0x681B    LDR	R3, [R3, #0]
0x4946	0x429C    CMP	R4, R3
0x4948	0xF0408063  BNE	L_FAT32_Write938
;__Lib_FAT32_STM32_M3_M4_M7.c, 4188 :: 		
0x494C	0x9804    LDR	R0, [SP, #16]
0x494E	0xF7FCF9A9  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x4952	0xB110    CBZ	R0, L_FAT32_Write939
;__Lib_FAT32_STM32_M3_M4_M7.c, 4189 :: 		
0x4954	0x20FF    MOVS	R0, #-1
0x4956	0xB240    SXTB	R0, R0
0x4958	0xE085    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4190 :: 		
L_FAT32_Write939:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4192 :: 		
0x495A	0x4B4A    LDR	R3, [PC, #296]
0x495C	0x9305    STR	R3, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4194 :: 		
0x495E	0x9B04    LDR	R3, [SP, #16]
0x4960	0x1C5B    ADDS	R3, R3, #1
0x4962	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4195 :: 		
0x4964	0xF89D301A  LDRB	R3, [SP, #26]
0x4968	0x1C5C    ADDS	R4, R3, #1
0x496A	0xB2E4    UXTB	R4, R4
0x496C	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4196 :: 		
0x4970	0x4B46    LDR	R3, [PC, #280]
0x4972	0x781B    LDRB	R3, [R3, #0]
0x4974	0x429C    CMP	R4, R3
0x4976	0xD13C    BNE	L_FAT32_Write940
;__Lib_FAT32_STM32_M3_M4_M7.c, 4197 :: 		
0x4978	0x2300    MOVS	R3, #0
0x497A	0xF88D301A  STRB	R3, [SP, #26]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4198 :: 		
0x497E	0x9B03    LDR	R3, [SP, #12]
0x4980	0x1D1B    ADDS	R3, R3, #4
0x4982	0x681B    LDR	R3, [R3, #0]
0x4984	0x4618    MOV	R0, R3
0x4986	0xF7FDFD95  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
; cl start address is: 4 (R1)
0x498A	0x4601    MOV	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4200 :: 		
0x498C	0xF06F4370  MVN	R3, #-268435456
0x4990	0x4298    CMP	R0, R3
0x4992	0xD123    BNE	L__FAT32_Write1366
; cl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4201 :: 		
0x4994	0xF7FCFEE0  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust+0
; cl start address is: 4 (R1)
0x4998	0x4601    MOV	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4202 :: 		
0x499A	0xF06F4370  MVN	R3, #-268435456
0x499E	0x4298    CMP	R0, R3
0x49A0	0xD10D    BNE	L_FAT32_Write942
; cl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4203 :: 		
0x49A2	0x9B03    LDR	R3, [SP, #12]
0x49A4	0xF2030410  ADDW	R4, R3, #16
0x49A8	0x9B03    LDR	R3, [SP, #12]
0x49AA	0x3314    ADDS	R3, #20
0x49AC	0x681B    LDR	R3, [R3, #0]
0x49AE	0x6023    STR	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4204 :: 		
0x49B0	0x24DB    MOVS	R4, #-37
0x49B2	0xB264    SXTB	R4, R4
0x49B4	0x4B2E    LDR	R3, [PC, #184]
0x49B6	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4205 :: 		
0x49B8	0x20FF    MOVS	R0, #-1
0x49BA	0xB240    SXTB	R0, R0
0x49BC	0xE053    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4206 :: 		
L_FAT32_Write942:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4208 :: 		
; cl start address is: 4 (R1)
0x49BE	0x9B03    LDR	R3, [SP, #12]
0x49C0	0x1D1B    ADDS	R3, R3, #4
0x49C2	0x681B    LDR	R3, [R3, #0]
0x49C4	0x9101    STR	R1, [SP, #4]
0x49C6	0x4608    MOV	R0, R1
0x49C8	0x4619    MOV	R1, R3
0x49CA	0xF7FDF877  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry+0
0x49CE	0x9901    LDR	R1, [SP, #4]
0x49D0	0xB110    CBZ	R0, L_FAT32_Write943
; cl end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4209 :: 		
0x49D2	0x20FF    MOVS	R0, #-1
0x49D4	0xB240    SXTB	R0, R0
0x49D6	0xE046    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4210 :: 		
L_FAT32_Write943:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4211 :: 		
; cl start address is: 4 (R1)
0x49D8	0x4608    MOV	R0, R1
0x49DA	0xE000    B	L_FAT32_Write941
; cl end address is: 4 (R1)
L__FAT32_Write1366:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4200 :: 		
0x49DC	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4211 :: 		
L_FAT32_Write941:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4212 :: 		
; cl start address is: 0 (R0)
0x49DE	0x9B03    LDR	R3, [SP, #12]
0x49E0	0x1D1B    ADDS	R3, R3, #4
0x49E2	0x6018    STR	R0, [R3, #0]
; cl end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4213 :: 		
0x49E4	0x9B03    LDR	R3, [SP, #12]
0x49E6	0x1D1B    ADDS	R3, R3, #4
0x49E8	0x681B    LDR	R3, [R3, #0]
0x49EA	0x4618    MOV	R0, R3
0x49EC	0xF7FCFDBC  BL	_FAT32_ClustToSect+0
0x49F0	0x9004    STR	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4214 :: 		
L_FAT32_Write940:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4218 :: 		
0x49F2	0xF8BD4008  LDRH	R4, [SP, #8]
0x49F6	0xF8BD3020  LDRH	R3, [SP, #32]
0x49FA	0x1B1B    SUB	R3, R3, R4
0x49FC	0xB29B    UXTH	R3, R3
0x49FE	0xF5B37F00  CMP	R3, #512
0x4A02	0xD206    BCS	L_FAT32_Write944
;__Lib_FAT32_STM32_M3_M4_M7.c, 4219 :: 		
0x4A04	0x9804    LDR	R0, [SP, #16]
0x4A06	0xF7FBFEAD  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x4A0A	0xB110    CBZ	R0, L_FAT32_Write945
;__Lib_FAT32_STM32_M3_M4_M7.c, 4220 :: 		
0x4A0C	0x20FF    MOVS	R0, #-1
0x4A0E	0xB240    SXTB	R0, R0
0x4A10	0xE029    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4221 :: 		
L_FAT32_Write945:
L_FAT32_Write944:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4222 :: 		
L_FAT32_Write938:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4185 :: 		
0x4A12	0xF8BD3008  LDRH	R3, [SP, #8]
0x4A16	0x1C5B    ADDS	R3, R3, #1
0x4A18	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4223 :: 		
0x4A1C	0xE780    B	L_FAT32_Write935
L_FAT32_Write936:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4225 :: 		
0x4A1E	0x9C05    LDR	R4, [SP, #20]
0x4A20	0x4B18    LDR	R3, [PC, #96]
0x4A22	0x429C    CMP	R4, R3
0x4A24	0xD006    BEQ	L_FAT32_Write946
;__Lib_FAT32_STM32_M3_M4_M7.c, 4226 :: 		
0x4A26	0x9804    LDR	R0, [SP, #16]
0x4A28	0xF7FCF93C  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x4A2C	0xB110    CBZ	R0, L_FAT32_Write947
;__Lib_FAT32_STM32_M3_M4_M7.c, 4227 :: 		
0x4A2E	0x20FF    MOVS	R0, #-1
0x4A30	0xB240    SXTB	R0, R0
0x4A32	0xE018    B	L_end_FAT32_Write
;__Lib_FAT32_STM32_M3_M4_M7.c, 4228 :: 		
L_FAT32_Write947:
L_FAT32_Write946:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4230 :: 		
0x4A34	0x9B03    LDR	R3, [SP, #12]
0x4A36	0xF2030510  ADDW	R5, R3, #16
0x4A3A	0x682C    LDR	R4, [R5, #0]
0x4A3C	0xF8BD3020  LDRH	R3, [SP, #32]
0x4A40	0x18E3    ADDS	R3, R4, R3
0x4A42	0x602B    STR	R3, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4231 :: 		
0x4A44	0x9B03    LDR	R3, [SP, #12]
0x4A46	0x3310    ADDS	R3, #16
0x4A48	0x681C    LDR	R4, [R3, #0]
0x4A4A	0x9B03    LDR	R3, [SP, #12]
0x4A4C	0x3314    ADDS	R3, #20
0x4A4E	0x681B    LDR	R3, [R3, #0]
0x4A50	0x429C    CMP	R4, R3
0x4A52	0xD906    BLS	L_FAT32_Write948
;__Lib_FAT32_STM32_M3_M4_M7.c, 4232 :: 		
0x4A54	0x9B03    LDR	R3, [SP, #12]
0x4A56	0xF2030414  ADDW	R4, R3, #20
0x4A5A	0x9B03    LDR	R3, [SP, #12]
0x4A5C	0x3310    ADDS	R3, #16
0x4A5E	0x681B    LDR	R3, [R3, #0]
0x4A60	0x6023    STR	R3, [R4, #0]
L_FAT32_Write948:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4234 :: 		
0x4A62	0x2000    MOVS	R0, #0
0x4A64	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4235 :: 		
L_end_FAT32_Write:
0x4A66	0xF8DDE000  LDR	LR, [SP, #0]
0x4A6A	0xB009    ADD	SP, SP, #36
0x4A6C	0x4770    BX	LR
0x4A6E	0xBF00    NOP
0x4A70	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4A74	0x0AB82000  	_fat32_fdesc+0
0x4A78	0x0C7C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x4A7C	0x0AB62000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x4A80	0x0B342000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x4A84	0x08B02000  	_f32_sector+4
0x4A88	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x4A8C	0x0B362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of _FAT32_Write
_FAT32_Close:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4445 :: 		
; fHandle start address is: 0 (R0)
0x42D8	0xB083    SUB	SP, SP, #12
0x42DA	0xF8CDE000  STR	LR, [SP, #0]
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4450 :: 		
0x42DE	0x2800    CMP	R0, #0
0x42E0	0xDB02    BLT	L__FAT32_Close1340
0x42E2	0x2804    CMP	R0, _FAT32_MAX_FILES
0x42E4	0xDA00    BGE	L__FAT32_Close1339
0x42E6	0xE006    B	L_FAT32_Close991
; fHandle end address is: 0 (R0)
L__FAT32_Close1340:
L__FAT32_Close1339:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4451 :: 		
0x42E8	0x22D8    MOVS	R2, #-40
0x42EA	0xB252    SXTB	R2, R2
0x42EC	0x4935    LDR	R1, [PC, #212]
0x42EE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4452 :: 		
0x42F0	0x20FF    MOVS	R0, #-1
0x42F2	0xB240    SXTB	R0, R0
0x42F4	0xE061    B	L_end_FAT32_Close
;__Lib_FAT32_STM32_M3_M4_M7.c, 4453 :: 		
L_FAT32_Close991:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4455 :: 		
; fHandle start address is: 0 (R0)
0x42F6	0x211C    MOVS	R1, #28
0x42F8	0xFB01F200  MUL	R2, R1, R0
; fHandle end address is: 0 (R0)
0x42FC	0x4932    LDR	R1, [PC, #200]
0x42FE	0x1889    ADDS	R1, R1, R2
0x4300	0x9101    STR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4457 :: 		
0x4302	0x3118    ADDS	R1, #24
0x4304	0x7809    LDRB	R1, [R1, #0]
0x4306	0xB931    CBNZ	R1, L_FAT32_Close992
;__Lib_FAT32_STM32_M3_M4_M7.c, 4458 :: 		
0x4308	0x22DC    MOVS	R2, #-36
0x430A	0xB252    SXTB	R2, R2
0x430C	0x492D    LDR	R1, [PC, #180]
0x430E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4459 :: 		
0x4310	0x20FF    MOVS	R0, #-1
0x4312	0xB240    SXTB	R0, R0
0x4314	0xE051    B	L_end_FAT32_Close
;__Lib_FAT32_STM32_M3_M4_M7.c, 4460 :: 		
L_FAT32_Close992:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4463 :: 		
0x4316	0x9901    LDR	R1, [SP, #4]
0x4318	0x3118    ADDS	R1, #24
0x431A	0x7809    LDRB	R1, [R1, #0]
0x431C	0xF0010106  AND	R1, R1, #6
0x4320	0xB2C9    UXTB	R1, R1
0x4322	0x2900    CMP	R1, #0
0x4324	0xD040    BEQ	L_FAT32_Close993
;__Lib_FAT32_STM32_M3_M4_M7.c, 4465 :: 		
0x4326	0x9901    LDR	R1, [SP, #4]
0x4328	0x3108    ADDS	R1, #8
0x432A	0x6809    LDR	R1, [R1, #0]
0x432C	0x4608    MOV	R0, R1
0x432E	0xF7FDF91B  BL	_FAT32_ClustToSect+0
0x4332	0x9901    LDR	R1, [SP, #4]
0x4334	0x310C    ADDS	R1, #12
0x4336	0x680A    LDR	R2, [R1, #0]
0x4338	0x4924    LDR	R1, [PC, #144]
0x433A	0x7809    LDRB	R1, [R1, #0]
0x433C	0xFA22F101  LSR	R1, R2, R1
0x4340	0x1841    ADDS	R1, R0, R1
0x4342	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4467 :: 		
0x4344	0x4608    MOV	R0, R1
0x4346	0xF7FCFA0D  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x434A	0xB110    CBZ	R0, L_FAT32_Close994
;__Lib_FAT32_STM32_M3_M4_M7.c, 4468 :: 		
0x434C	0x20FF    MOVS	R0, #-1
0x434E	0xB240    SXTB	R0, R0
0x4350	0xE033    B	L_end_FAT32_Close
L_FAT32_Close994:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4471 :: 		
0x4352	0x9901    LDR	R1, [SP, #4]
0x4354	0x310C    ADDS	R1, #12
0x4356	0x680A    LDR	R2, [R1, #0]
0x4358	0x491D    LDR	R1, [PC, #116]
0x435A	0x6809    LDR	R1, [R1, #0]
0x435C	0x1E49    SUBS	R1, R1, #1
0x435E	0xEA020101  AND	R1, R2, R1, LSL #0
0x4362	0x014A    LSLS	R2, R1, #5
0x4364	0x491B    LDR	R1, [PC, #108]
0x4366	0x188A    ADDS	R2, R1, R2
; pDE start address is: 20 (R5)
0x4368	0x4615    MOV	R5, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 4473 :: 		
0x436A	0x9901    LDR	R1, [SP, #4]
0x436C	0x6809    LDR	R1, [R1, #0]
0x436E	0x4610    MOV	R0, R2
0x4370	0xF7FDF960  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4474 :: 		
0x4374	0x9901    LDR	R1, [SP, #4]
0x4376	0x3119    ADDS	R1, #25
0x4378	0x7809    LDRB	R1, [R1, #0]
0x437A	0xF0410120  ORR	R1, R1, #32
0x437E	0x4628    MOV	R0, R5
0x4380	0xF7FEFFD2  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4475 :: 		
0x4384	0x9901    LDR	R1, [SP, #4]
0x4386	0x3114    ADDS	R1, #20
0x4388	0x6809    LDR	R1, [R1, #0]
0x438A	0x4628    MOV	R0, R5
0x438C	0xF7FFF98C  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setSize+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4476 :: 		
0x4390	0x4628    MOV	R0, R5
; pDE end address is: 20 (R5)
0x4392	0xF7FDFFEB  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4478 :: 		
0x4396	0x9802    LDR	R0, [SP, #8]
0x4398	0xF7FCFC84  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x439C	0xB110    CBZ	R0, L_FAT32_Close995
;__Lib_FAT32_STM32_M3_M4_M7.c, 4479 :: 		
0x439E	0x20FF    MOVS	R0, #-1
0x43A0	0xB240    SXTB	R0, R0
0x43A2	0xE00A    B	L_end_FAT32_Close
L_FAT32_Close995:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4481 :: 		
0x43A4	0xF7FFF93A  BL	__Lib_FAT32_STM32_M3_M4_M7_syncFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4482 :: 		
L_FAT32_Close993:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4486 :: 		
0x43A8	0xF7FBFF9C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4488 :: 		
0x43AC	0x9901    LDR	R1, [SP, #4]
0x43AE	0xF2010218  ADDW	R2, R1, #24
0x43B2	0x2100    MOVS	R1, #0
0x43B4	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4489 :: 		
0x43B6	0x2000    MOVS	R0, #0
0x43B8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4490 :: 		
L_end_FAT32_Close:
0x43BA	0xF8DDE000  LDR	LR, [SP, #0]
0x43BE	0xB003    ADD	SP, SP, #12
0x43C0	0x4770    BX	LR
0x43C2	0xBF00    NOP
0x43C4	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x43C8	0x0AB82000  	_fat32_fdesc+0
0x43CC	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x43D0	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x43D4	0x08B02000  	_f32_sector+4
; end of _FAT32_Close
__Lib_FAT32_STM32_M3_M4_M7_DE_setSize:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1099 :: 		
; pDE start address is: 0 (R0)
0x36A8	0xB082    SUB	SP, SP, #8
0x36AA	0x9101    STR	R1, [SP, #4]
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1100 :: 		
0x36AC	0xF200031C  ADDW	R3, R0, #28
0x36B0	0xAC01    ADD	R4, SP, #4
0x36B2	0x7822    LDRB	R2, [R4, #0]
0x36B4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1101 :: 		
0x36B6	0xF200021C  ADDW	R2, R0, #28
0x36BA	0x1C53    ADDS	R3, R2, #1
0x36BC	0x1C62    ADDS	R2, R4, #1
0x36BE	0x7812    LDRB	R2, [R2, #0]
0x36C0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1102 :: 		
0x36C2	0xF200021C  ADDW	R2, R0, #28
0x36C6	0x1C93    ADDS	R3, R2, #2
0x36C8	0x1CA2    ADDS	R2, R4, #2
0x36CA	0x7812    LDRB	R2, [R2, #0]
0x36CC	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1103 :: 		
0x36CE	0xF200021C  ADDW	R2, R0, #28
; pDE end address is: 0 (R0)
0x36D2	0x1CD3    ADDS	R3, R2, #3
0x36D4	0x1CE2    ADDS	R2, R4, #3
0x36D6	0x7812    LDRB	R2, [R2, #0]
0x36D8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1105 :: 		
0x36DA	0x2000    MOVS	R0, #0
0x36DC	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1106 :: 		
L_end_DE_setSize:
0x36DE	0xB002    ADD	SP, SP, #8
0x36E0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setSize
__Lib_FAT32_STM32_M3_M4_M7_syncFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1366 :: 		
0x361C	0xB081    SUB	SP, SP, #4
0x361E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1369 :: 		
0x3622	0x481A    LDR	R0, [PC, #104]
0x3624	0x7800    LDRB	R0, [R0, #0]
0x3626	0xB910    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_syncFSI257
;__Lib_FAT32_STM32_M3_M4_M7.c, 1370 :: 		
0x3628	0x2000    MOVS	R0, #0
0x362A	0xB240    SXTB	R0, R0
0x362C	0xE029    B	L_end_syncFSI
L___Lib_FAT32_STM32_M3_M4_M7_syncFSI257:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1372 :: 		
; pFSI start address is: 24 (R6)
0x362E	0x4E18    LDR	R6, [PC, #96]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1374 :: 		
0x3630	0xF2402200  MOVW	R2, #512
0x3634	0xB212    SXTH	R2, R2
0x3636	0x2100    MOVS	R1, #0
0x3638	0x4815    LDR	R0, [PC, #84]
0x363A	0xF7FEFDDD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1376 :: 		
0x363E	0x4815    LDR	R0, [PC, #84]
0x3640	0x6030    STR	R0, [R6, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1377 :: 		
0x3642	0xF50671F2  ADD	R1, R6, #484
0x3646	0x4814    LDR	R0, [PC, #80]
0x3648	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1378 :: 		
0x364A	0xF50671F4  ADD	R1, R6, #488
0x364E	0x4813    LDR	R0, [PC, #76]
0x3650	0x6800    LDR	R0, [R0, #0]
0x3652	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1379 :: 		
0x3654	0xF50671F6  ADD	R1, R6, #492
0x3658	0x4811    LDR	R0, [PC, #68]
0x365A	0x6800    LDR	R0, [R0, #0]
0x365C	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1380 :: 		
0x365E	0xF50671FF  ADD	R1, R6, #510
; pFSI end address is: 24 (R6)
0x3662	0xF64A2055  MOVW	R0, #43605
0x3666	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1382 :: 		
0x3668	0x480E    LDR	R0, [PC, #56]
0x366A	0x6800    LDR	R0, [R0, #0]
0x366C	0xF7FDFB1A  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x3670	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_syncFSI258
;__Lib_FAT32_STM32_M3_M4_M7.c, 1383 :: 		
0x3672	0x20FF    MOVS	R0, #-1
0x3674	0xB240    SXTB	R0, R0
0x3676	0xE004    B	L_end_syncFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1384 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_syncFSI258:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1386 :: 		
0x3678	0x2100    MOVS	R1, #0
0x367A	0x4804    LDR	R0, [PC, #16]
0x367C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1388 :: 		
0x367E	0x2000    MOVS	R0, #0
0x3680	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1389 :: 		
L_end_syncFSI:
0x3682	0xF8DDE000  LDR	LR, [SP, #0]
0x3686	0xB001    ADD	SP, SP, #4
0x3688	0x4770    BX	LR
0x368A	0xBF00    NOP
0x368C	0x0C7A2000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x3690	0x08B02000  	_f32_sector+4
0x3694	0x52524161  	#1096897106
0x3698	0x72726141  	#1631679090
0x369C	0x0B582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x36A0	0x0B5C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x36A4	0x0B542000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+44
; end of __Lib_FAT32_STM32_M3_M4_M7_syncFSI
_FAT32_Size:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2304 :: 		
; pSize start address is: 4 (R1)
; fn start address is: 0 (R0)
0x4564	0xB0C6    SUB	SP, SP, #280
0x4566	0xF8CDE000  STR	LR, [SP, #0]
; pSize end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 0 (R0)
; pSize start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2308 :: 		
0x456A	0x2200    MOVS	R2, #0
0x456C	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2310 :: 		
0x456E	0xAA02    ADD	R2, SP, #8
0x4570	0x9101    STR	R1, [SP, #4]
0x4572	0x4611    MOV	R1, R2
; fn end address is: 0 (R0)
0x4574	0xF7FFFD60  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x4578	0x9901    LDR	R1, [SP, #4]
0x457A	0x2801    CMP	R0, #1
0x457C	0xD002    BEQ	L_FAT32_Size552
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2311 :: 		
0x457E	0x20FF    MOVS	R0, #-1
0x4580	0xB240    SXTB	R0, R0
0x4582	0xE010    B	L_end_FAT32_Size
L_FAT32_Size552:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2314 :: 		
; pSize start address is: 4 (R1)
0x4584	0xF89D2107  LDRB	R2, [SP, #263]
0x4588	0xF00202D8  AND	R2, R2, #216
0x458C	0xB2D2    UXTB	R2, R2
0x458E	0xB132    CBZ	R2, L_FAT32_Size553
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2315 :: 		
0x4590	0x23E1    MOVS	R3, #-31
0x4592	0xB25B    SXTB	R3, R3
0x4594	0x4A06    LDR	R2, [PC, #24]
0x4596	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2316 :: 		
0x4598	0x20FF    MOVS	R0, #-1
0x459A	0xB240    SXTB	R0, R0
0x459C	0xE003    B	L_end_FAT32_Size
;__Lib_FAT32_STM32_M3_M4_M7.c, 2317 :: 		
L_FAT32_Size553:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2318 :: 		
; pSize start address is: 4 (R1)
0x459E	0x9A42    LDR	R2, [SP, #264]
0x45A0	0x600A    STR	R2, [R1, #0]
; pSize end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2319 :: 		
0x45A2	0x2000    MOVS	R0, #0
0x45A4	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2320 :: 		
L_end_FAT32_Size:
0x45A6	0xF8DDE000  LDR	LR, [SP, #0]
0x45AA	0xB046    ADD	SP, SP, #280
0x45AC	0x4770    BX	LR
0x45AE	0xBF00    NOP
0x45B0	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of _FAT32_Size
_FAT32_Read:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3929 :: 		
; fHandle start address is: 0 (R0)
0x45B4	0xB08B    SUB	SP, SP, #44
0x45B6	0xF8CDE000  STR	LR, [SP, #0]
0x45BA	0x9107    STR	R1, [SP, #28]
0x45BC	0xF8AD2020  STRH	R2, [SP, #32]
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3942 :: 		
0x45C0	0x2800    CMP	R0, #0
0x45C2	0xDB02    BLT	L__FAT32_Read1355
0x45C4	0x2804    CMP	R0, _FAT32_MAX_FILES
0x45C6	0xDA00    BGE	L__FAT32_Read1354
0x45C8	0xE006    B	L_FAT32_Read887
; fHandle end address is: 0 (R0)
L__FAT32_Read1355:
L__FAT32_Read1354:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3943 :: 		
0x45CA	0x24D8    MOVS	R4, #-40
0x45CC	0xB264    SXTB	R4, R4
0x45CE	0x4B86    LDR	R3, [PC, #536]
0x45D0	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3944 :: 		
0x45D2	0x20FF    MOVS	R0, #-1
0x45D4	0xB240    SXTB	R0, R0
0x45D6	0xE102    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 3945 :: 		
L_FAT32_Read887:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3947 :: 		
; fHandle start address is: 0 (R0)
0x45D8	0xF8BD3020  LDRH	R3, [SP, #32]
0x45DC	0xB913    CBNZ	R3, L_FAT32_Read888
; fHandle end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 3948 :: 		
0x45DE	0x2000    MOVS	R0, #0
0x45E0	0xB240    SXTB	R0, R0
0x45E2	0xE0FC    B	L_end_FAT32_Read
L_FAT32_Read888:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3950 :: 		
; fHandle start address is: 0 (R0)
0x45E4	0x231C    MOVS	R3, #28
0x45E6	0xFB03F400  MUL	R4, R3, R0
; fHandle end address is: 0 (R0)
0x45EA	0x4B80    LDR	R3, [PC, #512]
0x45EC	0x191B    ADDS	R3, R3, R4
0x45EE	0x9301    STR	R3, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3953 :: 		
0x45F0	0x3318    ADDS	R3, #24
0x45F2	0x781B    LDRB	R3, [R3, #0]
0x45F4	0xF0030301  AND	R3, R3, #1
0x45F8	0xB2DB    UXTB	R3, R3
0x45FA	0xB933    CBNZ	R3, L_FAT32_Read889
;__Lib_FAT32_STM32_M3_M4_M7.c, 3954 :: 		
0x45FC	0x24DC    MOVS	R4, #-36
0x45FE	0xB264    SXTB	R4, R4
0x4600	0x4B79    LDR	R3, [PC, #484]
0x4602	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3955 :: 		
0x4604	0x20FF    MOVS	R0, #-1
0x4606	0xB240    SXTB	R0, R0
0x4608	0xE0E9    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 3956 :: 		
L_FAT32_Read889:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3958 :: 		
0x460A	0x2300    MOVS	R3, #0
0x460C	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3959 :: 		
0x4610	0x9B01    LDR	R3, [SP, #4]
0x4612	0x3310    ADDS	R3, #16
0x4614	0x681C    LDR	R4, [R3, #0]
0x4616	0x9402    STR	R4, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3960 :: 		
0x4618	0x9B01    LDR	R3, [SP, #4]
0x461A	0x3314    ADDS	R3, #20
0x461C	0x681B    LDR	R3, [R3, #0]
0x461E	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3962 :: 		
0x4620	0x1B1C    SUB	R4, R3, R4
0x4622	0xF8BD3020  LDRH	R3, [SP, #32]
0x4626	0x42A3    CMP	R3, R4
0x4628	0xD90B    BLS	L_FAT32_Read890
;__Lib_FAT32_STM32_M3_M4_M7.c, 3964 :: 		
0x462A	0x9C02    LDR	R4, [SP, #8]
0x462C	0x9B03    LDR	R3, [SP, #12]
0x462E	0x1B1B    SUB	R3, R3, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 3965 :: 		
0x4630	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3966 :: 		
0x4634	0x2301    MOVS	R3, #1
0x4636	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3967 :: 		
0x463A	0x24DB    MOVS	R4, #-37
0x463C	0xB264    SXTB	R4, R4
0x463E	0x4B6A    LDR	R3, [PC, #424]
0x4640	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3968 :: 		
L_FAT32_Read890:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3970 :: 		
0x4642	0x9B01    LDR	R3, [SP, #4]
0x4644	0x1D1B    ADDS	R3, R3, #4
0x4646	0x681B    LDR	R3, [R3, #0]
0x4648	0x4618    MOV	R0, R3
0x464A	0xF7FCFF8D  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3973 :: 		
0x464E	0x4B68    LDR	R3, [PC, #416]
0x4650	0x681B    LDR	R3, [R3, #0]
0x4652	0x1E5C    SUBS	R4, R3, #1
0x4654	0x9B02    LDR	R3, [SP, #8]
0x4656	0xEA030404  AND	R4, R3, R4, LSL #0
0x465A	0x4B66    LDR	R3, [PC, #408]
0x465C	0x781B    LDRB	R3, [R3, #0]
0x465E	0xFA24F303  LSR	R3, R4, R3
0x4662	0xF88D3018  STRB	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3974 :: 		
0x4666	0xB2DB    UXTB	R3, R3
0x4668	0x18C3    ADDS	R3, R0, R3
; sc start address is: 0 (R0)
0x466A	0x4618    MOV	R0, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 3975 :: 		
0x466C	0x4D62    LDR	R5, [PC, #392]
0x466E	0x882B    LDRH	R3, [R5, #0]
0x4670	0x1E5C    SUBS	R4, R3, #1
0x4672	0xB2A4    UXTH	R4, R4
0x4674	0x9B02    LDR	R3, [SP, #8]
0x4676	0x4023    ANDS	R3, R4
0x4678	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3977 :: 		
0x467C	0xF8BD4020  LDRH	R4, [SP, #32]
0x4680	0xB29B    UXTH	R3, R3
0x4682	0x191C    ADDS	R4, R3, R4
0x4684	0xB2A4    UXTH	R4, R4
0x4686	0x462B    MOV	R3, R5
0x4688	0x881B    LDRH	R3, [R3, #0]
0x468A	0x429C    CMP	R4, R3
0x468C	0xD206    BCS	L_FAT32_Read891
;__Lib_FAT32_STM32_M3_M4_M7.c, 3978 :: 		
; sc end address is: 0 (R0)
0x468E	0xF7FCF869  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x4692	0xB110    CBZ	R0, L_FAT32_Read892
;__Lib_FAT32_STM32_M3_M4_M7.c, 3979 :: 		
0x4694	0x20FF    MOVS	R0, #-1
0x4696	0xB240    SXTB	R0, R0
0x4698	0xE0A1    B	L_end_FAT32_Read
L_FAT32_Read892:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3980 :: 		
0x469A	0xE005    B	L_FAT32_Read893
L_FAT32_Read891:
; sc start address is: 0 (R0)
; sc end address is: 0 (R0)
0x469C	0xF7FCFF78  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x46A0	0xB110    CBZ	R0, L_FAT32_Read894
;__Lib_FAT32_STM32_M3_M4_M7.c, 3981 :: 		
0x46A2	0x20FF    MOVS	R0, #-1
0x46A4	0xB240    SXTB	R0, R0
0x46A6	0xE09A    B	L_end_FAT32_Read
L_FAT32_Read894:
L_FAT32_Read893:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3983 :: 		
0x46A8	0xF8BD4016  LDRH	R4, [SP, #22]
0x46AC	0x4B53    LDR	R3, [PC, #332]
0x46AE	0x191B    ADDS	R3, R3, R4
0x46B0	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3984 :: 		
0x46B2	0x2300    MOVS	R3, #0
0x46B4	0xF8AD3014  STRH	R3, [SP, #20]
L_FAT32_Read895:
0x46B8	0xF8BD4020  LDRH	R4, [SP, #32]
0x46BC	0xF8BD3014  LDRH	R3, [SP, #20]
0x46C0	0x42A3    CMP	R3, R4
0x46C2	0xF0808076  BCS	L_FAT32_Read896
;__Lib_FAT32_STM32_M3_M4_M7.c, 3985 :: 		
0x46C6	0x9B04    LDR	R3, [SP, #16]
0x46C8	0x781C    LDRB	R4, [R3, #0]
0x46CA	0x9B07    LDR	R3, [SP, #28]
0x46CC	0x701C    STRB	R4, [R3, #0]
0x46CE	0x9B07    LDR	R3, [SP, #28]
0x46D0	0x1C5B    ADDS	R3, R3, #1
0x46D2	0x9307    STR	R3, [SP, #28]
0x46D4	0x9B04    LDR	R3, [SP, #16]
0x46D6	0x1C5C    ADDS	R4, R3, #1
0x46D8	0x9404    STR	R4, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3986 :: 		
0x46DA	0x4B49    LDR	R3, [PC, #292]
0x46DC	0x681B    LDR	R3, [R3, #0]
0x46DE	0x429C    CMP	R4, R3
0x46E0	0xF0408061  BNE	L_FAT32_Read898
;__Lib_FAT32_STM32_M3_M4_M7.c, 3990 :: 		
0x46E4	0x4B45    LDR	R3, [PC, #276]
0x46E6	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3992 :: 		
0x46E8	0xF89D3018  LDRB	R3, [SP, #24]
0x46EC	0x1C5C    ADDS	R4, R3, #1
0x46EE	0xB2E4    UXTB	R4, R4
0x46F0	0xF88D4018  STRB	R4, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3993 :: 		
0x46F4	0x4B43    LDR	R3, [PC, #268]
0x46F6	0x781B    LDRB	R3, [R3, #0]
0x46F8	0x429C    CMP	R4, R3
0x46FA	0xD146    BNE	L_FAT32_Read899
;__Lib_FAT32_STM32_M3_M4_M7.c, 3997 :: 		
0x46FC	0xF7FBFDF2  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x4700	0xB118    CBZ	R0, L_FAT32_Read900
;__Lib_FAT32_STM32_M3_M4_M7.c, 3998 :: 		
0x4702	0x2301    MOVS	R3, #1
0x4704	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3999 :: 		
0x4708	0xE053    B	L_FAT32_Read896
;__Lib_FAT32_STM32_M3_M4_M7.c, 4000 :: 		
L_FAT32_Read900:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4002 :: 		
0x470A	0x2300    MOVS	R3, #0
0x470C	0xF88D3018  STRB	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4004 :: 		
0x4710	0x9B01    LDR	R3, [SP, #4]
0x4712	0x1D1B    ADDS	R3, R3, #4
0x4714	0x930A    STR	R3, [SP, #40]
0x4716	0x681B    LDR	R3, [R3, #0]
0x4718	0x4618    MOV	R0, R3
0x471A	0xF7FDFECB  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x471E	0x9B0A    LDR	R3, [SP, #40]
0x4720	0x6018    STR	R0, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4005 :: 		
0x4722	0x9B01    LDR	R3, [SP, #4]
0x4724	0x1D1B    ADDS	R3, R3, #4
0x4726	0x681C    LDR	R4, [R3, #0]
0x4728	0xF06F4370  MVN	R3, #-268435456
0x472C	0x429C    CMP	R4, R3
0x472E	0xD116    BNE	L_FAT32_Read901
;__Lib_FAT32_STM32_M3_M4_M7.c, 4006 :: 		
0x4730	0x9B01    LDR	R3, [SP, #4]
0x4732	0xF2030410  ADDW	R4, R3, #16
0x4736	0x9B03    LDR	R3, [SP, #12]
0x4738	0x6023    STR	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4007 :: 		
0x473A	0xF8BD3020  LDRH	R3, [SP, #32]
0x473E	0x1E5C    SUBS	R4, R3, #1
0x4740	0xB2A4    UXTH	R4, R4
0x4742	0xF8BD3014  LDRH	R3, [SP, #20]
0x4746	0x42A3    CMP	R3, R4
0x4748	0xD102    BNE	L_FAT32_Read902
;__Lib_FAT32_STM32_M3_M4_M7.c, 4008 :: 		
0x474A	0x2000    MOVS	R0, #0
0x474C	0xB240    SXTB	R0, R0
0x474E	0xE046    B	L_end_FAT32_Read
L_FAT32_Read902:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4010 :: 		
0x4750	0x24DB    MOVS	R4, #-37
0x4752	0xB264    SXTB	R4, R4
0x4754	0x4B24    LDR	R3, [PC, #144]
0x4756	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4011 :: 		
0x4758	0x20FF    MOVS	R0, #-1
0x475A	0xB240    SXTB	R0, R0
0x475C	0xE03F    B	L_end_FAT32_Read
;__Lib_FAT32_STM32_M3_M4_M7.c, 4013 :: 		
L_FAT32_Read901:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4015 :: 		
0x475E	0xF8BD3020  LDRH	R3, [SP, #32]
0x4762	0x1E5C    SUBS	R4, R3, #1
0x4764	0xB2A4    UXTH	R4, R4
0x4766	0xF8BD3014  LDRH	R3, [SP, #20]
0x476A	0x42A3    CMP	R3, R4
0x476C	0xD00C    BEQ	L_FAT32_Read904
;__Lib_FAT32_STM32_M3_M4_M7.c, 4016 :: 		
0x476E	0x9B01    LDR	R3, [SP, #4]
0x4770	0x1D1B    ADDS	R3, R3, #4
0x4772	0x681B    LDR	R3, [R3, #0]
0x4774	0x4618    MOV	R0, R3
0x4776	0xF7FCFEF7  BL	_FAT32_ClustToSect+0
0x477A	0xF7FCFF09  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x477E	0xB118    CBZ	R0, L_FAT32_Read905
;__Lib_FAT32_STM32_M3_M4_M7.c, 4017 :: 		
0x4780	0x2301    MOVS	R3, #1
0x4782	0xF88D3019  STRB	R3, [SP, #25]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4018 :: 		
0x4786	0xE014    B	L_FAT32_Read896
;__Lib_FAT32_STM32_M3_M4_M7.c, 4019 :: 		
L_FAT32_Read905:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4020 :: 		
L_FAT32_Read904:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4021 :: 		
0x4788	0xE00D    B	L_FAT32_Read906
L_FAT32_Read899:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4025 :: 		
0x478A	0xF8BD3020  LDRH	R3, [SP, #32]
0x478E	0x1E5C    SUBS	R4, R3, #1
0x4790	0xB2A4    UXTH	R4, R4
0x4792	0xF8BD3014  LDRH	R3, [SP, #20]
0x4796	0x42A3    CMP	R3, R4
0x4798	0xD005    BEQ	L_FAT32_Read907
;__Lib_FAT32_STM32_M3_M4_M7.c, 4026 :: 		
0x479A	0xF7FDFECB  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x479E	0xB110    CBZ	R0, L_FAT32_Read908
;__Lib_FAT32_STM32_M3_M4_M7.c, 4027 :: 		
0x47A0	0x20FF    MOVS	R0, #-1
0x47A2	0xB240    SXTB	R0, R0
0x47A4	0xE01B    B	L_end_FAT32_Read
L_FAT32_Read908:
L_FAT32_Read907:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4028 :: 		
L_FAT32_Read906:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4029 :: 		
L_FAT32_Read898:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3984 :: 		
0x47A6	0xF8BD3014  LDRH	R3, [SP, #20]
0x47AA	0x1C5B    ADDS	R3, R3, #1
0x47AC	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4030 :: 		
0x47B0	0xE782    B	L_FAT32_Read895
L_FAT32_Read896:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4032 :: 		
0x47B2	0x9B01    LDR	R3, [SP, #4]
0x47B4	0xF2030510  ADDW	R5, R3, #16
0x47B8	0xF8BD4014  LDRH	R4, [SP, #20]
0x47BC	0x9B02    LDR	R3, [SP, #8]
0x47BE	0x191B    ADDS	R3, R3, R4
0x47C0	0x602B    STR	R3, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4034 :: 		
0x47C2	0xF7FBFD8F  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x47C6	0xB110    CBZ	R0, L_FAT32_Read909
;__Lib_FAT32_STM32_M3_M4_M7.c, 4035 :: 		
0x47C8	0x20FF    MOVS	R0, #-1
0x47CA	0xB240    SXTB	R0, R0
0x47CC	0xE007    B	L_end_FAT32_Read
L_FAT32_Read909:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4037 :: 		
0x47CE	0xF89D3019  LDRB	R3, [SP, #25]
0x47D2	0xB113    CBZ	R3, L_FAT32_Read910
;__Lib_FAT32_STM32_M3_M4_M7.c, 4038 :: 		
0x47D4	0x20FF    MOVS	R0, #-1
0x47D6	0xB240    SXTB	R0, R0
0x47D8	0xE001    B	L_end_FAT32_Read
L_FAT32_Read910:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4040 :: 		
0x47DA	0x2000    MOVS	R0, #0
0x47DC	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4041 :: 		
L_end_FAT32_Read:
0x47DE	0xF8DDE000  LDR	LR, [SP, #0]
0x47E2	0xB00B    ADD	SP, SP, #44
0x47E4	0x4770    BX	LR
0x47E6	0xBF00    NOP
0x47E8	0x08952000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x47EC	0x0AB82000  	_fat32_fdesc+0
0x47F0	0x0C7C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x47F4	0x0AB62000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x47F8	0x0B342000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x47FC	0x08B02000  	_f32_sector+4
0x4800	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x4804	0x0B362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of _FAT32_Read
_FAT32_GetAttr:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4712 :: 		
; attr start address is: 4 (R1)
; fn start address is: 0 (R0)
0x4808	0xB0C6    SUB	SP, SP, #280
0x480A	0xF8CDE000  STR	LR, [SP, #0]
; attr end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 0 (R0)
; attr start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4715 :: 		
0x480E	0x2200    MOVS	R2, #0
0x4810	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4717 :: 		
0x4812	0xAA02    ADD	R2, SP, #8
0x4814	0x9101    STR	R1, [SP, #4]
0x4816	0x4611    MOV	R1, R2
; fn end address is: 0 (R0)
0x4818	0xF7FFFC0E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x481C	0x9901    LDR	R1, [SP, #4]
0x481E	0x2801    CMP	R0, #1
0x4820	0xD002    BEQ	L_FAT32_GetAttr1054
; attr end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4718 :: 		
0x4822	0x20FF    MOVS	R0, #-1
0x4824	0xB240    SXTB	R0, R0
0x4826	0xE004    B	L_end_FAT32_GetAttr
L_FAT32_GetAttr1054:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4720 :: 		
; attr start address is: 4 (R1)
0x4828	0xF89D2107  LDRB	R2, [SP, #263]
0x482C	0x700A    STRB	R2, [R1, #0]
; attr end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4721 :: 		
0x482E	0x2000    MOVS	R0, #0
0x4830	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4722 :: 		
L_end_FAT32_GetAttr:
0x4832	0xF8DDE000  LDR	LR, [SP, #0]
0x4836	0xB046    ADD	SP, SP, #280
0x4838	0x4770    BX	LR
; end of _FAT32_GetAttr
_FAT32_SetAttr:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4728 :: 		
; fn start address is: 0 (R0)
0x44E8	0xB0C7    SUB	SP, SP, #284
0x44EA	0xF8CDE000  STR	LR, [SP, #0]
0x44EE	0xF88D1118  STRB	R1, [SP, #280]
; fn end address is: 0 (R0)
; fn start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4733 :: 		
0x44F2	0xAA01    ADD	R2, SP, #4
0x44F4	0x4611    MOV	R1, R2
; fn end address is: 0 (R0)
0x44F6	0xF7FFFD9F  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0x44FA	0x2801    CMP	R0, #1
0x44FC	0xD002    BEQ	L_FAT32_SetAttr1055
;__Lib_FAT32_STM32_M3_M4_M7.c, 4734 :: 		
0x44FE	0x20FF    MOVS	R0, #-1
0x4500	0xB240    SXTB	R0, R0
0x4502	0xE025    B	L_end_FAT32_SetAttr
L_FAT32_SetAttr1055:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4736 :: 		
0x4504	0x9843    LDR	R0, [SP, #268]
0x4506	0xF7FDF82F  BL	_FAT32_ClustToSect+0
0x450A	0x4A13    LDR	R2, [PC, #76]
0x450C	0x7813    LDRB	R3, [R2, #0]
0x450E	0x9A44    LDR	R2, [SP, #272]
0x4510	0x40DA    LSRS	R2, R3
0x4512	0x1882    ADDS	R2, R0, R2
0x4514	0x9245    STR	R2, [SP, #276]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4738 :: 		
0x4516	0x4610    MOV	R0, R2
0x4518	0xF7FCF924  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x451C	0xB110    CBZ	R0, L_FAT32_SetAttr1056
;__Lib_FAT32_STM32_M3_M4_M7.c, 4739 :: 		
0x451E	0x20FF    MOVS	R0, #-1
0x4520	0xB240    SXTB	R0, R0
0x4522	0xE015    B	L_end_FAT32_SetAttr
L_FAT32_SetAttr1056:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4742 :: 		
0x4524	0x4A0D    LDR	R2, [PC, #52]
0x4526	0x6812    LDR	R2, [R2, #0]
0x4528	0x1E53    SUBS	R3, R2, #1
0x452A	0x9A44    LDR	R2, [SP, #272]
0x452C	0x401A    ANDS	R2, R3
0x452E	0x0153    LSLS	R3, R2, #5
0x4530	0x4A0B    LDR	R2, [PC, #44]
0x4532	0x18D2    ADDS	R2, R2, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 4744 :: 		
0x4534	0xF89D1118  LDRB	R1, [SP, #280]
0x4538	0x4610    MOV	R0, R2
0x453A	0xF7FEFEF5  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4746 :: 		
0x453E	0x9845    LDR	R0, [SP, #276]
0x4540	0xF7FCFBB0  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x4544	0xB110    CBZ	R0, L_FAT32_SetAttr1057
;__Lib_FAT32_STM32_M3_M4_M7.c, 4747 :: 		
0x4546	0x20FF    MOVS	R0, #-1
0x4548	0xB240    SXTB	R0, R0
0x454A	0xE001    B	L_end_FAT32_SetAttr
L_FAT32_SetAttr1057:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4749 :: 		
0x454C	0x2000    MOVS	R0, #0
0x454E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4750 :: 		
L_end_FAT32_SetAttr:
0x4550	0xF8DDE000  LDR	LR, [SP, #0]
0x4554	0xB047    ADD	SP, SP, #284
0x4556	0x4770    BX	LR
0x4558	0x0AB72000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x455C	0x08A82000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x4560	0x08B02000  	_f32_sector+4
; end of _FAT32_SetAttr
_FAT32_GetFreeSpace:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5237 :: 		
; bytesPerClust start address is: 4 (R1)
; freeClusts start address is: 0 (R0)
0x43D8	0xB083    SUB	SP, SP, #12
0x43DA	0xF8CDE000  STR	LR, [SP, #0]
0x43DE	0x460C    MOV	R4, R1
0x43E0	0x4601    MOV	R1, R0
; bytesPerClust end address is: 4 (R1)
; freeClusts end address is: 0 (R0)
; freeClusts start address is: 4 (R1)
; bytesPerClust start address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 5238 :: 		
0x43E2	0x4A17    LDR	R2, [PC, #92]
0x43E4	0x6812    LDR	R2, [R2, #0]
0x43E6	0x1E93    SUBS	R3, R2, #2
0x43E8	0x4A16    LDR	R2, [PC, #88]
0x43EA	0x6812    LDR	R2, [R2, #0]
0x43EC	0x429A    CMP	R2, R3
0x43EE	0xD80A    BHI	L_FAT32_GetFreeSpace1145
;__Lib_FAT32_STM32_M3_M4_M7.c, 5239 :: 		
0x43F0	0xB111    CBZ	R1, L_FAT32_GetFreeSpace1146
;__Lib_FAT32_STM32_M3_M4_M7.c, 5240 :: 		
0x43F2	0x4A14    LDR	R2, [PC, #80]
0x43F4	0x6812    LDR	R2, [R2, #0]
0x43F6	0x600A    STR	R2, [R1, #0]
; freeClusts end address is: 4 (R1)
L_FAT32_GetFreeSpace1146:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5241 :: 		
0x43F8	0xB114    CBZ	R4, L_FAT32_GetFreeSpace1147
;__Lib_FAT32_STM32_M3_M4_M7.c, 5242 :: 		
0x43FA	0x4A13    LDR	R2, [PC, #76]
0x43FC	0x6812    LDR	R2, [R2, #0]
0x43FE	0x8022    STRH	R2, [R4, #0]
; bytesPerClust end address is: 16 (R4)
L_FAT32_GetFreeSpace1147:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5244 :: 		
0x4400	0x2000    MOVS	R0, #0
0x4402	0xB240    SXTB	R0, R0
0x4404	0xE017    B	L_end_FAT32_GetFreeSpace
;__Lib_FAT32_STM32_M3_M4_M7.c, 5245 :: 		
L_FAT32_GetFreeSpace1145:
; bytesPerClust start address is: 16 (R4)
; freeClusts start address is: 4 (R1)
0x4406	0x9401    STR	R4, [SP, #4]
0x4408	0x9102    STR	R1, [SP, #8]
0x440A	0x2200    MOVS	R2, #0
0x440C	0x2000    MOVS	R0, #0
0x440E	0xF7FFF861  BL	_FAT32_ScanDisk+0
0x4412	0x9902    LDR	R1, [SP, #8]
0x4414	0x9C01    LDR	R4, [SP, #4]
0x4416	0xB930    CBNZ	R0, L_FAT32_GetFreeSpace1149
; freeClusts end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 5246 :: 		
0x4418	0xB114    CBZ	R4, L_FAT32_GetFreeSpace1150
;__Lib_FAT32_STM32_M3_M4_M7.c, 5247 :: 		
0x441A	0x4A0B    LDR	R2, [PC, #44]
0x441C	0x6812    LDR	R2, [R2, #0]
0x441E	0x8022    STRH	R2, [R4, #0]
; bytesPerClust end address is: 16 (R4)
L_FAT32_GetFreeSpace1150:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5249 :: 		
0x4420	0x2000    MOVS	R0, #0
0x4422	0xB240    SXTB	R0, R0
0x4424	0xE007    B	L_end_FAT32_GetFreeSpace
;__Lib_FAT32_STM32_M3_M4_M7.c, 5250 :: 		
L_FAT32_GetFreeSpace1149:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5251 :: 		
; bytesPerClust start address is: 16 (R4)
; freeClusts start address is: 4 (R1)
0x4426	0xB109    CBZ	R1, L_FAT32_GetFreeSpace1152
;__Lib_FAT32_STM32_M3_M4_M7.c, 5252 :: 		
0x4428	0x2200    MOVS	R2, #0
0x442A	0x600A    STR	R2, [R1, #0]
; freeClusts end address is: 4 (R1)
L_FAT32_GetFreeSpace1152:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5253 :: 		
0x442C	0xB10C    CBZ	R4, L_FAT32_GetFreeSpace1153
;__Lib_FAT32_STM32_M3_M4_M7.c, 5254 :: 		
0x442E	0x2200    MOVS	R2, #0
0x4430	0x8022    STRH	R2, [R4, #0]
; bytesPerClust end address is: 16 (R4)
L_FAT32_GetFreeSpace1153:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5256 :: 		
0x4432	0x20FF    MOVS	R0, #-1
0x4434	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 5258 :: 		
L_end_FAT32_GetFreeSpace:
0x4436	0xF8DDE000  LDR	LR, [SP, #0]
0x443A	0xB003    ADD	SP, SP, #12
0x443C	0x4770    BX	LR
0x443E	0xBF00    NOP
0x4440	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4444	0x0B582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x4448	0x0C7C2000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
; end of _FAT32_GetFreeSpace
_FAT32_ScanDisk:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5168 :: 		
0x34D4	0xB089    SUB	SP, SP, #36
0x34D6	0xF8CDE000  STR	LR, [SP, #0]
0x34DA	0x9006    STR	R0, [SP, #24]
0x34DC	0x9107    STR	R1, [SP, #28]
0x34DE	0x9208    STR	R2, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5176 :: 		
0x34E0	0x9B06    LDR	R3, [SP, #24]
0x34E2	0xB113    CBZ	R3, L_FAT32_ScanDisk1128
;__Lib_FAT32_STM32_M3_M4_M7.c, 5177 :: 		
0x34E4	0x2400    MOVS	R4, #0
0x34E6	0x9B06    LDR	R3, [SP, #24]
0x34E8	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1128:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5178 :: 		
0x34EA	0x9B07    LDR	R3, [SP, #28]
0x34EC	0xB113    CBZ	R3, L_FAT32_ScanDisk1129
;__Lib_FAT32_STM32_M3_M4_M7.c, 5179 :: 		
0x34EE	0x2400    MOVS	R4, #0
0x34F0	0x9B07    LDR	R3, [SP, #28]
0x34F2	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1129:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5180 :: 		
0x34F4	0x9B08    LDR	R3, [SP, #32]
0x34F6	0xB113    CBZ	R3, L_FAT32_ScanDisk1130
;__Lib_FAT32_STM32_M3_M4_M7.c, 5181 :: 		
0x34F8	0x2400    MOVS	R4, #0
0x34FA	0x9B08    LDR	R3, [SP, #32]
0x34FC	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1130:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5183 :: 		
0x34FE	0x2300    MOVS	R3, #0
0x3500	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5184 :: 		
0x3502	0x2300    MOVS	R3, #0
0x3504	0x9305    STR	R3, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5185 :: 		
0x3506	0x2300    MOVS	R3, #0
0x3508	0x9302    STR	R3, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5186 :: 		
0x350A	0x4E39    LDR	R6, [PC, #228]
0x350C	0x6833    LDR	R3, [R6, #0]
0x350E	0x9301    STR	R3, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5188 :: 		
0x3510	0x4B38    LDR	R3, [PC, #224]
0x3512	0x781C    LDRB	R4, [R3, #0]
0x3514	0x4633    MOV	R3, R6
0x3516	0x681B    LDR	R3, [R3, #0]
0x3518	0xFA23F404  LSR	R4, R3, R4
0x351C	0x4B36    LDR	R3, [PC, #216]
0x351E	0x681B    LDR	R3, [R3, #0]
0x3520	0x191D    ADDS	R5, R3, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 5189 :: 		
0x3522	0x4B36    LDR	R3, [PC, #216]
0x3524	0x681B    LDR	R3, [R3, #0]
0x3526	0x1E5C    SUBS	R4, R3, #1
0x3528	0x4633    MOV	R3, R6
0x352A	0x681B    LDR	R3, [R3, #0]
0x352C	0x4023    ANDS	R3, R4
0x352E	0x009C    LSLS	R4, R3, #2
0x3530	0x4B33    LDR	R3, [PC, #204]
0x3532	0x191B    ADDS	R3, R3, R4
0x3534	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5191 :: 		
0x3536	0x4628    MOV	R0, R5
0x3538	0xF7FEF82A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x353C	0xB110    CBZ	R0, L_FAT32_ScanDisk1131
;__Lib_FAT32_STM32_M3_M4_M7.c, 5192 :: 		
0x353E	0x20FF    MOVS	R0, #-1
0x3540	0xB240    SXTB	R0, R0
0x3542	0xE051    B	L_end_FAT32_ScanDisk
;__Lib_FAT32_STM32_M3_M4_M7.c, 5193 :: 		
L_FAT32_ScanDisk1131:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5195 :: 		
L_FAT32_ScanDisk1132:
0x3544	0x4B2F    LDR	R3, [PC, #188]
0x3546	0x681C    LDR	R4, [R3, #0]
0x3548	0x9B01    LDR	R3, [SP, #4]
0x354A	0x42A3    CMP	R3, R4
0x354C	0xD225    BCS	L_FAT32_ScanDisk1133
;__Lib_FAT32_STM32_M3_M4_M7.c, 5196 :: 		
0x354E	0x9B03    LDR	R3, [SP, #12]
0x3550	0x681B    LDR	R3, [R3, #0]
0x3552	0xB93B    CBNZ	R3, L_FAT32_ScanDisk1134
;__Lib_FAT32_STM32_M3_M4_M7.c, 5197 :: 		
0x3554	0x9B02    LDR	R3, [SP, #8]
0x3556	0xB90B    CBNZ	R3, L_FAT32_ScanDisk1135
;__Lib_FAT32_STM32_M3_M4_M7.c, 5198 :: 		
0x3558	0x9B01    LDR	R3, [SP, #4]
0x355A	0x9302    STR	R3, [SP, #8]
L_FAT32_ScanDisk1135:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5199 :: 		
0x355C	0x9B04    LDR	R3, [SP, #16]
0x355E	0x1C5B    ADDS	R3, R3, #1
0x3560	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5200 :: 		
0x3562	0xE007    B	L_FAT32_ScanDisk1136
L_FAT32_ScanDisk1134:
0x3564	0x9B03    LDR	R3, [SP, #12]
0x3566	0x681C    LDR	R4, [R3, #0]
0x3568	0x4B27    LDR	R3, [PC, #156]
0x356A	0x429C    CMP	R4, R3
0x356C	0xD102    BNE	L_FAT32_ScanDisk1137
;__Lib_FAT32_STM32_M3_M4_M7.c, 5201 :: 		
0x356E	0x9B05    LDR	R3, [SP, #20]
0x3570	0x1C5B    ADDS	R3, R3, #1
0x3572	0x9305    STR	R3, [SP, #20]
L_FAT32_ScanDisk1137:
L_FAT32_ScanDisk1136:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5203 :: 		
0x3574	0x9B03    LDR	R3, [SP, #12]
0x3576	0x1D1C    ADDS	R4, R3, #4
0x3578	0x9403    STR	R4, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5204 :: 		
0x357A	0x9B01    LDR	R3, [SP, #4]
0x357C	0x1C5B    ADDS	R3, R3, #1
0x357E	0x9301    STR	R3, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5206 :: 		
0x3580	0x4B22    LDR	R3, [PC, #136]
0x3582	0x681B    LDR	R3, [R3, #0]
0x3584	0x429C    CMP	R4, R3
0x3586	0xD107    BNE	L_FAT32_ScanDisk1138
;__Lib_FAT32_STM32_M3_M4_M7.c, 5207 :: 		
0x3588	0x4B1D    LDR	R3, [PC, #116]
0x358A	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5208 :: 		
0x358C	0xF7FEFFD2  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x3590	0xB110    CBZ	R0, L_FAT32_ScanDisk1139
;__Lib_FAT32_STM32_M3_M4_M7.c, 5209 :: 		
0x3592	0x20FF    MOVS	R0, #-1
0x3594	0xB240    SXTB	R0, R0
0x3596	0xE027    B	L_end_FAT32_ScanDisk
;__Lib_FAT32_STM32_M3_M4_M7.c, 5210 :: 		
L_FAT32_ScanDisk1139:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5211 :: 		
L_FAT32_ScanDisk1138:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5212 :: 		
0x3598	0xE7D4    B	L_FAT32_ScanDisk1132
L_FAT32_ScanDisk1133:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5214 :: 		
0x359A	0xF7FCFEA3  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x359E	0xB110    CBZ	R0, L_FAT32_ScanDisk1140
;__Lib_FAT32_STM32_M3_M4_M7.c, 5215 :: 		
0x35A0	0x20FF    MOVS	R0, #-1
0x35A2	0xB240    SXTB	R0, R0
0x35A4	0xE020    B	L_end_FAT32_ScanDisk
;__Lib_FAT32_STM32_M3_M4_M7.c, 5216 :: 		
L_FAT32_ScanDisk1140:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5218 :: 		
0x35A6	0x9B06    LDR	R3, [SP, #24]
0x35A8	0xB123    CBZ	R3, L_FAT32_ScanDisk1141
;__Lib_FAT32_STM32_M3_M4_M7.c, 5219 :: 		
0x35AA	0x4B16    LDR	R3, [PC, #88]
0x35AC	0x681B    LDR	R3, [R3, #0]
0x35AE	0x1E9C    SUBS	R4, R3, #2
0x35B0	0x9B06    LDR	R3, [SP, #24]
0x35B2	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1141:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5220 :: 		
0x35B4	0x9B07    LDR	R3, [SP, #28]
0x35B6	0xB113    CBZ	R3, L_FAT32_ScanDisk1142
;__Lib_FAT32_STM32_M3_M4_M7.c, 5221 :: 		
0x35B8	0x9C04    LDR	R4, [SP, #16]
0x35BA	0x9B07    LDR	R3, [SP, #28]
0x35BC	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1142:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5222 :: 		
0x35BE	0x9B08    LDR	R3, [SP, #32]
0x35C0	0xB113    CBZ	R3, L_FAT32_ScanDisk1143
;__Lib_FAT32_STM32_M3_M4_M7.c, 5223 :: 		
0x35C2	0x9C05    LDR	R4, [SP, #20]
0x35C4	0x9B08    LDR	R3, [SP, #32]
0x35C6	0x601C    STR	R4, [R3, #0]
L_FAT32_ScanDisk1143:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5225 :: 		
0x35C8	0x9C04    LDR	R4, [SP, #16]
0x35CA	0x4B11    LDR	R3, [PC, #68]
0x35CC	0x681B    LDR	R3, [R3, #0]
0x35CE	0x42A3    CMP	R3, R4
0x35D0	0xD00A    BEQ	L_FAT32_ScanDisk1144
;__Lib_FAT32_STM32_M3_M4_M7.c, 5226 :: 		
0x35D2	0x9C04    LDR	R4, [SP, #16]
0x35D4	0x4B0E    LDR	R3, [PC, #56]
0x35D6	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5227 :: 		
0x35D8	0x9C02    LDR	R4, [SP, #8]
0x35DA	0x4B0E    LDR	R3, [PC, #56]
0x35DC	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5228 :: 		
0x35DE	0x2401    MOVS	R4, #1
0x35E0	0x4B0D    LDR	R3, [PC, #52]
0x35E2	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 5229 :: 		
0x35E4	0xF000F81A  BL	__Lib_FAT32_STM32_M3_M4_M7_syncFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 5230 :: 		
L_FAT32_ScanDisk1144:
;__Lib_FAT32_STM32_M3_M4_M7.c, 5231 :: 		
L_end_FAT32_ScanDisk:
0x35E8	0xF8DDE000  LDR	LR, [SP, #0]
0x35EC	0xB009    ADD	SP, SP, #36
0x35EE	0x4770    BX	LR
0x35F0	0x0B482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x35F4	0x0C7B2000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x35F8	0x0B442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x35FC	0x0C802000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x3600	0x08B02000  	_f32_sector+4
0x3604	0x0B602000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x3608	0xFFF70FFF  	#268435447
0x360C	0x0B642000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x3610	0x0B582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x3614	0x0B5C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x3618	0x0C7A2000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
; end of _FAT32_ScanDisk
_LongWordToStr:
;__Lib_Conversions.c, 274 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x444C	0xB081    SUB	SP, SP, #4
0x444E	0x460A    MOV	R2, R1
0x4450	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 277 :: 		
; len start address is: 0 (R0)
0x4452	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x4454	0x460D    MOV	R5, R1
0x4456	0x4611    MOV	R1, R2
L_LongWordToStr52:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x4458	0x280A    CMP	R0, #10
0x445A	0xD205    BCS	L_LongWordToStr53
;__Lib_Conversions.c, 278 :: 		
0x445C	0x180B    ADDS	R3, R1, R0
0x445E	0x2220    MOVS	R2, #32
0x4460	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 277 :: 		
0x4462	0x1C40    ADDS	R0, R0, #1
0x4464	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 278 :: 		
0x4466	0xE7F7    B	L_LongWordToStr52
L_LongWordToStr53:
;__Lib_Conversions.c, 279 :: 		
0x4468	0x180B    ADDS	R3, R1, R0
0x446A	0x2200    MOVS	R2, #0
0x446C	0x701A    STRB	R2, [R3, #0]
0x446E	0x1E40    SUBS	R0, R0, #1
0x4470	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 281 :: 		
L_LongWordToStr55:
;__Lib_Conversions.c, 282 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x4472	0x180C    ADDS	R4, R1, R0
0x4474	0x230A    MOVS	R3, #10
0x4476	0xFBB5F2F3  UDIV	R2, R5, R3
0x447A	0xFB035212  MLS	R2, R3, R2, R5
0x447E	0x3230    ADDS	R2, #48
0x4480	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 283 :: 		
0x4482	0x220A    MOVS	R2, #10
0x4484	0xFBB5F2F2  UDIV	R2, R5, R2
0x4488	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 284 :: 		
0x448A	0xB902    CBNZ	R2, L_LongWordToStr57
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 285 :: 		
0x448C	0xE002    B	L_LongWordToStr56
L_LongWordToStr57:
;__Lib_Conversions.c, 286 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x448E	0x1E40    SUBS	R0, R0, #1
0x4490	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 287 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x4492	0xE7EE    B	L_LongWordToStr55
L_LongWordToStr56:
;__Lib_Conversions.c, 288 :: 		
L_end_LongWordToStr:
0x4494	0xB001    ADD	SP, SP, #4
0x4496	0x4770    BX	LR
; end of _LongWordToStr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x5348	0xB082    SUB	SP, SP, #8
0x534A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x534E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x5350	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5352	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x5354	0xF64B3080  MOVW	R0, #48000
0x5358	0x4281    CMP	R1, R0
0x535A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x535C	0x4832    LDR	R0, [PC, #200]
0x535E	0x6800    LDR	R0, [R0, #0]
0x5360	0xF0400102  ORR	R1, R0, #2
0x5364	0x4830    LDR	R0, [PC, #192]
0x5366	0x6001    STR	R1, [R0, #0]
0x5368	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x536A	0xF64550C0  MOVW	R0, #24000
0x536E	0x4281    CMP	R1, R0
0x5370	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x5372	0x482D    LDR	R0, [PC, #180]
0x5374	0x6800    LDR	R0, [R0, #0]
0x5376	0xF0400101  ORR	R1, R0, #1
0x537A	0x482B    LDR	R0, [PC, #172]
0x537C	0x6001    STR	R1, [R0, #0]
0x537E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x5380	0x4829    LDR	R0, [PC, #164]
0x5382	0x6801    LDR	R1, [R0, #0]
0x5384	0xF06F0007  MVN	R0, #7
0x5388	0x4001    ANDS	R1, R0
0x538A	0x4827    LDR	R0, [PC, #156]
0x538C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x538E	0xF7FFF883  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x5392	0x4826    LDR	R0, [PC, #152]
0x5394	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x5396	0x4826    LDR	R0, [PC, #152]
0x5398	0xEA020100  AND	R1, R2, R0, LSL #0
0x539C	0x4825    LDR	R0, [PC, #148]
0x539E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x53A0	0xF0020001  AND	R0, R2, #1
0x53A4	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x53A6	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x53A8	0x4822    LDR	R0, [PC, #136]
0x53AA	0x6800    LDR	R0, [R0, #0]
0x53AC	0xF0000002  AND	R0, R0, #2
0x53B0	0x2800    CMP	R0, #0
0x53B2	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x53B4	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x53B6	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x53B8	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x53BA	0xF4023080  AND	R0, R2, #65536
0x53BE	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x53C0	0x481C    LDR	R0, [PC, #112]
0x53C2	0x6800    LDR	R0, [R0, #0]
0x53C4	0xF4003000  AND	R0, R0, #131072
0x53C8	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x53CA	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x53CC	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x53CE	0x460A    MOV	R2, R1
0x53D0	0x9901    LDR	R1, [SP, #4]
0x53D2	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x53D4	0x9101    STR	R1, [SP, #4]
0x53D6	0x4611    MOV	R1, R2
0x53D8	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x53DA	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x53DE	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x53E0	0x4814    LDR	R0, [PC, #80]
0x53E2	0x6800    LDR	R0, [R0, #0]
0x53E4	0xF0407180  ORR	R1, R0, #16777216
0x53E8	0x4812    LDR	R0, [PC, #72]
0x53EA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x53EC	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x53EE	0x4811    LDR	R0, [PC, #68]
0x53F0	0x6800    LDR	R0, [R0, #0]
0x53F2	0xF0007000  AND	R0, R0, #33554432
0x53F6	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x53F8	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x53FA	0x460A    MOV	R2, R1
0x53FC	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x53FE	0x480B    LDR	R0, [PC, #44]
0x5400	0x6800    LDR	R0, [R0, #0]
0x5402	0xF000010C  AND	R1, R0, #12
0x5406	0x0090    LSLS	R0, R2, #2
0x5408	0xF000000C  AND	R0, R0, #12
0x540C	0x4281    CMP	R1, R0
0x540E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x5410	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x5412	0xF8DDE000  LDR	LR, [SP, #0]
0x5416	0xB002    ADD	SP, SP, #8
0x5418	0x4770    BX	LR
0x541A	0xBF00    NOP
0x541C	0x00800101  	#16842880
0x5420	0x0002001D  	#1900546
0x5424	0x19400001  	#72000
0x5428	0x20004002  	FLASH_ACR+0
0x542C	0x10044002  	RCC_CFGR+0
0x5430	0xFFFF000F  	#1048575
0x5434	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x4498	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x449A	0x480F    LDR	R0, [PC, #60]
0x449C	0x6800    LDR	R0, [R0, #0]
0x449E	0xF0400101  ORR	R1, R0, #1
0x44A2	0x480D    LDR	R0, [PC, #52]
0x44A4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x44A6	0x490D    LDR	R1, [PC, #52]
0x44A8	0x480D    LDR	R0, [PC, #52]
0x44AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x44AC	0x480A    LDR	R0, [PC, #40]
0x44AE	0x6801    LDR	R1, [R0, #0]
0x44B0	0x480C    LDR	R0, [PC, #48]
0x44B2	0x4001    ANDS	R1, R0
0x44B4	0x4808    LDR	R0, [PC, #32]
0x44B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x44B8	0x4807    LDR	R0, [PC, #28]
0x44BA	0x6801    LDR	R1, [R0, #0]
0x44BC	0xF46F2080  MVN	R0, #262144
0x44C0	0x4001    ANDS	R1, R0
0x44C2	0x4805    LDR	R0, [PC, #20]
0x44C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x44C6	0x4806    LDR	R0, [PC, #24]
0x44C8	0x6801    LDR	R1, [R0, #0]
0x44CA	0xF46F00FE  MVN	R0, #8323072
0x44CE	0x4001    ANDS	R1, R0
0x44D0	0x4803    LDR	R0, [PC, #12]
0x44D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x44D4	0xB001    ADD	SP, SP, #4
0x44D6	0x4770    BX	LR
0x44D8	0x10004002  	RCC_CR+0
0x44DC	0x0000F8FF  	#-117506048
0x44E0	0x10044002  	RCC_CFGR+0
0x44E4	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x532C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x532E	0x4902    LDR	R1, [PC, #8]
0x5330	0x4802    LDR	R0, [PC, #8]
0x5332	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x5334	0xB001    ADD	SP, SP, #4
0x5336	0x4770    BX	LR
0x5338	0x19400001  	#72000
0x533C	0x089C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x5340	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x5342	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x5344	0xB001    ADD	SP, SP, #4
0x5346	0x4770    BX	LR
; end of ___GenExcept
0x5C28	0xB500    PUSH	(R14)
0x5C2A	0xF8DFB014  LDR	R11, [PC, #20]
0x5C2E	0xF8DFA014  LDR	R10, [PC, #20]
0x5C32	0xF8DFC014  LDR	R12, [PC, #20]
0x5C36	0xF7FEFF49  BL	19148
0x5C3A	0xBD00    POP	(R15)
0x5C3C	0x4770    BX	LR
0x5C3E	0xBF00    NOP
0x5C40	0x00002000  	#536870912
0x5C44	0x00952000  	#536871061
0x5C48	0x5A640000  	#23140
0x5CA8	0xB500    PUSH	(R14)
0x5CAA	0xF8DFB010  LDR	R11, [PC, #16]
0x5CAE	0xF8DFA010  LDR	R10, [PC, #16]
0x5CB2	0xF7FEFEED  BL	19088
0x5CB6	0xBD00    POP	(R15)
0x5CB8	0x4770    BX	LR
0x5CBA	0xBF00    NOP
0x5CBC	0x00002000  	#536870912
0x5CC0	0x0CA82000  	#536874152
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0464	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;SD_Card.c,108 :: _cmdFAIL [256]
0x5864	0x74696E69 ;_cmdFAIL+0
0x5868	0x69616620 ;_cmdFAIL+4
0x586C	0x2064656C ;_cmdFAIL+8
0x5870	0x00202020 ;_cmdFAIL+12
0x5874	0x726F6671 ;_cmdFAIL+16
0x5878	0x2074616D ;_cmdFAIL+20
0x587C	0x6C696166 ;_cmdFAIL+24
0x5880	0x00206465 ;_cmdFAIL+28
0x5884	0x69646B6D ;_cmdFAIL+32
0x5888	0x61662072 ;_cmdFAIL+36
0x588C	0x64656C69 ;_cmdFAIL+40
0x5890	0x00202020 ;_cmdFAIL+44
0x5894	0x69646863 ;_cmdFAIL+48
0x5898	0x61662072 ;_cmdFAIL+52
0x589C	0x64656C69 ;_cmdFAIL+56
0x58A0	0x00202020 ;_cmdFAIL+60
0x58A4	0x69646D72 ;_cmdFAIL+64
0x58A8	0x61662072 ;_cmdFAIL+68
0x58AC	0x64656C69 ;_cmdFAIL+72
0x58B0	0x00202020 ;_cmdFAIL+76
0x58B4	0x20726964 ;_cmdFAIL+80
0x58B8	0x6C696166 ;_cmdFAIL+84
0x58BC	0x20206465 ;_cmdFAIL+88
0x58C0	0x00202020 ;_cmdFAIL+92
0x58C4	0x646E6572 ;_cmdFAIL+96
0x58C8	0x66207269 ;_cmdFAIL+100
0x58CC	0x656C6961 ;_cmdFAIL+104
0x58D0	0x00202064 ;_cmdFAIL+108
0x58D4	0x69737361 ;_cmdFAIL+112
0x58D8	0x66206E67 ;_cmdFAIL+116
0x58DC	0x656C6961 ;_cmdFAIL+120
0x58E0	0x00202064 ;_cmdFAIL+124
0x58E4	0x64616572 ;_cmdFAIL+128
0x58E8	0x69616620 ;_cmdFAIL+132
0x58EC	0x2064656C ;_cmdFAIL+136
0x58F0	0x00202020 ;_cmdFAIL+140
0x58F4	0x65707061 ;_cmdFAIL+144
0x58F8	0x6620646E ;_cmdFAIL+148
0x58FC	0x656C6961 ;_cmdFAIL+152
0x5900	0x00202064 ;_cmdFAIL+156
0x5904	0x72776572 ;_cmdFAIL+160
0x5908	0x20657469 ;_cmdFAIL+164
0x590C	0x6C696166 ;_cmdFAIL+168
0x5910	0x00206465 ;_cmdFAIL+172
0x5914	0x656C6564 ;_cmdFAIL+176
0x5918	0x66206574 ;_cmdFAIL+180
0x591C	0x656C6961 ;_cmdFAIL+184
0x5920	0x00202064 ;_cmdFAIL+188
0x5924	0x616E6572 ;_cmdFAIL+192
0x5928	0x6620656D ;_cmdFAIL+196
0x592C	0x656C6961 ;_cmdFAIL+200
0x5930	0x00202064 ;_cmdFAIL+204
0x5934	0x70617773 ;_cmdFAIL+208
0x5938	0x69616620 ;_cmdFAIL+212
0x593C	0x2064656C ;_cmdFAIL+216
0x5940	0x00202020 ;_cmdFAIL+220
0x5944	0x20746573 ;_cmdFAIL+224
0x5948	0x65746164 ;_cmdFAIL+228
0x594C	0x69616620 ;_cmdFAIL+232
0x5950	0x0064656C ;_cmdFAIL+236
0x5954	0x20746567 ;_cmdFAIL+240
0x5958	0x65746164 ;_cmdFAIL+244
0x595C	0x69616620 ;_cmdFAIL+248
0x5960	0x0064656C ;_cmdFAIL+252
; end of _cmdFAIL
;SD_Card.c,88 :: _cmdOK [256]
0x5964	0x74696E69 ;_cmdOK+0
0x5968	0x206B6F20 ;_cmdOK+4
0x596C	0x20202020 ;_cmdOK+8
0x5970	0x00202020 ;_cmdOK+12
0x5974	0x726F6671 ;_cmdOK+16
0x5978	0x2074616D ;_cmdOK+20
0x597C	0x20206B6F ;_cmdOK+24
0x5980	0x00202020 ;_cmdOK+28
0x5984	0x69646B6D ;_cmdOK+32
0x5988	0x6B6F2072 ;_cmdOK+36
0x598C	0x20202020 ;_cmdOK+40
0x5990	0x00202020 ;_cmdOK+44
0x5994	0x69646863 ;_cmdOK+48
0x5998	0x6B6F2072 ;_cmdOK+52
0x599C	0x20202020 ;_cmdOK+56
0x59A0	0x00202020 ;_cmdOK+60
0x59A4	0x69646D72 ;_cmdOK+64
0x59A8	0x6B6F2072 ;_cmdOK+68
0x59AC	0x20202020 ;_cmdOK+72
0x59B0	0x00202020 ;_cmdOK+76
0x59B4	0x20726964 ;_cmdOK+80
0x59B8	0x20206B6F ;_cmdOK+84
0x59BC	0x20202020 ;_cmdOK+88
0x59C0	0x00202020 ;_cmdOK+92
0x59C4	0x646E6572 ;_cmdOK+96
0x59C8	0x6F207269 ;_cmdOK+100
0x59CC	0x2020206B ;_cmdOK+104
0x59D0	0x00202020 ;_cmdOK+108
0x59D4	0x69737361 ;_cmdOK+112
0x59D8	0x6F206E67 ;_cmdOK+116
0x59DC	0x2020206B ;_cmdOK+120
0x59E0	0x00202020 ;_cmdOK+124
0x59E4	0x64616572 ;_cmdOK+128
0x59E8	0x206B6F20 ;_cmdOK+132
0x59EC	0x20202020 ;_cmdOK+136
0x59F0	0x00202020 ;_cmdOK+140
0x59F4	0x65707061 ;_cmdOK+144
0x59F8	0x6F20646E ;_cmdOK+148
0x59FC	0x2020206B ;_cmdOK+152
0x5A00	0x00202020 ;_cmdOK+156
0x5A04	0x72776572 ;_cmdOK+160
0x5A08	0x20657469 ;_cmdOK+164
0x5A0C	0x20206B6F ;_cmdOK+168
0x5A10	0x00202020 ;_cmdOK+172
0x5A14	0x656C6564 ;_cmdOK+176
0x5A18	0x6F206574 ;_cmdOK+180
0x5A1C	0x2020206B ;_cmdOK+184
0x5A20	0x00202020 ;_cmdOK+188
0x5A24	0x616E6572 ;_cmdOK+192
0x5A28	0x6F20656D ;_cmdOK+196
0x5A2C	0x2020206B ;_cmdOK+200
0x5A30	0x00202020 ;_cmdOK+204
0x5A34	0x70617773 ;_cmdOK+208
0x5A38	0x206B6F20 ;_cmdOK+212
0x5A3C	0x20202020 ;_cmdOK+216
0x5A40	0x00202020 ;_cmdOK+220
0x5A44	0x20746573 ;_cmdOK+224
0x5A48	0x65746164 ;_cmdOK+228
0x5A4C	0x206B6F20 ;_cmdOK+232
0x5A50	0x00202020 ;_cmdOK+236
0x5A54	0x20746567 ;_cmdOK+240
0x5A58	0x65746164 ;_cmdOK+244
0x5A5C	0x206B6F20 ;_cmdOK+248
0x5A60	0x00202020 ;_cmdOK+252
; end of _cmdOK
;SD_Card.c,0 :: ?ICS?lstr1_SD_Card [10]
0x5A64	0x454C4946 ;?ICS?lstr1_SD_Card+0
0x5A68	0x58542E31 ;?ICS?lstr1_SD_Card+4
0x5A6C	0x0054 ;?ICS?lstr1_SD_Card+8
; end of ?ICS?lstr1_SD_Card
;SD_Card.c,0 :: ?ICS?lstr2_SD_Card [10]
0x5A6E	0x454C4946 ;?ICS?lstr2_SD_Card+0
0x5A72	0x58542E32 ;?ICS?lstr2_SD_Card+4
0x5A76	0x0054 ;?ICS?lstr2_SD_Card+8
; end of ?ICS?lstr2_SD_Card
;SD_Card.c,0 :: ?ICS?lstr3_SD_Card [10]
0x5A78	0x454C4946 ;?ICS?lstr3_SD_Card+0
0x5A7C	0x58542E33 ;?ICS?lstr3_SD_Card+4
0x5A80	0x0054 ;?ICS?lstr3_SD_Card+8
; end of ?ICS?lstr3_SD_Card
;SD_Card.c,0 :: ?ICS?lstr4_SD_Card [10]
0x5A82	0x454C4946 ;?ICS?lstr4_SD_Card+0
0x5A86	0x58542E34 ;?ICS?lstr4_SD_Card+4
0x5A8A	0x0054 ;?ICS?lstr4_SD_Card+8
; end of ?ICS?lstr4_SD_Card
;,0 :: _initBlock_7 [54]
; Containing: ?ICS_wrbuf [15]
;             ?ICS?lstr5_SD_Card [10]
;             ?ICS?lstr6_SD_Card [10]
;             ?ICS_rdbuf [19]
0x5A8C	0x2D5D2B5B ;_initBlock_7+0 : ?ICS_wrbuf at 0x5A8C
0x5A90	0x2B2B2D2D ;_initBlock_7+4
0x5A94	0x3D3D3D2B ;_initBlock_7+8
0x5A98	0x467E7E7E ;_initBlock_7+12 : ?ICS?lstr5_SD_Card at 0x5A9B
0x5A9C	0x31454C49 ;_initBlock_7+16
0x5AA0	0x5458542E ;_initBlock_7+20
0x5AA4	0x4C494600 ;_initBlock_7+24 : ?ICS?lstr6_SD_Card at 0x5AA5
0x5AA8	0x542E3145 ;_initBlock_7+28
0x5AAC	0x20005458 ;_initBlock_7+32 : ?ICS_rdbuf at 0x5AAF
0x5AB0	0x20202020 ;_initBlock_7+36
0x5AB4	0x20202020 ;_initBlock_7+40
0x5AB8	0x20202020 ;_initBlock_7+44
0x5ABC	0x20202020 ;_initBlock_7+48
0x5AC0	0x2020 ;_initBlock_7+52
; end of _initBlock_7
;SD_Card.c,0 :: ?ICS?lstr7_SD_Card [10]
0x5AC2	0x454C4946 ;?ICS?lstr7_SD_Card+0
0x5AC6	0x58542E31 ;?ICS?lstr7_SD_Card+4
0x5ACA	0x0054 ;?ICS?lstr7_SD_Card+8
; end of ?ICS?lstr7_SD_Card
;SD_Card.c,0 :: ?ICS?lstr8_SD_Card [10]
0x5ACC	0x454C4946 ;?ICS?lstr8_SD_Card+0
0x5AD0	0x58542E31 ;?ICS?lstr8_SD_Card+4
0x5AD4	0x0054 ;?ICS?lstr8_SD_Card+8
; end of ?ICS?lstr8_SD_Card
;,0 :: _initBlock_10 [30]
; Containing: ?ICS?lstr9_SD_Card [17]
;             ?ICS?lstr10_SD_Card [13]
0x5AD6	0x65657246 ;_initBlock_10+0 : ?ICS?lstr9_SD_Card at 0x5AD6
0x5ADA	0x61705320 ;_initBlock_10+4
0x5ADE	0x49206563 ;_initBlock_10+8
0x5AE2	0x3A6F666E ;_initBlock_10+12
0x5AE6	0x65724600 ;_initBlock_10+16 : ?ICS?lstr10_SD_Card at 0x5AE7
0x5AEA	0x79622065 ;_initBlock_10+20
0x5AEE	0x3A736574 ;_initBlock_10+24
0x5AF2	0x0020 ;_initBlock_10+28
; end of _initBlock_10
;__Lib_FAT32_STM32_M3_M4_M7.c,0 :: ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7 [4]
0x5AF4	0x005C3A43 ;?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7+0
; end of ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7
;__Lib_Mmc.c,0 :: ?ICS__Lib_Mmc_cardType [1]
0x5AF8	0x00 ;?ICS__Lib_Mmc_cardType+0
; end of ?ICS__Lib_Mmc_cardType
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x5AFC	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x5B00	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x5B04	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x5B08	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x5B0C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x5B10	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x5B14	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x5B18	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x5B1C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x5B20	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x5B24	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x5B28	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x5B2C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x5B30	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x5B34	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x5B38	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x5B3C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x5B40	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x5B44	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x5B48	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x5B4C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x5B50	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x5B54	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x5B58	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x5B5C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x5B60	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x5B64	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x5B68	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x5B6C	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x5B70	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x5B74	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x5B78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x5B7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x5B80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x5B84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x5B88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x5B8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x5B90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x5B94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x5B98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x5B9C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x5BA0	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x5BA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x5BA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x5BAC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x5BB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x5BB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x5BB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x5BBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x5BC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x5BC4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x5BC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x5BCC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x5BD0	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_FAT32_STM32_M3_M4_M7.c,40 :: __Lib_FAT32_STM32_M3_M4_M7_name83specific [18]
0x5BD4	0x27602524 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
0x5BD8	0x7D7B402D ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+4
0x5BDC	0x2823217E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+8
0x5BE0	0x5E5F2629 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+12
0x5BE4	0x002E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+16
; end of __Lib_FAT32_STM32_M3_M4_M7_name83specific
;__Lib_System_101_102_103.c,427 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x5BE6	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x5BEA	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x5BEE	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x5BF2	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;SD_Card.c,148 :: _line [16]
0x5BF6	0x2A2A2A2A ;_line+0
0x5BFA	0x2A2A2A2A ;_line+4
0x5BFE	0x2A2A2A2A ;_line+8
0x5C02	0x002A2A2A ;_line+12
; end of _line
;__Lib_FAT32_STM32_M3_M4_M7.c,48 :: __Lib_FAT32_STM32_M3_M4_M7_C_Dir [12]
0x5C06	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+0
0x5C0A	0x44202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+4
0x5C0E	0x00205249 ;__Lib_FAT32_STM32_M3_M4_M7_C_Dir+8
; end of __Lib_FAT32_STM32_M3_M4_M7_C_Dir
;__Lib_FAT32_STM32_M3_M4_M7.c,47 :: __Lib_FAT32_STM32_M3_M4_M7_C_Empty [12]
0x5C12	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+0
0x5C16	0x20202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+4
0x5C1A	0x00202020 ;__Lib_FAT32_STM32_M3_M4_M7_C_Empty+8
; end of __Lib_FAT32_STM32_M3_M4_M7_C_Empty
;,0 :: _initBlock_20 [10]
; Containing: lfnSpecific [7]
;             CRLF_F32 [3]
0x5C1E	0x3D202C2B ;_initBlock_20+0 : lfnSpecific at 0x5C1E
0x5C22	0x0D005D5B ;_initBlock_20+4 : CRLF_F32 at 0x5C25
0x5C26	0x000A ;_initBlock_20+8
; end of _initBlock_20
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [148]    _Mmc_Multi_Read_Stop
0x01C4      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
0x01EC     [144]    _Mmc_Read_Sector
0x027C      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
0x0294      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
0x02AC      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_islower
0x02C4      [30]    _FAT32_Dev_Multi_Read_Stop
0x02E4      [76]    __Lib_FAT32_STM32_M3_M4_M7_readMStop
0x0330      [24]    __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
0x0348      [56]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
0x0380     [196]    _Mmc_Write_Sector
0x0444      [32]    __Lib_Mmc_Mmc_Wait_Data_Ready
0x0468      [24]    _Delay_1us
0x0480      [30]    _FAT32_Dev_Read_Sector
0x04A0     [232]    __Lib_FAT32_STM32_M3_M4_M7_countSector
0x0588     [140]    _GPIO_Clk_Enable
0x0614      [88]    _Mmc_Multi_Read_Sector
0x066C      [60]    _Mmc_Multi_Read_Start
0x06A8      [34]    __Lib_FAT32_STM32_M3_M4_M7_UI32
0x06CC     [150]    __Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample
0x0764     [152]    __Lib_FAT32_STM32_M3_M4_M7_readSector
0x07FC      [10]    __Lib_FAT32_STM32_M3_M4_M7_UI8
0x0808      [20]    __Lib_FAT32_STM32_M3_M4_M7_UI16
0x081C     [500]    _GPIO_Config
0x0A10      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
0x0A48     [140]    __Lib_FAT32_STM32_M3_M4_M7_LE_getName
0x0AD4      [30]    _FAT32_Dev_Write_Sector
0x0AF4      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
0x0B1C     [328]    __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
0x0C64      [62]    __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
0x0CA4     [132]    __Lib_FAT32_STM32_M3_M4_M7_writeSector
0x0D28      [52]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
0x0D5C     [452]    __Lib_FAT32_STM32_M3_M4_M7_getFullName
0x0F20     [252]    __Lib_FAT32_STM32_M3_M4_M7_readMBR
0x101C     [288]    __Lib_Mmc_Mmc_UnIdle
0x113C      [22]    _FAT32_Dev_Multi_Read_Sector
0x1154      [30]    _FAT32_Dev_Multi_Read_Start
0x1174      [38]    __Lib_FAT32_STM32_M3_M4_M7_PO2
0x119C      [30]    __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
0x11BC      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
0x11E4      [28]    __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
0x1200      [28]    _SPI1_Read
0x121C      [28]    _SPI2_Read
0x1238      [28]    _SPI3_Read
0x1254      [28]    _ADC2_Get_Sample
0x1270     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x1308      [12]    _Get_Fosc_kHz
0x1314      [28]    _ADC1_Get_Sample
0x1330     [148]    __Lib_Mmc_Mmc_Send_Command
0x13C4      [20]    __Lib_Mmc_Mmc_Select
0x13D8      [40]    __Lib_Mmc_Mmc_DeSelect
0x1400     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
0x14B4     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
0x1568      [40]    _FAT32_ClustToSect
0x1590     [164]    __Lib_FAT32_STM32_M3_M4_M7_readMStart
0x1634      [56]    __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
0x166C     [168]    _RCC_GetClocksFrequency
0x1714      [30]    __Lib_UART_123_45_UARTx_Write
0x1734      [34]    __Lib_SPI_123_SPIx_Read
0x1758     [380]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
0x18D4     [316]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
0x1A10     [172]    __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
0x1ABC     [168]    __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
0x1B64     [840]    __Lib_FAT32_STM32_M3_M4_M7_readBR
0x1EAC     [264]    _Mmc_Init
0x1FB4     [114]    __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
0x2028     [464]    __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
0x21F8      [32]    __Lib_FAT32_STM32_M3_M4_M7_alt_memset
0x2218     [272]    _GPIO_Alternate_Function_Enable
0x2328      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x236C     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
0x2410     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
0x24B4     [128]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
0x2534     [104]    __Lib_FAT32_STM32_M3_M4_M7_readMSector
0x259C     [480]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
0x277C    [2360]    __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
0x30B4     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x32F8      [48]    __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
0x3328      [16]    __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
0x3338     [122]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
0x33B4      [26]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
0x33D0     [260]    _FAT32_Seek
0x34D4     [328]    _FAT32_ScanDisk
0x361C     [140]    __Lib_FAT32_STM32_M3_M4_M7_syncFSI
0x36A8      [58]    __Lib_FAT32_STM32_M3_M4_M7_DE_setSize
0x36E4     [386]    __Lib_FAT32_STM32_M3_M4_M7_LE_setName
0x3868     [472]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
0x3A40      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
0x3A78      [12]    __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
0x3A84     [144]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
0x3B14      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
0x3B24      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
0x3B34     [252]    __Lib_FAT32_STM32_M3_M4_M7_readFSI
0x3C30      [22]    _FAT32_Put_Char
0x3C48      [30]    _FAT32_Dev_Init
0x3C68      [28]    _UART2_Write
0x3C84      [28]    _UART3_Write
0x3CA0      [28]    _UART4_Write
0x3CBC      [54]    _UART_Write_Text
0x3CF4      [84]    _SPI1_Init_Advanced
0x3D48      [26]    SD_Card_constToVar
0x3D64      [28]    _UART5_Write
0x3D80     [552]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
0x3FA8      [30]    __Lib_FAT32_STM32_M3_M4_M7_constToVar
0x3FC8      [34]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
0x3FEC      [76]    __Lib_FAT32_STM32_M3_M4_M7_alt_LongWordToStr
0x4038     [268]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
0x4144      [74]    __Lib_FAT32_STM32_M3_M4_M7_alt_WordToStrWithZeros
0x4190      [28]    _SPI3_Write
0x41AC      [28]    _UART1_Write
0x41C8     [216]    __Lib_FAT32_STM32_M3_M4_M7_resetFSI
0x42A0      [28]    _SPI1_Write
0x42BC      [28]    _SPI2_Write
0x42D8     [256]    _FAT32_Close
0x43D8     [116]    _FAT32_GetFreeSpace
0x444C      [76]    _LongWordToStr
0x4498      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x44E8     [124]    _FAT32_SetAttr
0x4564      [80]    _FAT32_Size
0x45B4     [596]    _FAT32_Read
0x4808      [50]    _FAT32_GetAttr
0x483C     [596]    _FAT32_Write
0x4A90      [58]    ___FillZeros
0x4ACC      [20]    ___CC2DW
0x4AE0      [40]    _UART1_Init_Advanced
0x4B08     [824]    _FAT32_Open
0x4E40      [24]    _UART_Write
0x4E58     [994]    _FAT32_Dir
0x523C      [40]    _initFastSPI
0x5264     [136]    _FAT32_Init
0x52EC      [32]    _UART_Write_ConstText
0x530C      [32]    _initSPI
0x532C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x5340       [8]    ___GenExcept
0x5348     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x5438    [1068]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [10]    ?lstr1_SD_Card
0x2000000A      [10]    ?lstr2_SD_Card
0x20000014      [10]    ?lstr3_SD_Card
0x2000001E      [10]    ?lstr4_SD_Card
0x20000028      [15]    _wrbuf
0x20000037      [10]    ?lstr5_SD_Card
0x20000041      [10]    ?lstr6_SD_Card
0x2000004B      [19]    _rdbuf
0x2000005E      [10]    ?lstr7_SD_Card
0x20000068      [10]    ?lstr8_SD_Card
0x20000072      [17]    ?lstr9_SD_Card
0x20000083      [13]    ?lstr10_SD_Card
0x20000090       [4]    ?lstr1___Lib_FAT32_STM32_M3_M4_M7
0x20000094       [1]    __Lib_Mmc_cardType
0x20000095       [1]    _err
0x20000096       [2]    _cnt
0x20000868      [32]    _uartbuf
0x20000888       [4]    _fileHandle
0x2000088C       [4]    _k
0x20000890       [4]    _size
0x20000894       [1]    _attr
0x20000895       [1]    __Lib_FAT32_STM32_M3_M4_M7___error
0x20000896       [2]    _bpcl
0x20000898       [4]    _freeClusts
0x2000089C       [4]    ___System_CLOCK_IN_KHZ
0x200008A0       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentEntry
0x200008A4       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentClust
0x200008A8       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect
0x200008AC     [516]    _f32_sector
0x20000AB0       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust
0x20000AB4       [1]    __Lib_FAT32_STM32_M3_M4_M7___isLFNentry
0x20000AB5       [1]    __Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode
0x20000AB6       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2
0x20000AB7       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2
0x20000AB8     [112]    _fat32_fdesc
0x20000B28      [56]    __Lib_FAT32_STM32_M3_M4_M7___fsi
0x20000B60       [4]    __Lib_FAT32_STM32_M3_M4_M7_fMaxCluster
0x20000B64       [4]    __Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd
0x20000B68       [8]    __Lib_FAT32_STM32_M3_M4_M7___MT
0x20000B70       [8]    __Lib_FAT32_STM32_M3_M4_M7___CT
0x20000B78     [257]    __Lib_FAT32_STM32_M3_M4_M7___currentPath
0x20000C79       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2
0x20000C7A       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI
0x20000C7B       [1]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2
0x20000C7C       [4]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClust
0x20000C80       [4]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect
0x20000C84       [8]    __Lib_FAT32_STM32_M3_M4_M7___TM
0x20000C8C       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2
0x20000C8D       [1]    __Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2
0x20000C90       [4]    _SPI_Rd_Ptr
0x20000C94       [4]    _SPI_Wr_Ptr
0x20000C98       [4]    _UART_Wr_Ptr
0x20000C9C       [4]    _UART_Rd_Ptr
0x20000CA0       [4]    _UART_Rdy_Ptr
0x20000CA4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0464       [4]    __Lib_System_101_102_103_ADCPrescTable
0x5864     [256]    _cmdFAIL
0x5964     [256]    _cmdOK
0x5A64      [10]    ?ICS?lstr1_SD_Card
0x5A6E      [10]    ?ICS?lstr2_SD_Card
0x5A78      [10]    ?ICS?lstr3_SD_Card
0x5A82      [10]    ?ICS?lstr4_SD_Card
0x5A8C      [15]    ?ICS_wrbuf
0x5A9B      [10]    ?ICS?lstr5_SD_Card
0x5AA5      [10]    ?ICS?lstr6_SD_Card
0x5AAF      [19]    ?ICS_rdbuf
0x5AC2      [10]    ?ICS?lstr7_SD_Card
0x5ACC      [10]    ?ICS?lstr8_SD_Card
0x5AD6      [17]    ?ICS?lstr9_SD_Card
0x5AE7      [13]    ?ICS?lstr10_SD_Card
0x5AF4       [4]    ?ICS?lstr1___Lib_FAT32_STM32_M3_M4_M7
0x5AF8       [1]    ?ICS__Lib_Mmc_cardType
0x5AFC     [108]    __GPIO_MODULE_SPI1_PA567
0x5B68     [108]    __GPIO_MODULE_USART1_PA9_10
0x5BD4      [18]    __Lib_FAT32_STM32_M3_M4_M7_name83specific
0x5BE6      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x5BF6      [16]    _line
0x5C06      [12]    __Lib_FAT32_STM32_M3_M4_M7_C_Dir
0x5C12      [12]    __Lib_FAT32_STM32_M3_M4_M7_C_Empty
0x5C1E       [7]    __Lib_FAT32_STM32_M3_M4_M7_lfnSpecific
0x5C25       [3]    _CRLF_F32
