tag_ram.v,verilog,xil_defaultlib,../../../../proj0.srcs/sources_1/ip/tag_ram/sim/tag_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
