timestamp=1330564150784

[$root]
A/$root=22|""|0|1*62940
B/$root=3*12609

[FourBitCounterWithLoad]
A/FourBitCounterWithLoad=22|./../synthesis/fourbitcounterwithload.v|36|1*64774
B/FourBitCounterWithLoad=3*12745
P/~emb=387,2512,4772,11335
R=./../synthesis/fourbitcounterwithload.v|36

[glbl]
A/glbl=22|./../synthesis/fourbitcounterwithload.v|892|1*106911
B/glbl=3*12898
P/~emb=102,467,767,860
R=./../synthesis/fourbitcounterwithload.v|892

[~A]
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/synthesis/FourBitCounterWithLoad.v=0*39657*45140
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/synthesis/glbl.v=0*24258*25020
LastVerilogToplevel=glbl
ModifyID=82
Version=73

[~MFT]
0=21|0design_post_synthesis.mgf|45140|7553
1=16|1design_post_synthesis.mgf|106911|62940
3=16|3design_post_synthesis.mgf|12898|12609

[~U]
$root=12|0*25649|
FourBitCounterWithLoad=12|0*25908||0x90
glbl=12|0*38492||0x90

