circuit C_CORA_MATRIX_v2v_fp_noshareFMA : @[:@2.0]
  module MulAddRecFNToRaw_preMul : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_op : UInt<2> @[:@6.4]
    input io_a : UInt<33> @[:@6.4]
    input io_b : UInt<33> @[:@6.4]
    input io_c : UInt<33> @[:@6.4]
    output io_mulAddA : UInt<23> @[:@6.4]
    output io_mulAddB : UInt<23> @[:@6.4]
    output io_mulAddC : UInt<46> @[:@6.4]
    output io_toPostMul_isSigNaNAny : UInt<1> @[:@6.4]
    output io_toPostMul_isNaNAOrB : UInt<1> @[:@6.4]
    output io_toPostMul_isInfA : UInt<1> @[:@6.4]
    output io_toPostMul_isZeroA : UInt<1> @[:@6.4]
    output io_toPostMul_isInfB : UInt<1> @[:@6.4]
    output io_toPostMul_isZeroB : UInt<1> @[:@6.4]
    output io_toPostMul_signProd : UInt<1> @[:@6.4]
    output io_toPostMul_isNaNC : UInt<1> @[:@6.4]
    output io_toPostMul_isInfC : UInt<1> @[:@6.4]
    output io_toPostMul_isZeroC : UInt<1> @[:@6.4]
    output io_toPostMul_sExpSum : SInt<11> @[:@6.4]
    output io_toPostMul_doSubMags : UInt<1> @[:@6.4]
    output io_toPostMul_CIsDominant : UInt<1> @[:@6.4]
    output io_toPostMul_CDom_CAlignDist : UInt<5> @[:@6.4]
    output io_toPostMul_highAlignedSigC : UInt<25> @[:@6.4]
    output io_toPostMul_bit0AlignedSigC : UInt<1> @[:@6.4]
  
    node _T_12 = bits(io_a, 31, 22) @[rawFloatFromRecFN.scala 50:21:@11.4]
    node _T_13 = bits(_T_12, 9, 7) @[rawFloatFromRecFN.scala 51:29:@12.4]
    node _T_15 = eq(_T_13, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54:@13.4]
    node _T_16 = bits(_T_12, 9, 8) @[rawFloatFromRecFN.scala 52:29:@14.4]
    node _T_18 = eq(_T_16, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54:@15.4]
    node _T_20 = bits(_T_12, 7, 7) @[rawFloatFromRecFN.scala 55:41:@18.4]
    node _T_21 = and(_T_18, _T_20) @[rawFloatFromRecFN.scala 55:33:@19.4]
    node _T_22 = bits(_T_12, 7, 7) @[rawFloatFromRecFN.scala 56:41:@21.4]
    node _T_24 = eq(_T_22, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36:@22.4]
    node _T_25 = and(_T_18, _T_24) @[rawFloatFromRecFN.scala 56:33:@23.4]
    node _T_26 = bits(io_a, 32, 32) @[rawFloatFromRecFN.scala 58:25:@26.4]
    node _T_27 = cvt(_T_12) @[rawFloatFromRecFN.scala 59:27:@28.4]
    node _T_30 = eq(_T_15, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39:@30.4]
    node _T_31 = bits(io_a, 21, 0) @[rawFloatFromRecFN.scala 60:51:@31.4]
    node _T_32 = cat(UInt<1>("h0"), _T_30) @[Cat.scala 30:58:@32.4]
    node _T_33 = cat(_T_32, _T_31) @[Cat.scala 30:58:@33.4]
    node _T_34 = bits(io_b, 31, 22) @[rawFloatFromRecFN.scala 50:21:@35.4]
    node _T_35 = bits(_T_34, 9, 7) @[rawFloatFromRecFN.scala 51:29:@36.4]
    node _T_37 = eq(_T_35, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54:@37.4]
    node _T_38 = bits(_T_34, 9, 8) @[rawFloatFromRecFN.scala 52:29:@38.4]
    node _T_40 = eq(_T_38, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54:@39.4]
    node _T_42 = bits(_T_34, 7, 7) @[rawFloatFromRecFN.scala 55:41:@42.4]
    node _T_43 = and(_T_40, _T_42) @[rawFloatFromRecFN.scala 55:33:@43.4]
    node _T_44 = bits(_T_34, 7, 7) @[rawFloatFromRecFN.scala 56:41:@45.4]
    node _T_46 = eq(_T_44, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36:@46.4]
    node _T_47 = and(_T_40, _T_46) @[rawFloatFromRecFN.scala 56:33:@47.4]
    node _T_48 = bits(io_b, 32, 32) @[rawFloatFromRecFN.scala 58:25:@50.4]
    node _T_49 = cvt(_T_34) @[rawFloatFromRecFN.scala 59:27:@52.4]
    node _T_52 = eq(_T_37, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39:@54.4]
    node _T_53 = bits(io_b, 21, 0) @[rawFloatFromRecFN.scala 60:51:@55.4]
    node _T_54 = cat(UInt<1>("h0"), _T_52) @[Cat.scala 30:58:@56.4]
    node _T_55 = cat(_T_54, _T_53) @[Cat.scala 30:58:@57.4]
    node _T_56 = bits(io_c, 31, 22) @[rawFloatFromRecFN.scala 50:21:@59.4]
    node _T_57 = bits(_T_56, 9, 7) @[rawFloatFromRecFN.scala 51:29:@60.4]
    node _T_59 = eq(_T_57, UInt<1>("h0")) @[rawFloatFromRecFN.scala 51:54:@61.4]
    node _T_60 = bits(_T_56, 9, 8) @[rawFloatFromRecFN.scala 52:29:@62.4]
    node _T_62 = eq(_T_60, UInt<2>("h3")) @[rawFloatFromRecFN.scala 52:54:@63.4]
    node _T_64 = bits(_T_56, 7, 7) @[rawFloatFromRecFN.scala 55:41:@66.4]
    node _T_65 = and(_T_62, _T_64) @[rawFloatFromRecFN.scala 55:33:@67.4]
    node _T_66 = bits(_T_56, 7, 7) @[rawFloatFromRecFN.scala 56:41:@69.4]
    node _T_68 = eq(_T_66, UInt<1>("h0")) @[rawFloatFromRecFN.scala 56:36:@70.4]
    node _T_69 = and(_T_62, _T_68) @[rawFloatFromRecFN.scala 56:33:@71.4]
    node _T_70 = bits(io_c, 32, 32) @[rawFloatFromRecFN.scala 58:25:@74.4]
    node _T_71 = cvt(_T_56) @[rawFloatFromRecFN.scala 59:27:@76.4]
    node _T_74 = eq(_T_59, UInt<1>("h0")) @[rawFloatFromRecFN.scala 60:39:@78.4]
    node _T_75 = bits(io_c, 21, 0) @[rawFloatFromRecFN.scala 60:51:@79.4]
    node _T_76 = cat(UInt<1>("h0"), _T_74) @[Cat.scala 30:58:@80.4]
    node _T_77 = cat(_T_76, _T_75) @[Cat.scala 30:58:@81.4]
    node rawA_sign = _T_26 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 58:20:@27.4]
    node rawB_sign = _T_48 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 58:20:@51.4]
    node _T_78 = xor(rawA_sign, rawB_sign) @[MulAddRecFN.scala 98:30:@83.4]
    node _T_79 = bits(io_op, 1, 1) @[MulAddRecFN.scala 98:49:@84.4]
    node signProd = xor(_T_78, _T_79) @[MulAddRecFN.scala 98:42:@85.4]
    node rawA_sExp = _T_27 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 59:20:@29.4]
    node rawB_sExp = _T_49 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 59:20:@53.4]
    node _T_80 = add(rawA_sExp, rawB_sExp) @[MulAddRecFN.scala 101:19:@86.4]
    node _T_82 = add(_T_80, asSInt(UInt<10>("h21a"))) @[MulAddRecFN.scala 101:32:@87.4]
    node _T_83 = tail(_T_82, 1) @[MulAddRecFN.scala 101:32:@88.4]
    node sExpAlignedProd = asSInt(_T_83) @[MulAddRecFN.scala 101:32:@89.4]
    node rawC_sign = _T_70 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 58:20:@75.4]
    node _T_84 = xor(signProd, rawC_sign) @[MulAddRecFN.scala 103:30:@90.4]
    node _T_85 = bits(io_op, 0, 0) @[MulAddRecFN.scala 103:49:@91.4]
    node doSubMags = xor(_T_84, _T_85) @[MulAddRecFN.scala 103:42:@92.4]
    node rawC_sExp = _T_71 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 59:20:@77.4]
    node _T_86 = sub(sExpAlignedProd, rawC_sExp) @[MulAddRecFN.scala 107:42:@93.4]
    node _T_87 = tail(_T_86, 1) @[MulAddRecFN.scala 107:42:@94.4]
    node sNatCAlignDist = asSInt(_T_87) @[MulAddRecFN.scala 107:42:@95.4]
    node posNatCAlignDist = bits(sNatCAlignDist, 10, 0) @[MulAddRecFN.scala 108:42:@96.4]
    node rawA_isZero = _T_15 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 57:20:@25.4]
    node rawB_isZero = _T_37 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 57:20:@49.4]
    node _T_88 = or(rawA_isZero, rawB_isZero) @[MulAddRecFN.scala 109:35:@97.4]
    node _T_90 = lt(sNatCAlignDist, asSInt(UInt<1>("h0"))) @[MulAddRecFN.scala 109:69:@98.4]
    node isMinCAlign = or(_T_88, _T_90) @[MulAddRecFN.scala 109:50:@99.4]
    node rawC_isZero = _T_59 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 57:20:@73.4]
    node _T_92 = eq(rawC_isZero, UInt<1>("h0")) @[MulAddRecFN.scala 111:9:@100.4]
    node _T_94 = leq(posNatCAlignDist, UInt<5>("h17")) @[MulAddRecFN.scala 111:60:@101.4]
    node _T_95 = or(isMinCAlign, _T_94) @[MulAddRecFN.scala 111:39:@102.4]
    node CIsDominant = and(_T_92, _T_95) @[MulAddRecFN.scala 111:23:@103.4]
    node _T_98 = lt(posNatCAlignDist, UInt<7>("h47")) @[MulAddRecFN.scala 115:34:@104.4]
    node _T_99 = bits(posNatCAlignDist, 6, 0) @[MulAddRecFN.scala 116:33:@105.4]
    node _T_101 = mux(_T_98, _T_99, UInt<7>("h47")) @[MulAddRecFN.scala 115:16:@106.4]
    node CAlignDist = mux(isMinCAlign, UInt<1>("h0"), _T_101) @[MulAddRecFN.scala 113:12:@107.4]
    node rawC_sig = _T_77 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 60:20:@82.4]
    node _T_102 = not(rawC_sig) @[MulAddRecFN.scala 121:28:@108.4]
    node _T_103 = mux(doSubMags, _T_102, rawC_sig) @[MulAddRecFN.scala 121:16:@109.4]
    node _T_104 = bits(doSubMags, 0, 0) @[Bitwise.scala 72:15:@110.4]
    node _T_107 = mux(_T_104, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[Bitwise.scala 72:12:@111.4]
    node _T_108 = cat(_T_103, _T_107) @[Cat.scala 30:58:@112.4]
    node _T_109 = asSInt(_T_108) @[MulAddRecFN.scala 123:11:@113.4]
    node mainAlignedSigC = dshr(_T_109, CAlignDist) @[MulAddRecFN.scala 123:17:@114.4]
    node _T_110 = shl(rawC_sig, 0) @[MulAddRecFN.scala 125:30:@115.4]
    node _T_123 = bits(_T_110, 3, 0) @[primitives.scala 121:33:@118.4]
    node _T_125 = neq(_T_123, UInt<1>("h0")) @[primitives.scala 121:54:@119.4]
    node _T_126 = bits(_T_110, 7, 4) @[primitives.scala 121:33:@121.4]
    node _T_128 = neq(_T_126, UInt<1>("h0")) @[primitives.scala 121:54:@122.4]
    node _T_129 = bits(_T_110, 11, 8) @[primitives.scala 121:33:@124.4]
    node _T_131 = neq(_T_129, UInt<1>("h0")) @[primitives.scala 121:54:@125.4]
    node _T_132 = bits(_T_110, 15, 12) @[primitives.scala 121:33:@127.4]
    node _T_134 = neq(_T_132, UInt<1>("h0")) @[primitives.scala 121:54:@128.4]
    node _T_135 = bits(_T_110, 19, 16) @[primitives.scala 121:33:@130.4]
    node _T_137 = neq(_T_135, UInt<1>("h0")) @[primitives.scala 121:54:@131.4]
    node _T_138 = bits(_T_110, 23, 20) @[primitives.scala 124:15:@133.4]
    node _T_140 = neq(_T_138, UInt<1>("h0")) @[primitives.scala 124:57:@134.4]
    node _T_114_2 = _T_131 @[primitives.scala 119:30:@116.4 primitives.scala 121:28:@126.4]
    node _T_114_1 = _T_128 @[primitives.scala 119:30:@116.4 primitives.scala 121:28:@123.4]
    node _T_141 = cat(_T_114_2, _T_114_1) @[primitives.scala 125:20:@136.4]
    node _T_114_0 = _T_125 @[primitives.scala 119:30:@116.4 primitives.scala 121:28:@120.4]
    node _T_142 = cat(_T_141, _T_114_0) @[primitives.scala 125:20:@137.4]
    node _T_114_5 = _T_140 @[primitives.scala 119:30:@116.4 primitives.scala 123:38:@135.4]
    node _T_114_4 = _T_137 @[primitives.scala 119:30:@116.4 primitives.scala 121:28:@132.4]
    node _T_143 = cat(_T_114_5, _T_114_4) @[primitives.scala 125:20:@138.4]
    node _T_114_3 = _T_134 @[primitives.scala 119:30:@116.4 primitives.scala 121:28:@129.4]
    node _T_144 = cat(_T_143, _T_114_3) @[primitives.scala 125:20:@139.4]
    node _T_145 = cat(_T_144, _T_142) @[primitives.scala 125:20:@140.4]
    node _T_146 = shr(CAlignDist, 2) @[MulAddRecFN.scala 127:28:@141.4]
    node _T_148 = dshr(asSInt(UInt<33>("h100000000")), _T_146) @[primitives.scala 77:58:@142.4]
    node _T_149 = bits(_T_148, 19, 15) @[primitives.scala 79:22:@143.4]
    node _T_150 = bits(_T_149, 3, 0) @[Bitwise.scala 109:18:@144.4]
    node _T_151 = bits(_T_150, 1, 0) @[Bitwise.scala 109:18:@145.4]
    node _T_152 = bits(_T_151, 0, 0) @[Bitwise.scala 109:18:@146.4]
    node _T_153 = bits(_T_151, 1, 1) @[Bitwise.scala 109:44:@147.4]
    node _T_154 = cat(_T_152, _T_153) @[Cat.scala 30:58:@148.4]
    node _T_155 = bits(_T_150, 3, 2) @[Bitwise.scala 109:44:@149.4]
    node _T_156 = bits(_T_155, 0, 0) @[Bitwise.scala 109:18:@150.4]
    node _T_157 = bits(_T_155, 1, 1) @[Bitwise.scala 109:44:@151.4]
    node _T_158 = cat(_T_156, _T_157) @[Cat.scala 30:58:@152.4]
    node _T_159 = cat(_T_154, _T_158) @[Cat.scala 30:58:@153.4]
    node _T_160 = bits(_T_149, 4, 4) @[Bitwise.scala 109:44:@154.4]
    node _T_161 = cat(_T_159, _T_160) @[Cat.scala 30:58:@155.4]
    node _T_162 = and(_T_145, _T_161) @[MulAddRecFN.scala 125:68:@156.4]
    node reduced4CExtra = neq(_T_162, UInt<1>("h0")) @[MulAddRecFN.scala 133:11:@157.4]
    node _T_164 = shr(mainAlignedSigC, 3) @[MulAddRecFN.scala 135:28:@158.4]
    node _T_165 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 137:32:@159.4]
    node _T_166 = not(_T_165) @[MulAddRecFN.scala 137:39:@160.4]
    node _T_168 = eq(_T_166, UInt<1>("h0")) @[MulAddRecFN.scala 137:39:@161.4]
    node _T_170 = eq(reduced4CExtra, UInt<1>("h0")) @[MulAddRecFN.scala 137:47:@162.4]
    node _T_171 = and(_T_168, _T_170) @[MulAddRecFN.scala 137:44:@163.4]
    node _T_172 = bits(mainAlignedSigC, 2, 0) @[MulAddRecFN.scala 138:32:@164.4]
    node _T_174 = neq(_T_172, UInt<1>("h0")) @[MulAddRecFN.scala 138:39:@165.4]
    node _T_175 = or(_T_174, reduced4CExtra) @[MulAddRecFN.scala 138:44:@166.4]
    node _T_176 = mux(doSubMags, _T_171, _T_175) @[MulAddRecFN.scala 136:16:@167.4]
    node _T_177 = asUInt(_T_164) @[Cat.scala 30:58:@168.4]
    node alignedSigC = cat(_T_177, _T_176) @[Cat.scala 30:58:@169.4]
    node _T_178 = bits(alignedSigC, 46, 1) @[MulAddRecFN.scala 146:30:@172.4]
    node rawA_sig = _T_33 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 60:20:@34.4]
    node _T_179 = bits(rawA_sig, 21, 21) @[common.scala 81:56:@174.4]
    node _T_181 = eq(_T_179, UInt<1>("h0")) @[common.scala 81:49:@175.4]
    node rawA_isNaN = _T_21 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 55:20:@20.4]
    node _T_182 = and(rawA_isNaN, _T_181) @[common.scala 81:46:@176.4]
    node rawB_sig = _T_55 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 60:20:@58.4]
    node _T_183 = bits(rawB_sig, 21, 21) @[common.scala 81:56:@177.4]
    node _T_185 = eq(_T_183, UInt<1>("h0")) @[common.scala 81:49:@178.4]
    node rawB_isNaN = _T_43 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 55:20:@44.4]
    node _T_186 = and(rawB_isNaN, _T_185) @[common.scala 81:46:@179.4]
    node _T_187 = or(_T_182, _T_186) @[MulAddRecFN.scala 149:32:@180.4]
    node _T_188 = bits(rawC_sig, 21, 21) @[common.scala 81:56:@181.4]
    node _T_190 = eq(_T_188, UInt<1>("h0")) @[common.scala 81:49:@182.4]
    node rawC_isNaN = _T_65 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 55:20:@68.4]
    node _T_191 = and(rawC_isNaN, _T_190) @[common.scala 81:46:@183.4]
    node _T_192 = or(_T_187, _T_191) @[MulAddRecFN.scala 149:58:@184.4]
    node _T_193 = or(rawA_isNaN, rawB_isNaN) @[MulAddRecFN.scala 151:42:@186.4]
    node _T_195 = sub(sExpAlignedProd, asSInt(UInt<6>("h17"))) @[MulAddRecFN.scala 161:53:@196.4]
    node _T_196 = tail(_T_195, 1) @[MulAddRecFN.scala 161:53:@197.4]
    node _T_197 = asSInt(_T_196) @[MulAddRecFN.scala 161:53:@198.4]
    node _T_198 = mux(CIsDominant, rawC_sExp, _T_197) @[MulAddRecFN.scala 161:12:@199.4]
    node _T_199 = bits(CAlignDist, 4, 0) @[MulAddRecFN.scala 164:47:@203.4]
    node _T_200 = bits(alignedSigC, 71, 47) @[MulAddRecFN.scala 166:20:@205.4]
    node _T_201 = bits(alignedSigC, 0, 0) @[MulAddRecFN.scala 167:48:@207.4]
    node rawA_isInf = _T_25 @[rawFloatFromRecFN.scala 54:23:@16.4 rawFloatFromRecFN.scala 56:20:@24.4]
    node rawB_isInf = _T_47 @[rawFloatFromRecFN.scala 54:23:@40.4 rawFloatFromRecFN.scala 56:20:@48.4]
    node rawC_isInf = _T_69 @[rawFloatFromRecFN.scala 54:23:@64.4 rawFloatFromRecFN.scala 56:20:@72.4]
    io_mulAddA <= bits(rawA_sig, 22, 0) @[MulAddRecFN.scala 144:16:@170.4]
    io_mulAddB <= bits(rawB_sig, 22, 0) @[MulAddRecFN.scala 145:16:@171.4]
    io_mulAddC <= _T_178 @[MulAddRecFN.scala 146:16:@173.4]
    io_toPostMul_isSigNaNAny <= _T_192 @[MulAddRecFN.scala 148:30:@185.4]
    io_toPostMul_isNaNAOrB <= _T_193 @[MulAddRecFN.scala 151:28:@187.4]
    io_toPostMul_isInfA <= rawA_isInf @[MulAddRecFN.scala 152:28:@188.4]
    io_toPostMul_isZeroA <= rawA_isZero @[MulAddRecFN.scala 153:28:@189.4]
    io_toPostMul_isInfB <= rawB_isInf @[MulAddRecFN.scala 154:28:@190.4]
    io_toPostMul_isZeroB <= rawB_isZero @[MulAddRecFN.scala 155:28:@191.4]
    io_toPostMul_signProd <= signProd @[MulAddRecFN.scala 156:28:@192.4]
    io_toPostMul_isNaNC <= rawC_isNaN @[MulAddRecFN.scala 157:28:@193.4]
    io_toPostMul_isInfC <= rawC_isInf @[MulAddRecFN.scala 158:28:@194.4]
    io_toPostMul_isZeroC <= rawC_isZero @[MulAddRecFN.scala 159:28:@195.4]
    io_toPostMul_sExpSum <= asSInt(bits(_T_198, 10, 0)) @[MulAddRecFN.scala 160:28:@200.4]
    io_toPostMul_doSubMags <= doSubMags @[MulAddRecFN.scala 162:28:@201.4]
    io_toPostMul_CIsDominant <= CIsDominant @[MulAddRecFN.scala 163:30:@202.4]
    io_toPostMul_CDom_CAlignDist <= _T_199 @[MulAddRecFN.scala 164:34:@204.4]
    io_toPostMul_highAlignedSigC <= _T_200 @[MulAddRecFN.scala 165:34:@206.4]
    io_toPostMul_bit0AlignedSigC <= _T_201 @[MulAddRecFN.scala 167:34:@208.4]

  module MulAddRecFNToRaw_postMul : @[:@210.2]
    input clock : Clock @[:@211.4]
    input reset : UInt<1> @[:@212.4]
    input io_fromPreMul_isSigNaNAny : UInt<1> @[:@213.4]
    input io_fromPreMul_isNaNAOrB : UInt<1> @[:@213.4]
    input io_fromPreMul_isInfA : UInt<1> @[:@213.4]
    input io_fromPreMul_isZeroA : UInt<1> @[:@213.4]
    input io_fromPreMul_isInfB : UInt<1> @[:@213.4]
    input io_fromPreMul_isZeroB : UInt<1> @[:@213.4]
    input io_fromPreMul_signProd : UInt<1> @[:@213.4]
    input io_fromPreMul_isNaNC : UInt<1> @[:@213.4]
    input io_fromPreMul_isInfC : UInt<1> @[:@213.4]
    input io_fromPreMul_isZeroC : UInt<1> @[:@213.4]
    input io_fromPreMul_sExpSum : SInt<11> @[:@213.4]
    input io_fromPreMul_doSubMags : UInt<1> @[:@213.4]
    input io_fromPreMul_CIsDominant : UInt<1> @[:@213.4]
    input io_fromPreMul_CDom_CAlignDist : UInt<5> @[:@213.4]
    input io_fromPreMul_highAlignedSigC : UInt<25> @[:@213.4]
    input io_fromPreMul_bit0AlignedSigC : UInt<1> @[:@213.4]
    input io_mulAddResult : UInt<47> @[:@213.4]
    input io_roundingMode : UInt<3> @[:@213.4]
    output io_invalidExc : UInt<1> @[:@213.4]
    output io_rawOut_isNaN : UInt<1> @[:@213.4]
    output io_rawOut_isInf : UInt<1> @[:@213.4]
    output io_rawOut_isZero : UInt<1> @[:@213.4]
    output io_rawOut_sign : UInt<1> @[:@213.4]
    output io_rawOut_sExp : SInt<11> @[:@213.4]
    output io_rawOut_sig : UInt<26> @[:@213.4]
  
    node roundingMode_min = eq(io_roundingMode, UInt<3>("h2")) @[MulAddRecFN.scala 188:45:@218.4]
    node CDom_sign = xor(io_fromPreMul_signProd, io_fromPreMul_doSubMags) @[MulAddRecFN.scala 192:42:@219.4]
    node _T_10 = bits(io_mulAddResult, 46, 46) @[MulAddRecFN.scala 194:32:@220.4]
    node _T_12 = add(io_fromPreMul_highAlignedSigC, UInt<1>("h1")) @[MulAddRecFN.scala 195:47:@221.4]
    node _T_13 = tail(_T_12, 1) @[MulAddRecFN.scala 195:47:@222.4]
    node _T_14 = mux(_T_10, _T_13, io_fromPreMul_highAlignedSigC) @[MulAddRecFN.scala 194:16:@223.4]
    node _T_15 = bits(io_mulAddResult, 45, 0) @[MulAddRecFN.scala 198:28:@224.4]
    node _T_16 = cat(_T_14, _T_15) @[Cat.scala 30:58:@225.4]
    node sigSum = cat(_T_16, io_fromPreMul_bit0AlignedSigC) @[Cat.scala 30:58:@226.4]
    node _T_17 = cvt(io_fromPreMul_doSubMags) @[MulAddRecFN.scala 205:69:@227.4]
    node _T_18 = sub(io_fromPreMul_sExpSum, _T_17) @[MulAddRecFN.scala 205:43:@228.4]
    node _T_19 = tail(_T_18, 1) @[MulAddRecFN.scala 205:43:@229.4]
    node CDom_sExp = asSInt(_T_19) @[MulAddRecFN.scala 205:43:@230.4]
    node _T_20 = bits(sigSum, 71, 24) @[MulAddRecFN.scala 208:20:@231.4]
    node _T_21 = not(_T_20) @[MulAddRecFN.scala 208:13:@232.4]
    node _T_23 = bits(io_fromPreMul_highAlignedSigC, 24, 23) @[MulAddRecFN.scala 211:46:@233.4]
    node _T_24 = bits(sigSum, 69, 25) @[MulAddRecFN.scala 212:23:@234.4]
    node _T_25 = cat(UInt<1>("h0"), _T_23) @[Cat.scala 30:58:@235.4]
    node _T_26 = cat(_T_25, _T_24) @[Cat.scala 30:58:@236.4]
    node CDom_absSigSum = mux(io_fromPreMul_doSubMags, _T_21, _T_26) @[MulAddRecFN.scala 207:12:@237.4]
    node _T_27 = bits(sigSum, 23, 1) @[MulAddRecFN.scala 217:21:@238.4]
    node _T_28 = not(_T_27) @[MulAddRecFN.scala 217:14:@239.4]
    node _T_30 = neq(_T_28, UInt<1>("h0")) @[MulAddRecFN.scala 217:36:@240.4]
    node _T_31 = bits(sigSum, 24, 1) @[MulAddRecFN.scala 218:19:@241.4]
    node _T_33 = neq(_T_31, UInt<1>("h0")) @[MulAddRecFN.scala 218:37:@242.4]
    node CDom_absSigSumExtra = mux(io_fromPreMul_doSubMags, _T_30, _T_33) @[MulAddRecFN.scala 216:12:@243.4]
    node _T_34 = dshl(CDom_absSigSum, io_fromPreMul_CDom_CAlignDist) @[MulAddRecFN.scala 221:24:@244.4]
    node CDom_mainSig = bits(_T_34, 47, 20) @[MulAddRecFN.scala 221:56:@245.4]
    node _T_35 = bits(CDom_absSigSum, 22, 0) @[MulAddRecFN.scala 224:36:@246.4]
    node _T_36 = shl(_T_35, 0) @[MulAddRecFN.scala 224:53:@247.4]
    node _T_49 = bits(_T_36, 3, 0) @[primitives.scala 121:33:@250.4]
    node _T_51 = neq(_T_49, UInt<1>("h0")) @[primitives.scala 121:54:@251.4]
    node _T_52 = bits(_T_36, 7, 4) @[primitives.scala 121:33:@253.4]
    node _T_54 = neq(_T_52, UInt<1>("h0")) @[primitives.scala 121:54:@254.4]
    node _T_55 = bits(_T_36, 11, 8) @[primitives.scala 121:33:@256.4]
    node _T_57 = neq(_T_55, UInt<1>("h0")) @[primitives.scala 121:54:@257.4]
    node _T_58 = bits(_T_36, 15, 12) @[primitives.scala 121:33:@259.4]
    node _T_60 = neq(_T_58, UInt<1>("h0")) @[primitives.scala 121:54:@260.4]
    node _T_61 = bits(_T_36, 19, 16) @[primitives.scala 121:33:@262.4]
    node _T_63 = neq(_T_61, UInt<1>("h0")) @[primitives.scala 121:54:@263.4]
    node _T_64 = bits(_T_36, 22, 20) @[primitives.scala 124:15:@265.4]
    node _T_66 = neq(_T_64, UInt<1>("h0")) @[primitives.scala 124:57:@266.4]
    node _T_40_2 = _T_57 @[primitives.scala 119:30:@248.4 primitives.scala 121:28:@258.4]
    node _T_40_1 = _T_54 @[primitives.scala 119:30:@248.4 primitives.scala 121:28:@255.4]
    node _T_67 = cat(_T_40_2, _T_40_1) @[primitives.scala 125:20:@268.4]
    node _T_40_0 = _T_51 @[primitives.scala 119:30:@248.4 primitives.scala 121:28:@252.4]
    node _T_68 = cat(_T_67, _T_40_0) @[primitives.scala 125:20:@269.4]
    node _T_40_5 = _T_66 @[primitives.scala 119:30:@248.4 primitives.scala 123:38:@267.4]
    node _T_40_4 = _T_63 @[primitives.scala 119:30:@248.4 primitives.scala 121:28:@264.4]
    node _T_69 = cat(_T_40_5, _T_40_4) @[primitives.scala 125:20:@270.4]
    node _T_40_3 = _T_60 @[primitives.scala 119:30:@248.4 primitives.scala 121:28:@261.4]
    node _T_70 = cat(_T_69, _T_40_3) @[primitives.scala 125:20:@271.4]
    node _T_71 = cat(_T_70, _T_68) @[primitives.scala 125:20:@272.4]
    node _T_72 = shr(io_fromPreMul_CDom_CAlignDist, 2) @[MulAddRecFN.scala 225:51:@273.4]
    node _T_73 = not(_T_72) @[primitives.scala 51:21:@274.4]
    node _T_75 = dshr(asSInt(UInt<9>("h100")), _T_73) @[primitives.scala 77:58:@275.4]
    node _T_76 = bits(_T_75, 5, 1) @[primitives.scala 79:22:@276.4]
    node _T_77 = bits(_T_76, 3, 0) @[Bitwise.scala 109:18:@277.4]
    node _T_78 = bits(_T_77, 1, 0) @[Bitwise.scala 109:18:@278.4]
    node _T_79 = bits(_T_78, 0, 0) @[Bitwise.scala 109:18:@279.4]
    node _T_80 = bits(_T_78, 1, 1) @[Bitwise.scala 109:44:@280.4]
    node _T_81 = cat(_T_79, _T_80) @[Cat.scala 30:58:@281.4]
    node _T_82 = bits(_T_77, 3, 2) @[Bitwise.scala 109:44:@282.4]
    node _T_83 = bits(_T_82, 0, 0) @[Bitwise.scala 109:18:@283.4]
    node _T_84 = bits(_T_82, 1, 1) @[Bitwise.scala 109:44:@284.4]
    node _T_85 = cat(_T_83, _T_84) @[Cat.scala 30:58:@285.4]
    node _T_86 = cat(_T_81, _T_85) @[Cat.scala 30:58:@286.4]
    node _T_87 = bits(_T_76, 4, 4) @[Bitwise.scala 109:44:@287.4]
    node _T_88 = cat(_T_86, _T_87) @[Cat.scala 30:58:@288.4]
    node _T_89 = and(_T_71, _T_88) @[MulAddRecFN.scala 224:72:@289.4]
    node CDom_reduced4SigExtra = neq(_T_89, UInt<1>("h0")) @[MulAddRecFN.scala 225:73:@290.4]
    node _T_91 = shr(CDom_mainSig, 3) @[MulAddRecFN.scala 227:25:@291.4]
    node _T_92 = bits(CDom_mainSig, 2, 0) @[MulAddRecFN.scala 228:25:@292.4]
    node _T_94 = neq(_T_92, UInt<1>("h0")) @[MulAddRecFN.scala 228:32:@293.4]
    node _T_95 = or(_T_94, CDom_reduced4SigExtra) @[MulAddRecFN.scala 228:36:@294.4]
    node _T_96 = or(_T_95, CDom_absSigSumExtra) @[MulAddRecFN.scala 228:61:@295.4]
    node CDom_sig = cat(_T_91, _T_96) @[Cat.scala 30:58:@296.4]
    node notCDom_signSigSum = bits(sigSum, 49, 49) @[MulAddRecFN.scala 234:36:@297.4]
    node _T_97 = bits(sigSum, 48, 0) @[MulAddRecFN.scala 237:20:@298.4]
    node _T_98 = not(_T_97) @[MulAddRecFN.scala 237:13:@299.4]
    node _T_99 = bits(sigSum, 48, 0) @[MulAddRecFN.scala 238:19:@300.4]
    node _T_100 = add(_T_99, io_fromPreMul_doSubMags) @[MulAddRecFN.scala 238:41:@301.4]
    node _T_101 = tail(_T_100, 1) @[MulAddRecFN.scala 238:41:@302.4]
    node notCDom_absSigSum = mux(notCDom_signSigSum, _T_98, _T_101) @[MulAddRecFN.scala 236:12:@303.4]
    node _T_133 = bits(notCDom_absSigSum, 1, 0) @[primitives.scala 104:33:@306.4]
    node _T_135 = neq(_T_133, UInt<1>("h0")) @[primitives.scala 104:54:@307.4]
    node _T_136 = bits(notCDom_absSigSum, 3, 2) @[primitives.scala 104:33:@309.4]
    node _T_138 = neq(_T_136, UInt<1>("h0")) @[primitives.scala 104:54:@310.4]
    node _T_139 = bits(notCDom_absSigSum, 5, 4) @[primitives.scala 104:33:@312.4]
    node _T_141 = neq(_T_139, UInt<1>("h0")) @[primitives.scala 104:54:@313.4]
    node _T_142 = bits(notCDom_absSigSum, 7, 6) @[primitives.scala 104:33:@315.4]
    node _T_144 = neq(_T_142, UInt<1>("h0")) @[primitives.scala 104:54:@316.4]
    node _T_145 = bits(notCDom_absSigSum, 9, 8) @[primitives.scala 104:33:@318.4]
    node _T_147 = neq(_T_145, UInt<1>("h0")) @[primitives.scala 104:54:@319.4]
    node _T_148 = bits(notCDom_absSigSum, 11, 10) @[primitives.scala 104:33:@321.4]
    node _T_150 = neq(_T_148, UInt<1>("h0")) @[primitives.scala 104:54:@322.4]
    node _T_151 = bits(notCDom_absSigSum, 13, 12) @[primitives.scala 104:33:@324.4]
    node _T_153 = neq(_T_151, UInt<1>("h0")) @[primitives.scala 104:54:@325.4]
    node _T_154 = bits(notCDom_absSigSum, 15, 14) @[primitives.scala 104:33:@327.4]
    node _T_156 = neq(_T_154, UInt<1>("h0")) @[primitives.scala 104:54:@328.4]
    node _T_157 = bits(notCDom_absSigSum, 17, 16) @[primitives.scala 104:33:@330.4]
    node _T_159 = neq(_T_157, UInt<1>("h0")) @[primitives.scala 104:54:@331.4]
    node _T_160 = bits(notCDom_absSigSum, 19, 18) @[primitives.scala 104:33:@333.4]
    node _T_162 = neq(_T_160, UInt<1>("h0")) @[primitives.scala 104:54:@334.4]
    node _T_163 = bits(notCDom_absSigSum, 21, 20) @[primitives.scala 104:33:@336.4]
    node _T_165 = neq(_T_163, UInt<1>("h0")) @[primitives.scala 104:54:@337.4]
    node _T_166 = bits(notCDom_absSigSum, 23, 22) @[primitives.scala 104:33:@339.4]
    node _T_168 = neq(_T_166, UInt<1>("h0")) @[primitives.scala 104:54:@340.4]
    node _T_169 = bits(notCDom_absSigSum, 25, 24) @[primitives.scala 104:33:@342.4]
    node _T_171 = neq(_T_169, UInt<1>("h0")) @[primitives.scala 104:54:@343.4]
    node _T_172 = bits(notCDom_absSigSum, 27, 26) @[primitives.scala 104:33:@345.4]
    node _T_174 = neq(_T_172, UInt<1>("h0")) @[primitives.scala 104:54:@346.4]
    node _T_175 = bits(notCDom_absSigSum, 29, 28) @[primitives.scala 104:33:@348.4]
    node _T_177 = neq(_T_175, UInt<1>("h0")) @[primitives.scala 104:54:@349.4]
    node _T_178 = bits(notCDom_absSigSum, 31, 30) @[primitives.scala 104:33:@351.4]
    node _T_180 = neq(_T_178, UInt<1>("h0")) @[primitives.scala 104:54:@352.4]
    node _T_181 = bits(notCDom_absSigSum, 33, 32) @[primitives.scala 104:33:@354.4]
    node _T_183 = neq(_T_181, UInt<1>("h0")) @[primitives.scala 104:54:@355.4]
    node _T_184 = bits(notCDom_absSigSum, 35, 34) @[primitives.scala 104:33:@357.4]
    node _T_186 = neq(_T_184, UInt<1>("h0")) @[primitives.scala 104:54:@358.4]
    node _T_187 = bits(notCDom_absSigSum, 37, 36) @[primitives.scala 104:33:@360.4]
    node _T_189 = neq(_T_187, UInt<1>("h0")) @[primitives.scala 104:54:@361.4]
    node _T_190 = bits(notCDom_absSigSum, 39, 38) @[primitives.scala 104:33:@363.4]
    node _T_192 = neq(_T_190, UInt<1>("h0")) @[primitives.scala 104:54:@364.4]
    node _T_193 = bits(notCDom_absSigSum, 41, 40) @[primitives.scala 104:33:@366.4]
    node _T_195 = neq(_T_193, UInt<1>("h0")) @[primitives.scala 104:54:@367.4]
    node _T_196 = bits(notCDom_absSigSum, 43, 42) @[primitives.scala 104:33:@369.4]
    node _T_198 = neq(_T_196, UInt<1>("h0")) @[primitives.scala 104:54:@370.4]
    node _T_199 = bits(notCDom_absSigSum, 45, 44) @[primitives.scala 104:33:@372.4]
    node _T_201 = neq(_T_199, UInt<1>("h0")) @[primitives.scala 104:54:@373.4]
    node _T_202 = bits(notCDom_absSigSum, 47, 46) @[primitives.scala 104:33:@375.4]
    node _T_204 = neq(_T_202, UInt<1>("h0")) @[primitives.scala 104:54:@376.4]
    node _T_205 = bits(notCDom_absSigSum, 48, 48) @[primitives.scala 107:15:@378.4]
    node _T_207 = neq(_T_205, UInt<1>("h0")) @[primitives.scala 107:57:@379.4]
    node _T_105_2 = _T_141 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@314.4]
    node _T_105_1 = _T_138 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@311.4]
    node _T_208 = cat(_T_105_2, _T_105_1) @[primitives.scala 108:20:@381.4]
    node _T_105_0 = _T_135 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@308.4]
    node _T_209 = cat(_T_208, _T_105_0) @[primitives.scala 108:20:@382.4]
    node _T_105_5 = _T_150 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@323.4]
    node _T_105_4 = _T_147 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@320.4]
    node _T_210 = cat(_T_105_5, _T_105_4) @[primitives.scala 108:20:@383.4]
    node _T_105_3 = _T_144 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@317.4]
    node _T_211 = cat(_T_210, _T_105_3) @[primitives.scala 108:20:@384.4]
    node _T_212 = cat(_T_211, _T_209) @[primitives.scala 108:20:@385.4]
    node _T_105_8 = _T_159 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@332.4]
    node _T_105_7 = _T_156 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@329.4]
    node _T_213 = cat(_T_105_8, _T_105_7) @[primitives.scala 108:20:@386.4]
    node _T_105_6 = _T_153 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@326.4]
    node _T_214 = cat(_T_213, _T_105_6) @[primitives.scala 108:20:@387.4]
    node _T_105_11 = _T_168 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@341.4]
    node _T_105_10 = _T_165 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@338.4]
    node _T_215 = cat(_T_105_11, _T_105_10) @[primitives.scala 108:20:@388.4]
    node _T_105_9 = _T_162 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@335.4]
    node _T_216 = cat(_T_215, _T_105_9) @[primitives.scala 108:20:@389.4]
    node _T_217 = cat(_T_216, _T_214) @[primitives.scala 108:20:@390.4]
    node _T_218 = cat(_T_217, _T_212) @[primitives.scala 108:20:@391.4]
    node _T_105_14 = _T_177 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@350.4]
    node _T_105_13 = _T_174 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@347.4]
    node _T_219 = cat(_T_105_14, _T_105_13) @[primitives.scala 108:20:@392.4]
    node _T_105_12 = _T_171 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@344.4]
    node _T_220 = cat(_T_219, _T_105_12) @[primitives.scala 108:20:@393.4]
    node _T_105_17 = _T_186 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@359.4]
    node _T_105_16 = _T_183 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@356.4]
    node _T_221 = cat(_T_105_17, _T_105_16) @[primitives.scala 108:20:@394.4]
    node _T_105_15 = _T_180 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@353.4]
    node _T_222 = cat(_T_221, _T_105_15) @[primitives.scala 108:20:@395.4]
    node _T_223 = cat(_T_222, _T_220) @[primitives.scala 108:20:@396.4]
    node _T_105_20 = _T_195 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@368.4]
    node _T_105_19 = _T_192 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@365.4]
    node _T_224 = cat(_T_105_20, _T_105_19) @[primitives.scala 108:20:@397.4]
    node _T_105_18 = _T_189 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@362.4]
    node _T_225 = cat(_T_224, _T_105_18) @[primitives.scala 108:20:@398.4]
    node _T_105_22 = _T_201 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@374.4]
    node _T_105_21 = _T_198 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@371.4]
    node _T_226 = cat(_T_105_22, _T_105_21) @[primitives.scala 108:20:@399.4]
    node _T_105_24 = _T_207 @[primitives.scala 102:30:@304.4 primitives.scala 106:38:@380.4]
    node _T_105_23 = _T_204 @[primitives.scala 102:30:@304.4 primitives.scala 104:28:@377.4]
    node _T_227 = cat(_T_105_24, _T_105_23) @[primitives.scala 108:20:@400.4]
    node _T_228 = cat(_T_227, _T_226) @[primitives.scala 108:20:@401.4]
    node _T_229 = cat(_T_228, _T_225) @[primitives.scala 108:20:@402.4]
    node _T_230 = cat(_T_229, _T_223) @[primitives.scala 108:20:@403.4]
    node notCDom_reduced2AbsSigSum = cat(_T_230, _T_218) @[primitives.scala 108:20:@404.4]
    node _T_231 = bits(notCDom_reduced2AbsSigSum, 15, 0) @[Bitwise.scala 109:18:@405.4]
    node _T_234 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 102:47:@406.4]
    node _T_235 = xor(UInt<16>("hffff"), _T_234) @[Bitwise.scala 102:21:@407.4]
    node _T_236 = shr(_T_231, 8) @[Bitwise.scala 103:21:@408.4]
    node _T_237 = and(_T_236, _T_235) @[Bitwise.scala 103:31:@409.4]
    node _T_238 = bits(_T_231, 7, 0) @[Bitwise.scala 103:46:@410.4]
    node _T_239 = shl(_T_238, 8) @[Bitwise.scala 103:65:@411.4]
    node _T_240 = not(_T_235) @[Bitwise.scala 103:77:@412.4]
    node _T_241 = and(_T_239, _T_240) @[Bitwise.scala 103:75:@413.4]
    node _T_242 = or(_T_237, _T_241) @[Bitwise.scala 103:39:@414.4]
    node _T_243 = bits(_T_235, 11, 0) @[Bitwise.scala 102:28:@415.4]
    node _T_244 = shl(_T_243, 4) @[Bitwise.scala 102:47:@416.4]
    node _T_245 = xor(_T_235, _T_244) @[Bitwise.scala 102:21:@417.4]
    node _T_246 = shr(_T_242, 4) @[Bitwise.scala 103:21:@418.4]
    node _T_247 = and(_T_246, _T_245) @[Bitwise.scala 103:31:@419.4]
    node _T_248 = bits(_T_242, 11, 0) @[Bitwise.scala 103:46:@420.4]
    node _T_249 = shl(_T_248, 4) @[Bitwise.scala 103:65:@421.4]
    node _T_250 = not(_T_245) @[Bitwise.scala 103:77:@422.4]
    node _T_251 = and(_T_249, _T_250) @[Bitwise.scala 103:75:@423.4]
    node _T_252 = or(_T_247, _T_251) @[Bitwise.scala 103:39:@424.4]
    node _T_253 = bits(_T_245, 13, 0) @[Bitwise.scala 102:28:@425.4]
    node _T_254 = shl(_T_253, 2) @[Bitwise.scala 102:47:@426.4]
    node _T_255 = xor(_T_245, _T_254) @[Bitwise.scala 102:21:@427.4]
    node _T_256 = shr(_T_252, 2) @[Bitwise.scala 103:21:@428.4]
    node _T_257 = and(_T_256, _T_255) @[Bitwise.scala 103:31:@429.4]
    node _T_258 = bits(_T_252, 13, 0) @[Bitwise.scala 103:46:@430.4]
    node _T_259 = shl(_T_258, 2) @[Bitwise.scala 103:65:@431.4]
    node _T_260 = not(_T_255) @[Bitwise.scala 103:77:@432.4]
    node _T_261 = and(_T_259, _T_260) @[Bitwise.scala 103:75:@433.4]
    node _T_262 = or(_T_257, _T_261) @[Bitwise.scala 103:39:@434.4]
    node _T_263 = bits(_T_255, 14, 0) @[Bitwise.scala 102:28:@435.4]
    node _T_264 = shl(_T_263, 1) @[Bitwise.scala 102:47:@436.4]
    node _T_265 = xor(_T_255, _T_264) @[Bitwise.scala 102:21:@437.4]
    node _T_266 = shr(_T_262, 1) @[Bitwise.scala 103:21:@438.4]
    node _T_267 = and(_T_266, _T_265) @[Bitwise.scala 103:31:@439.4]
    node _T_268 = bits(_T_262, 14, 0) @[Bitwise.scala 103:46:@440.4]
    node _T_269 = shl(_T_268, 1) @[Bitwise.scala 103:65:@441.4]
    node _T_270 = not(_T_265) @[Bitwise.scala 103:77:@442.4]
    node _T_271 = and(_T_269, _T_270) @[Bitwise.scala 103:75:@443.4]
    node _T_272 = or(_T_267, _T_271) @[Bitwise.scala 103:39:@444.4]
    node _T_273 = bits(notCDom_reduced2AbsSigSum, 24, 16) @[Bitwise.scala 109:44:@445.4]
    node _T_274 = bits(_T_273, 7, 0) @[Bitwise.scala 109:18:@446.4]
    node _T_277 = shl(UInt<4>("hf"), 4) @[Bitwise.scala 102:47:@447.4]
    node _T_278 = xor(UInt<8>("hff"), _T_277) @[Bitwise.scala 102:21:@448.4]
    node _T_279 = shr(_T_274, 4) @[Bitwise.scala 103:21:@449.4]
    node _T_280 = and(_T_279, _T_278) @[Bitwise.scala 103:31:@450.4]
    node _T_281 = bits(_T_274, 3, 0) @[Bitwise.scala 103:46:@451.4]
    node _T_282 = shl(_T_281, 4) @[Bitwise.scala 103:65:@452.4]
    node _T_283 = not(_T_278) @[Bitwise.scala 103:77:@453.4]
    node _T_284 = and(_T_282, _T_283) @[Bitwise.scala 103:75:@454.4]
    node _T_285 = or(_T_280, _T_284) @[Bitwise.scala 103:39:@455.4]
    node _T_286 = bits(_T_278, 5, 0) @[Bitwise.scala 102:28:@456.4]
    node _T_287 = shl(_T_286, 2) @[Bitwise.scala 102:47:@457.4]
    node _T_288 = xor(_T_278, _T_287) @[Bitwise.scala 102:21:@458.4]
    node _T_289 = shr(_T_285, 2) @[Bitwise.scala 103:21:@459.4]
    node _T_290 = and(_T_289, _T_288) @[Bitwise.scala 103:31:@460.4]
    node _T_291 = bits(_T_285, 5, 0) @[Bitwise.scala 103:46:@461.4]
    node _T_292 = shl(_T_291, 2) @[Bitwise.scala 103:65:@462.4]
    node _T_293 = not(_T_288) @[Bitwise.scala 103:77:@463.4]
    node _T_294 = and(_T_292, _T_293) @[Bitwise.scala 103:75:@464.4]
    node _T_295 = or(_T_290, _T_294) @[Bitwise.scala 103:39:@465.4]
    node _T_296 = bits(_T_288, 6, 0) @[Bitwise.scala 102:28:@466.4]
    node _T_297 = shl(_T_296, 1) @[Bitwise.scala 102:47:@467.4]
    node _T_298 = xor(_T_288, _T_297) @[Bitwise.scala 102:21:@468.4]
    node _T_299 = shr(_T_295, 1) @[Bitwise.scala 103:21:@469.4]
    node _T_300 = and(_T_299, _T_298) @[Bitwise.scala 103:31:@470.4]
    node _T_301 = bits(_T_295, 6, 0) @[Bitwise.scala 103:46:@471.4]
    node _T_302 = shl(_T_301, 1) @[Bitwise.scala 103:65:@472.4]
    node _T_303 = not(_T_298) @[Bitwise.scala 103:77:@473.4]
    node _T_304 = and(_T_302, _T_303) @[Bitwise.scala 103:75:@474.4]
    node _T_305 = or(_T_300, _T_304) @[Bitwise.scala 103:39:@475.4]
    node _T_306 = bits(_T_273, 8, 8) @[Bitwise.scala 109:44:@476.4]
    node _T_307 = cat(_T_305, _T_306) @[Cat.scala 30:58:@477.4]
    node _T_308 = cat(_T_272, _T_307) @[Cat.scala 30:58:@478.4]
    node _T_309 = bits(_T_308, 0, 0) @[OneHot.scala 39:40:@479.4]
    node _T_310 = bits(_T_308, 1, 1) @[OneHot.scala 39:40:@480.4]
    node _T_311 = bits(_T_308, 2, 2) @[OneHot.scala 39:40:@481.4]
    node _T_312 = bits(_T_308, 3, 3) @[OneHot.scala 39:40:@482.4]
    node _T_313 = bits(_T_308, 4, 4) @[OneHot.scala 39:40:@483.4]
    node _T_314 = bits(_T_308, 5, 5) @[OneHot.scala 39:40:@484.4]
    node _T_315 = bits(_T_308, 6, 6) @[OneHot.scala 39:40:@485.4]
    node _T_316 = bits(_T_308, 7, 7) @[OneHot.scala 39:40:@486.4]
    node _T_317 = bits(_T_308, 8, 8) @[OneHot.scala 39:40:@487.4]
    node _T_318 = bits(_T_308, 9, 9) @[OneHot.scala 39:40:@488.4]
    node _T_319 = bits(_T_308, 10, 10) @[OneHot.scala 39:40:@489.4]
    node _T_320 = bits(_T_308, 11, 11) @[OneHot.scala 39:40:@490.4]
    node _T_321 = bits(_T_308, 12, 12) @[OneHot.scala 39:40:@491.4]
    node _T_322 = bits(_T_308, 13, 13) @[OneHot.scala 39:40:@492.4]
    node _T_323 = bits(_T_308, 14, 14) @[OneHot.scala 39:40:@493.4]
    node _T_324 = bits(_T_308, 15, 15) @[OneHot.scala 39:40:@494.4]
    node _T_325 = bits(_T_308, 16, 16) @[OneHot.scala 39:40:@495.4]
    node _T_326 = bits(_T_308, 17, 17) @[OneHot.scala 39:40:@496.4]
    node _T_327 = bits(_T_308, 18, 18) @[OneHot.scala 39:40:@497.4]
    node _T_328 = bits(_T_308, 19, 19) @[OneHot.scala 39:40:@498.4]
    node _T_329 = bits(_T_308, 20, 20) @[OneHot.scala 39:40:@499.4]
    node _T_330 = bits(_T_308, 21, 21) @[OneHot.scala 39:40:@500.4]
    node _T_331 = bits(_T_308, 22, 22) @[OneHot.scala 39:40:@501.4]
    node _T_332 = bits(_T_308, 23, 23) @[OneHot.scala 39:40:@502.4]
    node _T_333 = bits(_T_308, 24, 24) @[OneHot.scala 39:40:@503.4]
    node _T_359 = mux(_T_332, UInt<5>("h17"), UInt<5>("h18")) @[Mux.scala 31:69:@504.4]
    node _T_360 = mux(_T_331, UInt<5>("h16"), _T_359) @[Mux.scala 31:69:@505.4]
    node _T_361 = mux(_T_330, UInt<5>("h15"), _T_360) @[Mux.scala 31:69:@506.4]
    node _T_362 = mux(_T_329, UInt<5>("h14"), _T_361) @[Mux.scala 31:69:@507.4]
    node _T_363 = mux(_T_328, UInt<5>("h13"), _T_362) @[Mux.scala 31:69:@508.4]
    node _T_364 = mux(_T_327, UInt<5>("h12"), _T_363) @[Mux.scala 31:69:@509.4]
    node _T_365 = mux(_T_326, UInt<5>("h11"), _T_364) @[Mux.scala 31:69:@510.4]
    node _T_366 = mux(_T_325, UInt<5>("h10"), _T_365) @[Mux.scala 31:69:@511.4]
    node _T_367 = mux(_T_324, UInt<4>("hf"), _T_366) @[Mux.scala 31:69:@512.4]
    node _T_368 = mux(_T_323, UInt<4>("he"), _T_367) @[Mux.scala 31:69:@513.4]
    node _T_369 = mux(_T_322, UInt<4>("hd"), _T_368) @[Mux.scala 31:69:@514.4]
    node _T_370 = mux(_T_321, UInt<4>("hc"), _T_369) @[Mux.scala 31:69:@515.4]
    node _T_371 = mux(_T_320, UInt<4>("hb"), _T_370) @[Mux.scala 31:69:@516.4]
    node _T_372 = mux(_T_319, UInt<4>("ha"), _T_371) @[Mux.scala 31:69:@517.4]
    node _T_373 = mux(_T_318, UInt<4>("h9"), _T_372) @[Mux.scala 31:69:@518.4]
    node _T_374 = mux(_T_317, UInt<4>("h8"), _T_373) @[Mux.scala 31:69:@519.4]
    node _T_375 = mux(_T_316, UInt<3>("h7"), _T_374) @[Mux.scala 31:69:@520.4]
    node _T_376 = mux(_T_315, UInt<3>("h6"), _T_375) @[Mux.scala 31:69:@521.4]
    node _T_377 = mux(_T_314, UInt<3>("h5"), _T_376) @[Mux.scala 31:69:@522.4]
    node _T_378 = mux(_T_313, UInt<3>("h4"), _T_377) @[Mux.scala 31:69:@523.4]
    node _T_379 = mux(_T_312, UInt<2>("h3"), _T_378) @[Mux.scala 31:69:@524.4]
    node _T_380 = mux(_T_311, UInt<2>("h2"), _T_379) @[Mux.scala 31:69:@525.4]
    node _T_381 = mux(_T_310, UInt<1>("h1"), _T_380) @[Mux.scala 31:69:@526.4]
    node notCDom_normDistReduced2 = mux(_T_309, UInt<1>("h0"), _T_381) @[Mux.scala 31:69:@527.4]
    node notCDom_nearNormDist = shl(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 242:56:@528.4]
    node _T_382 = cvt(notCDom_nearNormDist) @[MulAddRecFN.scala 243:69:@529.4]
    node _T_383 = sub(io_fromPreMul_sExpSum, _T_382) @[MulAddRecFN.scala 243:46:@530.4]
    node _T_384 = tail(_T_383, 1) @[MulAddRecFN.scala 243:46:@531.4]
    node notCDom_sExp = asSInt(_T_384) @[MulAddRecFN.scala 243:46:@532.4]
    node _T_385 = dshl(notCDom_absSigSum, notCDom_nearNormDist) @[MulAddRecFN.scala 245:27:@533.4]
    node notCDom_mainSig = bits(_T_385, 49, 22) @[MulAddRecFN.scala 245:50:@534.4]
    node _T_386 = bits(notCDom_reduced2AbsSigSum, 11, 0) @[MulAddRecFN.scala 249:39:@535.4]
    node _T_387 = shl(_T_386, 1) @[MulAddRecFN.scala 249:55:@536.4]
    node _T_401 = bits(_T_387, 1, 0) @[primitives.scala 104:33:@539.4]
    node _T_403 = neq(_T_401, UInt<1>("h0")) @[primitives.scala 104:54:@540.4]
    node _T_404 = bits(_T_387, 3, 2) @[primitives.scala 104:33:@542.4]
    node _T_406 = neq(_T_404, UInt<1>("h0")) @[primitives.scala 104:54:@543.4]
    node _T_407 = bits(_T_387, 5, 4) @[primitives.scala 104:33:@545.4]
    node _T_409 = neq(_T_407, UInt<1>("h0")) @[primitives.scala 104:54:@546.4]
    node _T_410 = bits(_T_387, 7, 6) @[primitives.scala 104:33:@548.4]
    node _T_412 = neq(_T_410, UInt<1>("h0")) @[primitives.scala 104:54:@549.4]
    node _T_413 = bits(_T_387, 9, 8) @[primitives.scala 104:33:@551.4]
    node _T_415 = neq(_T_413, UInt<1>("h0")) @[primitives.scala 104:54:@552.4]
    node _T_416 = bits(_T_387, 11, 10) @[primitives.scala 104:33:@554.4]
    node _T_418 = neq(_T_416, UInt<1>("h0")) @[primitives.scala 104:54:@555.4]
    node _T_419 = bits(_T_387, 12, 12) @[primitives.scala 107:15:@557.4]
    node _T_421 = neq(_T_419, UInt<1>("h0")) @[primitives.scala 107:57:@558.4]
    node _T_391_2 = _T_409 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@547.4]
    node _T_391_1 = _T_406 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@544.4]
    node _T_422 = cat(_T_391_2, _T_391_1) @[primitives.scala 108:20:@560.4]
    node _T_391_0 = _T_403 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@541.4]
    node _T_423 = cat(_T_422, _T_391_0) @[primitives.scala 108:20:@561.4]
    node _T_391_4 = _T_415 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@553.4]
    node _T_391_3 = _T_412 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@550.4]
    node _T_424 = cat(_T_391_4, _T_391_3) @[primitives.scala 108:20:@562.4]
    node _T_391_6 = _T_421 @[primitives.scala 102:30:@537.4 primitives.scala 106:38:@559.4]
    node _T_391_5 = _T_418 @[primitives.scala 102:30:@537.4 primitives.scala 104:28:@556.4]
    node _T_425 = cat(_T_391_6, _T_391_5) @[primitives.scala 108:20:@563.4]
    node _T_426 = cat(_T_425, _T_424) @[primitives.scala 108:20:@564.4]
    node _T_427 = cat(_T_426, _T_423) @[primitives.scala 108:20:@565.4]
    node _T_428 = shr(notCDom_normDistReduced2, 1) @[MulAddRecFN.scala 250:46:@566.4]
    node _T_429 = not(_T_428) @[primitives.scala 51:21:@567.4]
    node _T_431 = dshr(asSInt(UInt<17>("h10000")), _T_429) @[primitives.scala 77:58:@568.4]
    node _T_432 = bits(_T_431, 6, 1) @[primitives.scala 79:22:@569.4]
    node _T_433 = bits(_T_432, 3, 0) @[Bitwise.scala 109:18:@570.4]
    node _T_434 = bits(_T_433, 1, 0) @[Bitwise.scala 109:18:@571.4]
    node _T_435 = bits(_T_434, 0, 0) @[Bitwise.scala 109:18:@572.4]
    node _T_436 = bits(_T_434, 1, 1) @[Bitwise.scala 109:44:@573.4]
    node _T_437 = cat(_T_435, _T_436) @[Cat.scala 30:58:@574.4]
    node _T_438 = bits(_T_433, 3, 2) @[Bitwise.scala 109:44:@575.4]
    node _T_439 = bits(_T_438, 0, 0) @[Bitwise.scala 109:18:@576.4]
    node _T_440 = bits(_T_438, 1, 1) @[Bitwise.scala 109:44:@577.4]
    node _T_441 = cat(_T_439, _T_440) @[Cat.scala 30:58:@578.4]
    node _T_442 = cat(_T_437, _T_441) @[Cat.scala 30:58:@579.4]
    node _T_443 = bits(_T_432, 5, 4) @[Bitwise.scala 109:44:@580.4]
    node _T_444 = bits(_T_443, 0, 0) @[Bitwise.scala 109:18:@581.4]
    node _T_445 = bits(_T_443, 1, 1) @[Bitwise.scala 109:44:@582.4]
    node _T_446 = cat(_T_444, _T_445) @[Cat.scala 30:58:@583.4]
    node _T_447 = cat(_T_442, _T_446) @[Cat.scala 30:58:@584.4]
    node _T_448 = and(_T_427, _T_447) @[MulAddRecFN.scala 249:78:@585.4]
    node notCDom_reduced4SigExtra = neq(_T_448, UInt<1>("h0")) @[MulAddRecFN.scala 251:11:@586.4]
    node _T_450 = shr(notCDom_mainSig, 3) @[MulAddRecFN.scala 253:28:@587.4]
    node _T_451 = bits(notCDom_mainSig, 2, 0) @[MulAddRecFN.scala 254:28:@588.4]
    node _T_453 = neq(_T_451, UInt<1>("h0")) @[MulAddRecFN.scala 254:35:@589.4]
    node _T_454 = or(_T_453, notCDom_reduced4SigExtra) @[MulAddRecFN.scala 254:39:@590.4]
    node notCDom_sig = cat(_T_450, _T_454) @[Cat.scala 30:58:@591.4]
    node _T_455 = bits(notCDom_sig, 25, 24) @[MulAddRecFN.scala 257:21:@592.4]
    node notCDom_completeCancellation = eq(_T_455, UInt<1>("h0")) @[MulAddRecFN.scala 257:50:@593.4]
    node _T_457 = xor(io_fromPreMul_signProd, notCDom_signSigSum) @[MulAddRecFN.scala 261:36:@594.4]
    node notCDom_sign = mux(notCDom_completeCancellation, roundingMode_min, _T_457) @[MulAddRecFN.scala 259:12:@595.4]
    node notNaN_isInfProd = or(io_fromPreMul_isInfA, io_fromPreMul_isInfB) @[MulAddRecFN.scala 266:49:@596.4]
    node notNaN_isInfOut = or(notNaN_isInfProd, io_fromPreMul_isInfC) @[MulAddRecFN.scala 267:44:@597.4]
    node _T_458 = or(io_fromPreMul_isZeroA, io_fromPreMul_isZeroB) @[MulAddRecFN.scala 269:32:@598.4]
    node notNaN_addZeros = and(_T_458, io_fromPreMul_isZeroC) @[MulAddRecFN.scala 269:58:@599.4]
    node _T_459 = and(io_fromPreMul_isInfA, io_fromPreMul_isZeroB) @[MulAddRecFN.scala 274:31:@600.4]
    node _T_460 = or(io_fromPreMul_isSigNaNAny, _T_459) @[MulAddRecFN.scala 273:35:@601.4]
    node _T_461 = and(io_fromPreMul_isZeroA, io_fromPreMul_isInfB) @[MulAddRecFN.scala 275:32:@602.4]
    node _T_462 = or(_T_460, _T_461) @[MulAddRecFN.scala 274:57:@603.4]
    node _T_464 = eq(io_fromPreMul_isNaNAOrB, UInt<1>("h0")) @[MulAddRecFN.scala 276:10:@604.4]
    node _T_465 = or(io_fromPreMul_isInfA, io_fromPreMul_isInfB) @[MulAddRecFN.scala 277:36:@605.4]
    node _T_466 = and(_T_464, _T_465) @[MulAddRecFN.scala 276:36:@606.4]
    node _T_467 = and(_T_466, io_fromPreMul_isInfC) @[MulAddRecFN.scala 277:61:@607.4]
    node _T_468 = and(_T_467, io_fromPreMul_doSubMags) @[MulAddRecFN.scala 278:35:@608.4]
    node _T_469 = or(_T_462, _T_468) @[MulAddRecFN.scala 275:57:@609.4]
    node _T_470 = or(io_fromPreMul_isNaNAOrB, io_fromPreMul_isNaNC) @[MulAddRecFN.scala 280:48:@611.4]
    node _T_472 = eq(io_fromPreMul_CIsDominant, UInt<1>("h0")) @[MulAddRecFN.scala 285:14:@614.4]
    node _T_473 = and(_T_472, notCDom_completeCancellation) @[MulAddRecFN.scala 285:42:@615.4]
    node _T_474 = or(notNaN_addZeros, _T_473) @[MulAddRecFN.scala 284:25:@616.4]
    node _T_475 = and(notNaN_isInfProd, io_fromPreMul_signProd) @[MulAddRecFN.scala 287:27:@618.4]
    node _T_476 = and(io_fromPreMul_isInfC, CDom_sign) @[MulAddRecFN.scala 288:31:@619.4]
    node _T_477 = or(_T_475, _T_476) @[MulAddRecFN.scala 287:54:@620.4]
    node _T_479 = eq(roundingMode_min, UInt<1>("h0")) @[MulAddRecFN.scala 289:29:@621.4]
    node _T_480 = and(notNaN_addZeros, _T_479) @[MulAddRecFN.scala 289:26:@622.4]
    node _T_481 = and(_T_480, io_fromPreMul_signProd) @[MulAddRecFN.scala 289:48:@623.4]
    node _T_482 = and(_T_481, CDom_sign) @[MulAddRecFN.scala 290:36:@624.4]
    node _T_483 = or(_T_477, _T_482) @[MulAddRecFN.scala 288:43:@625.4]
    node _T_484 = and(notNaN_addZeros, roundingMode_min) @[MulAddRecFN.scala 291:26:@626.4]
    node _T_485 = or(io_fromPreMul_signProd, CDom_sign) @[MulAddRecFN.scala 292:37:@627.4]
    node _T_486 = and(_T_484, _T_485) @[MulAddRecFN.scala 291:46:@628.4]
    node _T_487 = or(_T_483, _T_486) @[MulAddRecFN.scala 290:48:@629.4]
    node _T_489 = eq(notNaN_isInfOut, UInt<1>("h0")) @[MulAddRecFN.scala 293:10:@630.4]
    node _T_491 = eq(notNaN_addZeros, UInt<1>("h0")) @[MulAddRecFN.scala 293:31:@631.4]
    node _T_492 = and(_T_489, _T_491) @[MulAddRecFN.scala 293:28:@632.4]
    node _T_493 = mux(io_fromPreMul_CIsDominant, CDom_sign, notCDom_sign) @[MulAddRecFN.scala 294:17:@633.4]
    node _T_494 = and(_T_492, _T_493) @[MulAddRecFN.scala 293:49:@634.4]
    node _T_495 = or(_T_487, _T_494) @[MulAddRecFN.scala 292:50:@635.4]
    node _T_496 = mux(io_fromPreMul_CIsDominant, CDom_sExp, notCDom_sExp) @[MulAddRecFN.scala 295:26:@637.4]
    node _T_497 = mux(io_fromPreMul_CIsDominant, CDom_sig, notCDom_sig) @[MulAddRecFN.scala 296:25:@639.4]
    io_invalidExc <= _T_469 @[MulAddRecFN.scala 272:19:@610.4]
    io_rawOut_isNaN <= _T_470 @[MulAddRecFN.scala 280:21:@612.4]
    io_rawOut_isInf <= notNaN_isInfOut @[MulAddRecFN.scala 281:21:@613.4]
    io_rawOut_isZero <= _T_474 @[MulAddRecFN.scala 283:22:@617.4]
    io_rawOut_sign <= _T_495 @[MulAddRecFN.scala 286:20:@636.4]
    io_rawOut_sExp <= _T_496 @[MulAddRecFN.scala 295:20:@638.4]
    io_rawOut_sig <= _T_497 @[MulAddRecFN.scala 296:19:@640.4]

  module RoundAnyRawFNToRecFN : @[:@642.2]
    input clock : Clock @[:@643.4]
    input reset : UInt<1> @[:@644.4]
    input io_invalidExc : UInt<1> @[:@645.4]
    input io_infiniteExc : UInt<1> @[:@645.4]
    input io_in_isNaN : UInt<1> @[:@645.4]
    input io_in_isInf : UInt<1> @[:@645.4]
    input io_in_isZero : UInt<1> @[:@645.4]
    input io_in_sign : UInt<1> @[:@645.4]
    input io_in_sExp : SInt<11> @[:@645.4]
    input io_in_sig : UInt<26> @[:@645.4]
    input io_roundingMode : UInt<3> @[:@645.4]
    input io_detectTininess : UInt<1> @[:@645.4]
    output io_out : UInt<33> @[:@645.4]
    output io_exceptionFlags : UInt<5> @[:@645.4]
  
    node roundingMode_near_even = eq(io_roundingMode, UInt<3>("h0")) @[RoundAnyRawFNToRecFN.scala 88:53:@650.4]
    node roundingMode_minMag = eq(io_roundingMode, UInt<3>("h1")) @[RoundAnyRawFNToRecFN.scala 89:53:@651.4]
    node roundingMode_min = eq(io_roundingMode, UInt<3>("h2")) @[RoundAnyRawFNToRecFN.scala 90:53:@652.4]
    node roundingMode_max = eq(io_roundingMode, UInt<3>("h3")) @[RoundAnyRawFNToRecFN.scala 91:53:@653.4]
    node roundingMode_near_maxMag = eq(io_roundingMode, UInt<3>("h4")) @[RoundAnyRawFNToRecFN.scala 92:53:@654.4]
    node roundingMode_odd = eq(io_roundingMode, UInt<3>("h6")) @[RoundAnyRawFNToRecFN.scala 93:53:@655.4]
    node _T_17 = and(roundingMode_min, io_in_sign) @[RoundAnyRawFNToRecFN.scala 96:27:@656.4]
    node _T_19 = eq(io_in_sign, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 96:66:@657.4]
    node _T_20 = and(roundingMode_max, _T_19) @[RoundAnyRawFNToRecFN.scala 96:63:@658.4]
    node roundMagUp = or(_T_17, _T_20) @[RoundAnyRawFNToRecFN.scala 96:42:@659.4]
    node adjustedSig = shl(io_in_sig, 0) @[RoundAnyRawFNToRecFN.scala 112:22:@660.4]
    node doShiftSigDown1 = bits(adjustedSig, 25, 25) @[RoundAnyRawFNToRecFN.scala 118:61:@661.4]
    node _T_27 = bits(io_in_sExp, 9, 0) @[RoundAnyRawFNToRecFN.scala 154:37:@674.4]
    node _T_28 = not(_T_27) @[primitives.scala 51:21:@675.4]
    node _T_29 = bits(_T_28, 9, 9) @[primitives.scala 57:25:@676.4]
    node _T_30 = bits(_T_28, 8, 0) @[primitives.scala 58:26:@677.4]
    node _T_31 = bits(_T_30, 8, 8) @[primitives.scala 57:25:@678.4]
    node _T_32 = bits(_T_30, 7, 0) @[primitives.scala 58:26:@679.4]
    node _T_33 = bits(_T_32, 7, 7) @[primitives.scala 57:25:@680.4]
    node _T_34 = bits(_T_32, 6, 0) @[primitives.scala 58:26:@681.4]
    node _T_36 = bits(_T_34, 6, 6) @[primitives.scala 57:25:@682.4]
    node _T_37 = bits(_T_34, 5, 0) @[primitives.scala 58:26:@683.4]
    node _T_40 = dshr(asSInt(UInt<65>("h10000000000000000")), _T_37) @[primitives.scala 77:58:@684.4]
    node _T_41 = bits(_T_40, 63, 43) @[primitives.scala 79:22:@685.4]
    node _T_42 = bits(_T_41, 15, 0) @[Bitwise.scala 109:18:@686.4]
    node _T_45 = shl(UInt<8>("hff"), 8) @[Bitwise.scala 102:47:@687.4]
    node _T_46 = xor(UInt<16>("hffff"), _T_45) @[Bitwise.scala 102:21:@688.4]
    node _T_47 = shr(_T_42, 8) @[Bitwise.scala 103:21:@689.4]
    node _T_48 = and(_T_47, _T_46) @[Bitwise.scala 103:31:@690.4]
    node _T_49 = bits(_T_42, 7, 0) @[Bitwise.scala 103:46:@691.4]
    node _T_50 = shl(_T_49, 8) @[Bitwise.scala 103:65:@692.4]
    node _T_51 = not(_T_46) @[Bitwise.scala 103:77:@693.4]
    node _T_52 = and(_T_50, _T_51) @[Bitwise.scala 103:75:@694.4]
    node _T_53 = or(_T_48, _T_52) @[Bitwise.scala 103:39:@695.4]
    node _T_54 = bits(_T_46, 11, 0) @[Bitwise.scala 102:28:@696.4]
    node _T_55 = shl(_T_54, 4) @[Bitwise.scala 102:47:@697.4]
    node _T_56 = xor(_T_46, _T_55) @[Bitwise.scala 102:21:@698.4]
    node _T_57 = shr(_T_53, 4) @[Bitwise.scala 103:21:@699.4]
    node _T_58 = and(_T_57, _T_56) @[Bitwise.scala 103:31:@700.4]
    node _T_59 = bits(_T_53, 11, 0) @[Bitwise.scala 103:46:@701.4]
    node _T_60 = shl(_T_59, 4) @[Bitwise.scala 103:65:@702.4]
    node _T_61 = not(_T_56) @[Bitwise.scala 103:77:@703.4]
    node _T_62 = and(_T_60, _T_61) @[Bitwise.scala 103:75:@704.4]
    node _T_63 = or(_T_58, _T_62) @[Bitwise.scala 103:39:@705.4]
    node _T_64 = bits(_T_56, 13, 0) @[Bitwise.scala 102:28:@706.4]
    node _T_65 = shl(_T_64, 2) @[Bitwise.scala 102:47:@707.4]
    node _T_66 = xor(_T_56, _T_65) @[Bitwise.scala 102:21:@708.4]
    node _T_67 = shr(_T_63, 2) @[Bitwise.scala 103:21:@709.4]
    node _T_68 = and(_T_67, _T_66) @[Bitwise.scala 103:31:@710.4]
    node _T_69 = bits(_T_63, 13, 0) @[Bitwise.scala 103:46:@711.4]
    node _T_70 = shl(_T_69, 2) @[Bitwise.scala 103:65:@712.4]
    node _T_71 = not(_T_66) @[Bitwise.scala 103:77:@713.4]
    node _T_72 = and(_T_70, _T_71) @[Bitwise.scala 103:75:@714.4]
    node _T_73 = or(_T_68, _T_72) @[Bitwise.scala 103:39:@715.4]
    node _T_74 = bits(_T_66, 14, 0) @[Bitwise.scala 102:28:@716.4]
    node _T_75 = shl(_T_74, 1) @[Bitwise.scala 102:47:@717.4]
    node _T_76 = xor(_T_66, _T_75) @[Bitwise.scala 102:21:@718.4]
    node _T_77 = shr(_T_73, 1) @[Bitwise.scala 103:21:@719.4]
    node _T_78 = and(_T_77, _T_76) @[Bitwise.scala 103:31:@720.4]
    node _T_79 = bits(_T_73, 14, 0) @[Bitwise.scala 103:46:@721.4]
    node _T_80 = shl(_T_79, 1) @[Bitwise.scala 103:65:@722.4]
    node _T_81 = not(_T_76) @[Bitwise.scala 103:77:@723.4]
    node _T_82 = and(_T_80, _T_81) @[Bitwise.scala 103:75:@724.4]
    node _T_83 = or(_T_78, _T_82) @[Bitwise.scala 103:39:@725.4]
    node _T_84 = bits(_T_41, 20, 16) @[Bitwise.scala 109:44:@726.4]
    node _T_85 = bits(_T_84, 3, 0) @[Bitwise.scala 109:18:@727.4]
    node _T_86 = bits(_T_85, 1, 0) @[Bitwise.scala 109:18:@728.4]
    node _T_87 = bits(_T_86, 0, 0) @[Bitwise.scala 109:18:@729.4]
    node _T_88 = bits(_T_86, 1, 1) @[Bitwise.scala 109:44:@730.4]
    node _T_89 = cat(_T_87, _T_88) @[Cat.scala 30:58:@731.4]
    node _T_90 = bits(_T_85, 3, 2) @[Bitwise.scala 109:44:@732.4]
    node _T_91 = bits(_T_90, 0, 0) @[Bitwise.scala 109:18:@733.4]
    node _T_92 = bits(_T_90, 1, 1) @[Bitwise.scala 109:44:@734.4]
    node _T_93 = cat(_T_91, _T_92) @[Cat.scala 30:58:@735.4]
    node _T_94 = cat(_T_89, _T_93) @[Cat.scala 30:58:@736.4]
    node _T_95 = bits(_T_84, 4, 4) @[Bitwise.scala 109:44:@737.4]
    node _T_96 = cat(_T_94, _T_95) @[Cat.scala 30:58:@738.4]
    node _T_97 = cat(_T_83, _T_96) @[Cat.scala 30:58:@739.4]
    node _T_98 = not(_T_97) @[primitives.scala 74:36:@740.4]
    node _T_99 = mux(_T_36, UInt<1>("h0"), _T_98) @[primitives.scala 74:21:@741.4]
    node _T_100 = not(_T_99) @[primitives.scala 74:17:@742.4]
    node _T_101 = not(_T_100) @[primitives.scala 74:36:@743.4]
    node _T_102 = mux(_T_33, UInt<1>("h0"), _T_101) @[primitives.scala 74:21:@744.4]
    node _T_103 = not(_T_102) @[primitives.scala 74:17:@745.4]
    node _T_105 = cat(_T_103, UInt<3>("h7")) @[Cat.scala 30:58:@746.4]
    node _T_106 = bits(_T_32, 7, 7) @[primitives.scala 57:25:@747.4]
    node _T_107 = bits(_T_32, 6, 0) @[primitives.scala 58:26:@748.4]
    node _T_108 = bits(_T_107, 6, 6) @[primitives.scala 57:25:@749.4]
    node _T_109 = bits(_T_107, 5, 0) @[primitives.scala 58:26:@750.4]
    node _T_111 = dshr(asSInt(UInt<65>("h10000000000000000")), _T_109) @[primitives.scala 77:58:@751.4]
    node _T_112 = bits(_T_111, 2, 0) @[primitives.scala 79:22:@752.4]
    node _T_113 = bits(_T_112, 1, 0) @[Bitwise.scala 109:18:@753.4]
    node _T_114 = bits(_T_113, 0, 0) @[Bitwise.scala 109:18:@754.4]
    node _T_115 = bits(_T_113, 1, 1) @[Bitwise.scala 109:44:@755.4]
    node _T_116 = cat(_T_114, _T_115) @[Cat.scala 30:58:@756.4]
    node _T_117 = bits(_T_112, 2, 2) @[Bitwise.scala 109:44:@757.4]
    node _T_118 = cat(_T_116, _T_117) @[Cat.scala 30:58:@758.4]
    node _T_120 = mux(_T_108, _T_118, UInt<1>("h0")) @[primitives.scala 61:24:@759.4]
    node _T_122 = mux(_T_106, _T_120, UInt<1>("h0")) @[primitives.scala 61:24:@760.4]
    node _T_123 = mux(_T_31, _T_105, _T_122) @[primitives.scala 66:24:@761.4]
    node _T_125 = mux(_T_29, _T_123, UInt<1>("h0")) @[primitives.scala 61:24:@762.4]
    node _T_126 = or(_T_125, doShiftSigDown1) @[RoundAnyRawFNToRecFN.scala 157:23:@763.4]
    node _T_128 = cat(_T_126, UInt<2>("h3")) @[Cat.scala 30:58:@764.4]
    node _T_130 = shr(_T_128, 1) @[RoundAnyRawFNToRecFN.scala 160:57:@765.4]
    node _T_131 = cat(UInt<1>("h0"), _T_130) @[Cat.scala 30:58:@766.4]
    node _T_132 = not(_T_131) @[RoundAnyRawFNToRecFN.scala 161:28:@767.4]
    node _T_133 = and(_T_132, _T_128) @[RoundAnyRawFNToRecFN.scala 161:46:@768.4]
    node _T_134 = and(adjustedSig, _T_133) @[RoundAnyRawFNToRecFN.scala 162:40:@769.4]
    node _T_136 = neq(_T_134, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 162:56:@770.4]
    node _T_137 = and(adjustedSig, _T_131) @[RoundAnyRawFNToRecFN.scala 163:42:@771.4]
    node _T_139 = neq(_T_137, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 163:62:@772.4]
    node _T_140 = or(_T_136, _T_139) @[RoundAnyRawFNToRecFN.scala 164:36:@773.4]
    node _T_141 = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 167:38:@774.4]
    node _T_142 = and(_T_141, _T_136) @[RoundAnyRawFNToRecFN.scala 167:67:@775.4]
    node _T_143 = and(roundMagUp, _T_140) @[RoundAnyRawFNToRecFN.scala 169:29:@776.4]
    node _T_144 = or(_T_142, _T_143) @[RoundAnyRawFNToRecFN.scala 168:31:@777.4]
    node _T_145 = or(adjustedSig, _T_128) @[RoundAnyRawFNToRecFN.scala 172:32:@778.4]
    node _T_146 = shr(_T_145, 2) @[RoundAnyRawFNToRecFN.scala 172:44:@779.4]
    node _T_148 = add(_T_146, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 172:49:@780.4]
    node _T_149 = and(roundingMode_near_even, _T_136) @[RoundAnyRawFNToRecFN.scala 173:49:@781.4]
    node _T_151 = eq(_T_139, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 174:30:@782.4]
    node _T_152 = and(_T_149, _T_151) @[RoundAnyRawFNToRecFN.scala 173:64:@783.4]
    node _T_153 = shr(_T_128, 1) @[RoundAnyRawFNToRecFN.scala 175:35:@784.4]
    node _T_155 = mux(_T_152, _T_153, UInt<25>("h0")) @[RoundAnyRawFNToRecFN.scala 173:25:@785.4]
    node _T_156 = not(_T_155) @[RoundAnyRawFNToRecFN.scala 173:21:@786.4]
    node _T_157 = and(_T_148, _T_156) @[RoundAnyRawFNToRecFN.scala 172:61:@787.4]
    node _T_158 = not(_T_128) @[RoundAnyRawFNToRecFN.scala 178:32:@788.4]
    node _T_159 = and(adjustedSig, _T_158) @[RoundAnyRawFNToRecFN.scala 178:30:@789.4]
    node _T_160 = shr(_T_159, 2) @[RoundAnyRawFNToRecFN.scala 178:43:@790.4]
    node _T_161 = and(roundingMode_odd, _T_140) @[RoundAnyRawFNToRecFN.scala 179:42:@791.4]
    node _T_162 = shr(_T_133, 1) @[RoundAnyRawFNToRecFN.scala 179:67:@792.4]
    node _T_164 = mux(_T_161, _T_162, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 179:24:@793.4]
    node _T_165 = or(_T_160, _T_164) @[RoundAnyRawFNToRecFN.scala 178:47:@794.4]
    node _T_166 = mux(_T_144, _T_157, _T_165) @[RoundAnyRawFNToRecFN.scala 171:16:@795.4]
    node _T_167 = shr(_T_166, 23) @[RoundAnyRawFNToRecFN.scala 183:54:@796.4]
    node _T_168 = cvt(_T_167) @[RoundAnyRawFNToRecFN.scala 183:69:@797.4]
    node _T_169 = add(io_in_sExp, _T_168) @[RoundAnyRawFNToRecFN.scala 183:40:@798.4]
    node _T_170 = bits(_T_169, 9, 0) @[RoundAnyRawFNToRecFN.scala 185:37:@799.4]
    node _T_171 = bits(_T_166, 22, 1) @[RoundAnyRawFNToRecFN.scala 188:27:@801.4]
    node _T_172 = bits(_T_166, 21, 0) @[RoundAnyRawFNToRecFN.scala 189:27:@802.4]
    node _T_173 = mux(doShiftSigDown1, _T_171, _T_172) @[RoundAnyRawFNToRecFN.scala 187:16:@803.4]
    node _T_174 = shr(_T_169, 8) @[RoundAnyRawFNToRecFN.scala 194:30:@805.4]
    node _T_176 = geq(_T_174, asSInt(UInt<3>("h3"))) @[RoundAnyRawFNToRecFN.scala 194:50:@806.4]
    node _T_178 = lt(_T_169, asSInt(UInt<9>("hec"))) @[RoundAnyRawFNToRecFN.scala 198:31:@808.4]
    node _T_179 = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 201:45:@810.4]
    node _T_180 = bits(adjustedSig, 1, 1) @[RoundAnyRawFNToRecFN.scala 201:61:@811.4]
    node _T_181 = mux(doShiftSigDown1, _T_179, _T_180) @[RoundAnyRawFNToRecFN.scala 201:16:@812.4]
    node _T_182 = bits(adjustedSig, 2, 2) @[RoundAnyRawFNToRecFN.scala 203:44:@813.4]
    node _T_183 = and(doShiftSigDown1, _T_182) @[RoundAnyRawFNToRecFN.scala 203:30:@814.4]
    node _T_184 = bits(adjustedSig, 1, 0) @[RoundAnyRawFNToRecFN.scala 203:63:@815.4]
    node _T_186 = neq(_T_184, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 203:70:@816.4]
    node _T_187 = or(_T_183, _T_186) @[RoundAnyRawFNToRecFN.scala 203:49:@817.4]
    node _T_188 = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 205:38:@818.4]
    node _T_189 = and(_T_188, _T_181) @[RoundAnyRawFNToRecFN.scala 205:67:@819.4]
    node _T_190 = and(roundMagUp, _T_187) @[RoundAnyRawFNToRecFN.scala 207:29:@820.4]
    node _T_191 = or(_T_189, _T_190) @[RoundAnyRawFNToRecFN.scala 206:46:@821.4]
    node _T_192 = bits(_T_166, 24, 24) @[RoundAnyRawFNToRecFN.scala 210:27:@822.4]
    node _T_193 = bits(_T_166, 23, 23) @[RoundAnyRawFNToRecFN.scala 211:27:@823.4]
    node _T_194 = mux(doShiftSigDown1, _T_192, _T_193) @[RoundAnyRawFNToRecFN.scala 209:16:@824.4]
    node _T_195 = shr(io_in_sExp, 9) @[RoundAnyRawFNToRecFN.scala 218:48:@825.4]
    node _T_197 = leq(_T_195, asSInt(UInt<1>("h0"))) @[RoundAnyRawFNToRecFN.scala 218:62:@826.4]
    node _T_198 = and(_T_140, _T_197) @[RoundAnyRawFNToRecFN.scala 218:32:@827.4]
    node _T_199 = bits(_T_128, 3, 3) @[RoundAnyRawFNToRecFN.scala 219:57:@828.4]
    node _T_200 = bits(_T_128, 2, 2) @[RoundAnyRawFNToRecFN.scala 219:71:@829.4]
    node _T_201 = mux(doShiftSigDown1, _T_199, _T_200) @[RoundAnyRawFNToRecFN.scala 219:30:@830.4]
    node _T_202 = and(_T_198, _T_201) @[RoundAnyRawFNToRecFN.scala 218:74:@831.4]
    node _T_204 = eq(io_detectTininess, UInt<1>("h1")) @[RoundAnyRawFNToRecFN.scala 220:49:@832.4]
    node _T_205 = bits(_T_128, 4, 4) @[RoundAnyRawFNToRecFN.scala 222:49:@833.4]
    node _T_206 = bits(_T_128, 3, 3) @[RoundAnyRawFNToRecFN.scala 223:49:@834.4]
    node _T_207 = mux(doShiftSigDown1, _T_205, _T_206) @[RoundAnyRawFNToRecFN.scala 221:39:@835.4]
    node _T_209 = eq(_T_207, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 221:34:@836.4]
    node _T_210 = and(_T_204, _T_209) @[RoundAnyRawFNToRecFN.scala 220:77:@837.4]
    node _T_211 = and(_T_210, _T_194) @[RoundAnyRawFNToRecFN.scala 224:38:@838.4]
    node _T_212 = and(_T_211, _T_136) @[RoundAnyRawFNToRecFN.scala 225:45:@839.4]
    node _T_213 = and(_T_212, _T_191) @[RoundAnyRawFNToRecFN.scala 225:60:@840.4]
    node _T_215 = eq(_T_213, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 220:27:@841.4]
    node _T_216 = and(_T_202, _T_215) @[RoundAnyRawFNToRecFN.scala 219:76:@842.4]
    node common_totalUnderflow = _T_178 @[RoundAnyRawFNToRecFN.scala 123:37:@668.4 RoundAnyRawFNToRecFN.scala 195:31:@809.4]
    node _T_217 = or(common_totalUnderflow, _T_216) @[RoundAnyRawFNToRecFN.scala 215:40:@843.4]
    node _T_218 = or(common_totalUnderflow, _T_140) @[RoundAnyRawFNToRecFN.scala 228:49:@845.4]
    node isNaNOut = or(io_invalidExc, io_in_isNaN) @[RoundAnyRawFNToRecFN.scala 233:34:@847.4]
    node notNaN_isSpecialInfOut = or(io_infiniteExc, io_in_isInf) @[RoundAnyRawFNToRecFN.scala 234:49:@848.4]
    node _T_220 = eq(isNaNOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:22:@849.4]
    node _T_222 = eq(notNaN_isSpecialInfOut, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:36:@850.4]
    node _T_223 = and(_T_220, _T_222) @[RoundAnyRawFNToRecFN.scala 235:33:@851.4]
    node _T_225 = eq(io_in_isZero, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 235:64:@852.4]
    node commonCase = and(_T_223, _T_225) @[RoundAnyRawFNToRecFN.scala 235:61:@853.4]
    node common_overflow = _T_176 @[RoundAnyRawFNToRecFN.scala 122:37:@666.4 RoundAnyRawFNToRecFN.scala 191:25:@807.4]
    node overflow = and(commonCase, common_overflow) @[RoundAnyRawFNToRecFN.scala 236:32:@854.4]
    node common_underflow = _T_217 @[RoundAnyRawFNToRecFN.scala 124:37:@670.4 RoundAnyRawFNToRecFN.scala 213:26:@844.4]
    node underflow = and(commonCase, common_underflow) @[RoundAnyRawFNToRecFN.scala 237:32:@855.4]
    node common_inexact = _T_218 @[RoundAnyRawFNToRecFN.scala 125:37:@672.4 RoundAnyRawFNToRecFN.scala 228:24:@846.4]
    node _T_226 = and(commonCase, common_inexact) @[RoundAnyRawFNToRecFN.scala 238:43:@856.4]
    node inexact = or(overflow, _T_226) @[RoundAnyRawFNToRecFN.scala 238:28:@857.4]
    node _T_227 = or(roundingMode_near_even, roundingMode_near_maxMag) @[RoundAnyRawFNToRecFN.scala 241:32:@858.4]
    node overflow_roundMagUp = or(_T_227, roundMagUp) @[RoundAnyRawFNToRecFN.scala 241:60:@859.4]
    node _T_228 = and(commonCase, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 243:20:@860.4]
    node _T_229 = or(roundMagUp, roundingMode_odd) @[RoundAnyRawFNToRecFN.scala 243:60:@861.4]
    node pegMinNonzeroMagOut = and(_T_228, _T_229) @[RoundAnyRawFNToRecFN.scala 243:45:@862.4]
    node _T_231 = eq(overflow_roundMagUp, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 244:42:@863.4]
    node pegMaxFiniteMagOut = and(overflow, _T_231) @[RoundAnyRawFNToRecFN.scala 244:39:@864.4]
    node _T_232 = and(overflow, overflow_roundMagUp) @[RoundAnyRawFNToRecFN.scala 246:45:@865.4]
    node notNaN_isInfOut = or(notNaN_isSpecialInfOut, _T_232) @[RoundAnyRawFNToRecFN.scala 246:32:@866.4]
    node signOut = mux(isNaNOut, UInt<1>("h0"), io_in_sign) @[RoundAnyRawFNToRecFN.scala 248:22:@867.4]
    node _T_234 = or(io_in_isZero, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 251:32:@868.4]
    node _T_237 = mux(_T_234, UInt<10>("h380"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 251:18:@869.4]
    node _T_238 = not(_T_237) @[RoundAnyRawFNToRecFN.scala 251:14:@870.4]
    node common_expOut = _T_170 @[RoundAnyRawFNToRecFN.scala 120:31:@662.4 RoundAnyRawFNToRecFN.scala 185:23:@800.4]
    node _T_239 = and(common_expOut, _T_238) @[RoundAnyRawFNToRecFN.scala 250:24:@871.4]
    node _T_241 = not(UInt<10>("hec")) @[RoundAnyRawFNToRecFN.scala 256:19:@872.4]
    node _T_243 = mux(pegMinNonzeroMagOut, _T_241, UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 255:18:@873.4]
    node _T_244 = not(_T_243) @[RoundAnyRawFNToRecFN.scala 255:14:@874.4]
    node _T_245 = and(_T_239, _T_244) @[RoundAnyRawFNToRecFN.scala 254:17:@875.4]
    node _T_248 = mux(pegMaxFiniteMagOut, UInt<10>("h100"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 259:18:@876.4]
    node _T_249 = not(_T_248) @[RoundAnyRawFNToRecFN.scala 259:14:@877.4]
    node _T_250 = and(_T_245, _T_249) @[RoundAnyRawFNToRecFN.scala 258:17:@878.4]
    node _T_253 = mux(notNaN_isInfOut, UInt<10>("h80"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 263:18:@879.4]
    node _T_254 = not(_T_253) @[RoundAnyRawFNToRecFN.scala 263:14:@880.4]
    node _T_255 = and(_T_250, _T_254) @[RoundAnyRawFNToRecFN.scala 262:17:@881.4]
    node _T_258 = mux(pegMinNonzeroMagOut, UInt<10>("hec"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 267:16:@882.4]
    node _T_259 = or(_T_255, _T_258) @[RoundAnyRawFNToRecFN.scala 266:18:@883.4]
    node _T_262 = mux(pegMaxFiniteMagOut, UInt<10>("h2ff"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 271:16:@884.4]
    node _T_263 = or(_T_259, _T_262) @[RoundAnyRawFNToRecFN.scala 270:15:@885.4]
    node _T_266 = mux(notNaN_isInfOut, UInt<10>("h300"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 275:16:@886.4]
    node _T_267 = or(_T_263, _T_266) @[RoundAnyRawFNToRecFN.scala 274:15:@887.4]
    node _T_270 = mux(isNaNOut, UInt<10>("h380"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 276:16:@888.4]
    node expOut = or(_T_267, _T_270) @[RoundAnyRawFNToRecFN.scala 275:77:@889.4]
    node _T_271 = or(isNaNOut, io_in_isZero) @[RoundAnyRawFNToRecFN.scala 278:22:@890.4]
    node _T_272 = or(_T_271, common_totalUnderflow) @[RoundAnyRawFNToRecFN.scala 278:38:@891.4]
    node _T_275 = mux(isNaNOut, UInt<22>("h200000"), UInt<1>("h0")) @[RoundAnyRawFNToRecFN.scala 279:16:@892.4]
    node common_fractOut = _T_173 @[RoundAnyRawFNToRecFN.scala 121:31:@664.4 RoundAnyRawFNToRecFN.scala 186:25:@804.4]
    node _T_276 = mux(_T_272, _T_275, common_fractOut) @[RoundAnyRawFNToRecFN.scala 278:12:@893.4]
    node _T_277 = bits(pegMaxFiniteMagOut, 0, 0) @[Bitwise.scala 72:15:@894.4]
    node _T_280 = mux(_T_277, UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 72:12:@895.4]
    node fractOut = or(_T_276, _T_280) @[RoundAnyRawFNToRecFN.scala 281:11:@896.4]
    node _T_281 = cat(signOut, expOut) @[Cat.scala 30:58:@897.4]
    node _T_282 = cat(_T_281, fractOut) @[Cat.scala 30:58:@898.4]
    node _T_283 = cat(underflow, inexact) @[Cat.scala 30:58:@900.4]
    node _T_284 = cat(io_invalidExc, io_infiniteExc) @[Cat.scala 30:58:@901.4]
    node _T_285 = cat(_T_284, overflow) @[Cat.scala 30:58:@902.4]
    node _T_286 = cat(_T_285, _T_283) @[Cat.scala 30:58:@903.4]
    io_out <= _T_282 @[RoundAnyRawFNToRecFN.scala 284:12:@899.4]
    io_exceptionFlags <= _T_286 @[RoundAnyRawFNToRecFN.scala 285:23:@904.4]

  module RoundRawFNToRecFN : @[:@906.2]
    input clock : Clock @[:@907.4]
    input reset : UInt<1> @[:@908.4]
    input io_invalidExc : UInt<1> @[:@909.4]
    input io_infiniteExc : UInt<1> @[:@909.4]
    input io_in_isNaN : UInt<1> @[:@909.4]
    input io_in_isInf : UInt<1> @[:@909.4]
    input io_in_isZero : UInt<1> @[:@909.4]
    input io_in_sign : UInt<1> @[:@909.4]
    input io_in_sExp : SInt<11> @[:@909.4]
    input io_in_sig : UInt<26> @[:@909.4]
    input io_roundingMode : UInt<3> @[:@909.4]
    input io_detectTininess : UInt<1> @[:@909.4]
    output io_out : UInt<33> @[:@909.4]
    output io_exceptionFlags : UInt<5> @[:@909.4]
  
    inst roundAnyRawFNToRecFN of RoundAnyRawFNToRecFN @[RoundAnyRawFNToRecFN.scala 307:15:@914.4]
    io_out <= roundAnyRawFNToRecFN.io_out @[RoundAnyRawFNToRecFN.scala 315:23:@923.4]
    io_exceptionFlags <= roundAnyRawFNToRecFN.io_exceptionFlags @[RoundAnyRawFNToRecFN.scala 316:23:@924.4]
    roundAnyRawFNToRecFN.clock <= clock @[:@916.4]
    roundAnyRawFNToRecFN.reset <= reset @[:@917.4]
    roundAnyRawFNToRecFN.io_invalidExc <= io_invalidExc @[RoundAnyRawFNToRecFN.scala 310:44:@918.4]
    roundAnyRawFNToRecFN.io_infiniteExc <= io_infiniteExc @[RoundAnyRawFNToRecFN.scala 311:44:@919.4]
    roundAnyRawFNToRecFN.io_in_isNaN <= io_in_isNaN @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_in_isInf <= io_in_isInf @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_in_isZero <= io_in_isZero @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_in_sign <= io_in_sign @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_in_sExp <= io_in_sExp @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_in_sig <= io_in_sig @[RoundAnyRawFNToRecFN.scala 312:44:@920.4]
    roundAnyRawFNToRecFN.io_roundingMode <= io_roundingMode @[RoundAnyRawFNToRecFN.scala 313:44:@921.4]
    roundAnyRawFNToRecFN.io_detectTininess <= io_detectTininess @[RoundAnyRawFNToRecFN.scala 314:44:@922.4]

  module MulAddRecFNPipe : @[:@926.2]
    input clock : Clock @[:@927.4]
    input reset : UInt<1> @[:@928.4]
    input io_validin : UInt<1> @[:@929.4]
    input io_op : UInt<2> @[:@929.4]
    input io_a : UInt<33> @[:@929.4]
    input io_b : UInt<33> @[:@929.4]
    input io_c : UInt<33> @[:@929.4]
    input io_roundingMode : UInt<3> @[:@929.4]
    input io_detectTininess : UInt<1> @[:@929.4]
    output io_out : UInt<33> @[:@929.4]
    output io_exceptionFlags : UInt<5> @[:@929.4]
    output io_validout : UInt<1> @[:@929.4]
  
    inst mulAddRecFNToRaw_preMul of MulAddRecFNToRaw_preMul @[fpu.scala 33:15:@934.4]
    inst mulAddRecFNToRaw_postMul of MulAddRecFNToRaw_postMul @[fpu.scala 35:15:@938.4]
    inst roundRawFNToRecFN of RoundRawFNToRecFN @[fpu.scala 61:35:@1035.4]
    node _T_14 = mul(mulAddRecFNToRaw_preMul.io_mulAddA, mulAddRecFNToRaw_preMul.io_mulAddB) @[fpu.scala 43:45:@946.4]
    node mulAddResult = add(_T_14, mulAddRecFNToRaw_preMul.io_mulAddC) @[fpu.scala 44:50:@947.4]
    reg _T_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_20) @[Valid.scala 48:22:@954.4]
    reg _T_22_isSigNaNAny : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isSigNaNAny) @[Reg.scala 11:16:@956.4]
    reg _T_22_isNaNAOrB : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isNaNAOrB) @[Reg.scala 11:16:@956.4]
    reg _T_22_isInfA : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isInfA) @[Reg.scala 11:16:@956.4]
    reg _T_22_isZeroA : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isZeroA) @[Reg.scala 11:16:@956.4]
    reg _T_22_isInfB : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isInfB) @[Reg.scala 11:16:@956.4]
    reg _T_22_isZeroB : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isZeroB) @[Reg.scala 11:16:@956.4]
    reg _T_22_signProd : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_signProd) @[Reg.scala 11:16:@956.4]
    reg _T_22_isNaNC : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isNaNC) @[Reg.scala 11:16:@956.4]
    reg _T_22_isInfC : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isInfC) @[Reg.scala 11:16:@956.4]
    reg _T_22_isZeroC : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_isZeroC) @[Reg.scala 11:16:@956.4]
    reg _T_22_sExpSum : SInt<11>, clock with :
      reset => (UInt<1>("h0"), _T_22_sExpSum) @[Reg.scala 11:16:@956.4]
    reg _T_22_doSubMags : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_doSubMags) @[Reg.scala 11:16:@956.4]
    reg _T_22_CIsDominant : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_CIsDominant) @[Reg.scala 11:16:@956.4]
    reg _T_22_CDom_CAlignDist : UInt<5>, clock with :
      reset => (UInt<1>("h0"), _T_22_CDom_CAlignDist) @[Reg.scala 11:16:@956.4]
    reg _T_22_highAlignedSigC : UInt<25>, clock with :
      reset => (UInt<1>("h0"), _T_22_highAlignedSigC) @[Reg.scala 11:16:@956.4]
    reg _T_22_bit0AlignedSigC : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_22_bit0AlignedSigC) @[Reg.scala 11:16:@956.4]
    node _GEN_0 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_bit0AlignedSigC, _T_22_bit0AlignedSigC) @[Reg.scala 12:19:@957.4]
    node _GEN_1 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_highAlignedSigC, _T_22_highAlignedSigC) @[Reg.scala 12:19:@957.4]
    node _GEN_2 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_CDom_CAlignDist, _T_22_CDom_CAlignDist) @[Reg.scala 12:19:@957.4]
    node _GEN_3 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_CIsDominant, _T_22_CIsDominant) @[Reg.scala 12:19:@957.4]
    node _GEN_4 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_doSubMags, _T_22_doSubMags) @[Reg.scala 12:19:@957.4]
    node _GEN_5 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_sExpSum, _T_22_sExpSum) @[Reg.scala 12:19:@957.4]
    node _GEN_6 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isZeroC, _T_22_isZeroC) @[Reg.scala 12:19:@957.4]
    node _GEN_7 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isInfC, _T_22_isInfC) @[Reg.scala 12:19:@957.4]
    node _GEN_8 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isNaNC, _T_22_isNaNC) @[Reg.scala 12:19:@957.4]
    node _GEN_9 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_signProd, _T_22_signProd) @[Reg.scala 12:19:@957.4]
    node _GEN_10 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isZeroB, _T_22_isZeroB) @[Reg.scala 12:19:@957.4]
    node _GEN_11 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isInfB, _T_22_isInfB) @[Reg.scala 12:19:@957.4]
    node _GEN_12 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isZeroA, _T_22_isZeroA) @[Reg.scala 12:19:@957.4]
    node _GEN_13 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isInfA, _T_22_isInfA) @[Reg.scala 12:19:@957.4]
    node _GEN_14 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isNaNAOrB, _T_22_isNaNAOrB) @[Reg.scala 12:19:@957.4]
    node _GEN_15 = mux(io_validin, mulAddRecFNToRaw_preMul.io_toPostMul_isSigNaNAny, _T_22_isSigNaNAny) @[Reg.scala 12:19:@957.4]
    reg _T_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_30) @[Valid.scala 48:22:@980.4]
    reg _T_32 : UInt<47>, clock with :
      reset => (UInt<1>("h0"), _T_32) @[Reg.scala 11:16:@982.4]
    node _GEN_16 = mux(io_validin, mulAddResult, _T_32) @[Reg.scala 12:19:@983.4]
    reg _T_40 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_40) @[Valid.scala 48:22:@991.4]
    reg _T_42 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), _T_42) @[Reg.scala 11:16:@993.4]
    node _GEN_17 = mux(io_validin, io_roundingMode, _T_42) @[Reg.scala 12:19:@994.4]
    reg _T_50 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_50) @[Valid.scala 48:22:@1002.4]
    reg _T_52 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), _T_52) @[Reg.scala 11:16:@1004.4]
    node _GEN_18 = mux(io_validin, io_roundingMode, _T_52) @[Reg.scala 12:19:@1005.4]
    reg _T_60 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_60) @[Valid.scala 48:22:@1013.4]
    reg _T_62 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_62) @[Reg.scala 11:16:@1015.4]
    node _GEN_19 = mux(io_validin, io_detectTininess, _T_62) @[Reg.scala 12:19:@1016.4]
    reg _T_71 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_71) @[Valid.scala 48:22:@1024.4]
    reg _T_73 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_73) @[Reg.scala 11:16:@1026.4]
    node _GEN_20 = mux(io_validin, UInt<1>("h0"), _T_73) @[Reg.scala 12:19:@1027.4]
    reg _T_81 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_81) @[Valid.scala 48:22:@1039.4]
    reg _T_83 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_83) @[Reg.scala 11:16:@1041.4]
    node _T_77_valid = _T_71 @[Valid.scala 43:21:@1030.4 Valid.scala 44:17:@1032.4]
    node valid_stage0 = _T_77_valid @[fpu.scala 47:28:@948.4 fpu.scala 57:46:@1034.4]
    node _GEN_21 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_invalidExc, _T_83) @[Reg.scala 12:19:@1042.4]
    reg _T_91 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_91) @[Valid.scala 48:22:@1050.4]
    reg _T_93_isNaN : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_93_isNaN) @[Reg.scala 11:16:@1052.4]
    reg _T_93_isInf : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_93_isInf) @[Reg.scala 11:16:@1052.4]
    reg _T_93_isZero : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_93_isZero) @[Reg.scala 11:16:@1052.4]
    reg _T_93_sign : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_93_sign) @[Reg.scala 11:16:@1052.4]
    reg _T_93_sExp : SInt<11>, clock with :
      reset => (UInt<1>("h0"), _T_93_sExp) @[Reg.scala 11:16:@1052.4]
    reg _T_93_sig : UInt<26>, clock with :
      reset => (UInt<1>("h0"), _T_93_sig) @[Reg.scala 11:16:@1052.4]
    node _GEN_22 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_sig, _T_93_sig) @[Reg.scala 12:19:@1053.4]
    node _GEN_23 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_sExp, _T_93_sExp) @[Reg.scala 12:19:@1053.4]
    node _GEN_24 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_sign, _T_93_sign) @[Reg.scala 12:19:@1053.4]
    node _GEN_25 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_isZero, _T_93_isZero) @[Reg.scala 12:19:@1053.4]
    node _GEN_26 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_isInf, _T_93_isInf) @[Reg.scala 12:19:@1053.4]
    node _GEN_27 = mux(valid_stage0, mulAddRecFNToRaw_postMul.io_rawOut_isNaN, _T_93_isNaN) @[Reg.scala 12:19:@1053.4]
    reg _T_101 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_101) @[Valid.scala 48:22:@1066.4]
    reg _T_103 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), _T_103) @[Reg.scala 11:16:@1068.4]
    node _T_56_bits = _T_52 @[Valid.scala 43:21:@1008.4 Valid.scala 45:16:@1011.4]
    node roundingMode_stage0 = _T_56_bits @[fpu.scala 48:35:@950.4 fpu.scala 55:46:@1012.4]
    node _GEN_28 = mux(valid_stage0, roundingMode_stage0, _T_103) @[Reg.scala 12:19:@1069.4]
    reg _T_111 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_111) @[Valid.scala 48:22:@1077.4]
    reg _T_113 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_113) @[Reg.scala 11:16:@1079.4]
    node _T_66_bits = _T_62 @[Valid.scala 43:21:@1019.4 Valid.scala 45:16:@1022.4]
    node detectTininess_stage0 = _T_66_bits @[fpu.scala 49:37:@952.4 fpu.scala 56:46:@1023.4]
    node _GEN_29 = mux(valid_stage0, detectTininess_stage0, _T_113) @[Reg.scala 12:19:@1080.4]
    reg _T_122 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_122) @[Valid.scala 48:22:@1088.4]
    reg _T_124 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_124) @[Reg.scala 11:16:@1090.4]
    node _GEN_30 = mux(valid_stage0, UInt<1>("h0"), _T_124) @[Reg.scala 12:19:@1091.4]
    node _T_26_valid = _T_20 @[Valid.scala 43:21:@975.4 Valid.scala 44:17:@977.4]
    node _T_26_bits_isSigNaNAny = _T_22_isSigNaNAny @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isNaNAOrB = _T_22_isNaNAOrB @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isInfA = _T_22_isInfA @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isZeroA = _T_22_isZeroA @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isInfB = _T_22_isInfB @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isZeroB = _T_22_isZeroB @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_signProd = _T_22_signProd @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isNaNC = _T_22_isNaNC @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isInfC = _T_22_isInfC @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_isZeroC = _T_22_isZeroC @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_sExpSum = _T_22_sExpSum @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_doSubMags = _T_22_doSubMags @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_CIsDominant = _T_22_CIsDominant @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_CDom_CAlignDist = _T_22_CDom_CAlignDist @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_highAlignedSigC = _T_22_highAlignedSigC @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_26_bits_bit0AlignedSigC = _T_22_bit0AlignedSigC @[Valid.scala 43:21:@975.4 Valid.scala 45:16:@978.4]
    node _T_36_valid = _T_30 @[Valid.scala 43:21:@986.4 Valid.scala 44:17:@988.4]
    node _T_36_bits = _T_32 @[Valid.scala 43:21:@986.4 Valid.scala 45:16:@989.4]
    node _T_46_valid = _T_40 @[Valid.scala 43:21:@997.4 Valid.scala 44:17:@999.4]
    node _T_46_bits = _T_42 @[Valid.scala 43:21:@997.4 Valid.scala 45:16:@1000.4]
    node _T_56_valid = _T_50 @[Valid.scala 43:21:@1008.4 Valid.scala 44:17:@1010.4]
    node _T_66_valid = _T_60 @[Valid.scala 43:21:@1019.4 Valid.scala 44:17:@1021.4]
    node _T_77_bits = _T_73 @[Valid.scala 43:21:@1030.4 Valid.scala 45:16:@1033.4]
    node _T_87_valid = _T_81 @[Valid.scala 43:21:@1045.4 Valid.scala 44:17:@1047.4]
    node _T_87_bits = _T_83 @[Valid.scala 43:21:@1045.4 Valid.scala 45:16:@1048.4]
    node _T_97_valid = _T_91 @[Valid.scala 43:21:@1061.4 Valid.scala 44:17:@1063.4]
    node _T_97_bits_isNaN = _T_93_isNaN @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_97_bits_isInf = _T_93_isInf @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_97_bits_isZero = _T_93_isZero @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_97_bits_sign = _T_93_sign @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_97_bits_sExp = _T_93_sExp @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_97_bits_sig = _T_93_sig @[Valid.scala 43:21:@1061.4 Valid.scala 45:16:@1064.4]
    node _T_107_valid = _T_101 @[Valid.scala 43:21:@1072.4 Valid.scala 44:17:@1074.4]
    node _T_107_bits = _T_103 @[Valid.scala 43:21:@1072.4 Valid.scala 45:16:@1075.4]
    node _T_117_valid = _T_111 @[Valid.scala 43:21:@1083.4 Valid.scala 44:17:@1085.4]
    node _T_117_bits = _T_113 @[Valid.scala 43:21:@1083.4 Valid.scala 45:16:@1086.4]
    node _T_128_valid = _T_122 @[Valid.scala 43:21:@1094.4 Valid.scala 44:17:@1096.4]
    node _T_128_bits = _T_124 @[Valid.scala 43:21:@1094.4 Valid.scala 45:16:@1097.4]
    io_out <= roundRawFNToRecFN.io_out @[fpu.scala 72:23:@1100.4]
    io_exceptionFlags <= roundRawFNToRecFN.io_exceptionFlags @[fpu.scala 73:23:@1101.4]
    io_validout <= _T_128_valid @[fpu.scala 68:45:@1098.4]
    mulAddRecFNToRaw_preMul.clock <= clock @[:@936.4]
    mulAddRecFNToRaw_preMul.reset <= reset @[:@937.4]
    mulAddRecFNToRaw_preMul.io_op <= io_op @[fpu.scala 37:35:@942.4]
    mulAddRecFNToRaw_preMul.io_a <= io_a @[fpu.scala 38:35:@943.4]
    mulAddRecFNToRaw_preMul.io_b <= io_b @[fpu.scala 39:35:@944.4]
    mulAddRecFNToRaw_preMul.io_c <= io_c @[fpu.scala 40:35:@945.4]
    mulAddRecFNToRaw_postMul.clock <= clock @[:@940.4]
    mulAddRecFNToRaw_postMul.reset <= reset @[:@941.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isSigNaNAny <= _T_26_bits_isSigNaNAny @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isNaNAOrB <= _T_26_bits_isNaNAOrB @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isInfA <= _T_26_bits_isInfA @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isZeroA <= _T_26_bits_isZeroA @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isInfB <= _T_26_bits_isInfB @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isZeroB <= _T_26_bits_isZeroB @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_signProd <= _T_26_bits_signProd @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isNaNC <= _T_26_bits_isNaNC @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isInfC <= _T_26_bits_isInfC @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_isZeroC <= _T_26_bits_isZeroC @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_sExpSum <= _T_26_bits_sExpSum @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_doSubMags <= _T_26_bits_doSubMags @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_CIsDominant <= _T_26_bits_CIsDominant @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_CDom_CAlignDist <= _T_26_bits_CDom_CAlignDist @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_highAlignedSigC <= _T_26_bits_highAlignedSigC @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_fromPreMul_bit0AlignedSigC <= _T_26_bits_bit0AlignedSigC @[fpu.scala 52:46:@979.4]
    mulAddRecFNToRaw_postMul.io_mulAddResult <= _T_36_bits @[fpu.scala 53:46:@990.4]
    mulAddRecFNToRaw_postMul.io_roundingMode <= _T_46_bits @[fpu.scala 54:46:@1001.4]
    _T_20 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@955.4]
    _T_22_isSigNaNAny <= _GEN_15 @[Reg.scala 12:23:@973.6]
    _T_22_isNaNAOrB <= _GEN_14 @[Reg.scala 12:23:@972.6]
    _T_22_isInfA <= _GEN_13 @[Reg.scala 12:23:@971.6]
    _T_22_isZeroA <= _GEN_12 @[Reg.scala 12:23:@970.6]
    _T_22_isInfB <= _GEN_11 @[Reg.scala 12:23:@969.6]
    _T_22_isZeroB <= _GEN_10 @[Reg.scala 12:23:@968.6]
    _T_22_signProd <= _GEN_9 @[Reg.scala 12:23:@967.6]
    _T_22_isNaNC <= _GEN_8 @[Reg.scala 12:23:@966.6]
    _T_22_isInfC <= _GEN_7 @[Reg.scala 12:23:@965.6]
    _T_22_isZeroC <= _GEN_6 @[Reg.scala 12:23:@964.6]
    _T_22_sExpSum <= _GEN_5 @[Reg.scala 12:23:@963.6]
    _T_22_doSubMags <= _GEN_4 @[Reg.scala 12:23:@962.6]
    _T_22_CIsDominant <= _GEN_3 @[Reg.scala 12:23:@961.6]
    _T_22_CDom_CAlignDist <= _GEN_2 @[Reg.scala 12:23:@960.6]
    _T_22_highAlignedSigC <= _GEN_1 @[Reg.scala 12:23:@959.6]
    _T_22_bit0AlignedSigC <= _GEN_0 @[Reg.scala 12:23:@958.6]
    _T_30 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@981.4]
    _T_32 <= _GEN_16 @[Reg.scala 12:23:@984.6]
    _T_40 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@992.4]
    _T_42 <= _GEN_17 @[Reg.scala 12:23:@995.6]
    _T_50 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@1003.4]
    _T_52 <= _GEN_18 @[Reg.scala 12:23:@1006.6]
    _T_60 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@1014.4]
    _T_62 <= _GEN_19 @[Reg.scala 12:23:@1017.6]
    _T_71 <= mux(reset, UInt<1>("h0"), io_validin) @[Valid.scala 48:22:@1025.4]
    _T_73 <= _GEN_20 @[Reg.scala 12:23:@1028.6]
    roundRawFNToRecFN.clock <= clock @[:@1037.4]
    roundRawFNToRecFN.reset <= reset @[:@1038.4]
    roundRawFNToRecFN.io_invalidExc <= _T_87_bits @[fpu.scala 64:45:@1049.4]
    roundRawFNToRecFN.io_infiniteExc <= UInt<1>("h0") @[fpu.scala 70:38:@1099.4]
    roundRawFNToRecFN.io_in_isNaN <= _T_97_bits_isNaN @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_in_isInf <= _T_97_bits_isInf @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_in_isZero <= _T_97_bits_isZero @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_in_sign <= _T_97_bits_sign @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_in_sExp <= _T_97_bits_sExp @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_in_sig <= _T_97_bits_sig @[fpu.scala 65:45:@1065.4]
    roundRawFNToRecFN.io_roundingMode <= _T_107_bits @[fpu.scala 66:45:@1076.4]
    roundRawFNToRecFN.io_detectTininess <= _T_117_bits @[fpu.scala 67:45:@1087.4]
    _T_81 <= mux(reset, UInt<1>("h0"), valid_stage0) @[Valid.scala 48:22:@1040.4]
    _T_83 <= _GEN_21 @[Reg.scala 12:23:@1043.6]
    _T_91 <= mux(reset, UInt<1>("h0"), valid_stage0) @[Valid.scala 48:22:@1051.4]
    _T_93_isNaN <= _GEN_27 @[Reg.scala 12:23:@1059.6]
    _T_93_isInf <= _GEN_26 @[Reg.scala 12:23:@1058.6]
    _T_93_isZero <= _GEN_25 @[Reg.scala 12:23:@1057.6]
    _T_93_sign <= _GEN_24 @[Reg.scala 12:23:@1056.6]
    _T_93_sExp <= _GEN_23 @[Reg.scala 12:23:@1055.6]
    _T_93_sig <= _GEN_22 @[Reg.scala 12:23:@1054.6]
    _T_101 <= mux(reset, UInt<1>("h0"), valid_stage0) @[Valid.scala 48:22:@1067.4]
    _T_103 <= _GEN_28 @[Reg.scala 12:23:@1070.6]
    _T_111 <= mux(reset, UInt<1>("h0"), valid_stage0) @[Valid.scala 48:22:@1078.4]
    _T_113 <= _GEN_29 @[Reg.scala 12:23:@1081.6]
    _T_122 <= mux(reset, UInt<1>("h0"), valid_stage0) @[Valid.scala 48:22:@1089.4]
    _T_124 <= _GEN_30 @[Reg.scala 12:23:@1092.6]

  module C_CORA_MATRIX_v2v_fp_noshareFMA : @[:@5503.2]
    input clock : Clock @[:@5504.4]
    input reset : UInt<1> @[:@5505.4]
    input io_roundingMode : UInt<3> @[:@5506.4]
    input io_detectTininess : UInt<1> @[:@5506.4]
    input io_stat_actv_data_0 : UInt<33> @[:@5506.4]
    input io_stat_actv_data_1 : UInt<33> @[:@5506.4]
    input io_stat_actv_data_2 : UInt<33> @[:@5506.4]
    input io_stat_actv_data_3 : UInt<33> @[:@5506.4]
    input io_stat_actv_pvld_0 : UInt<1> @[:@5506.4]
    input io_stat_actv_pvld_1 : UInt<1> @[:@5506.4]
    input io_stat_actv_pvld_2 : UInt<1> @[:@5506.4]
    input io_stat_actv_pvld_3 : UInt<1> @[:@5506.4]
    input io_tr_actv_data_0 : UInt<33> @[:@5506.4]
    input io_tr_actv_data_1 : UInt<33> @[:@5506.4]
    input io_tr_actv_data_2 : UInt<33> @[:@5506.4]
    input io_tr_actv_data_3 : UInt<33> @[:@5506.4]
    input io_tr_actv_pvld_0 : UInt<1> @[:@5506.4]
    input io_tr_actv_pvld_1 : UInt<1> @[:@5506.4]
    input io_tr_actv_pvld_2 : UInt<1> @[:@5506.4]
    input io_tr_actv_pvld_3 : UInt<1> @[:@5506.4]
    output io_stat_out_data : UInt<33> @[:@5506.4]
    output io_stat_out_pvld : UInt<1> @[:@5506.4]
  
    inst MulAddRecFNPipe of MulAddRecFNPipe @[C_CORA_MATRIX_predictx_noshareFMA.scala 58:36:@5508.4]
    inst MulAddRecFNPipe_1 of MulAddRecFNPipe @[C_CORA_MATRIX_predictx_noshareFMA.scala 58:36:@5511.4]
    inst MulAddRecFNPipe_2 of MulAddRecFNPipe @[C_CORA_MATRIX_predictx_noshareFMA.scala 58:36:@5514.4]
    inst MulAddRecFNPipe_3 of MulAddRecFNPipe @[C_CORA_MATRIX_predictx_noshareFMA.scala 58:36:@5517.4]
    inst MulAddRecFNPipe_4 of MulAddRecFNPipe @[C_CORA_MATRIX_predictx_noshareFMA.scala 58:36:@5520.4]
    node _T_90 = and(io_stat_actv_pvld_0, io_tr_actv_pvld_0) @[C_CORA_MATRIX_predictx_noshareFMA.scala 68:48:@5538.4]
    node _T_92 = and(io_stat_actv_pvld_2, io_tr_actv_pvld_2) @[C_CORA_MATRIX_predictx_noshareFMA.scala 73:48:@5543.4]
    node _T_94 = and(io_stat_actv_pvld_1, io_tr_actv_pvld_1) @[C_CORA_MATRIX_predictx_noshareFMA.scala 80:48:@5548.4]
    node _T_95 = and(_T_94, MulAddRecFNPipe.io_validout) @[C_CORA_MATRIX_predictx_noshareFMA.scala 80:69:@5549.4]
    node _T_96 = and(io_stat_actv_pvld_3, io_tr_actv_pvld_3) @[C_CORA_MATRIX_predictx_noshareFMA.scala 85:48:@5554.4]
    node _T_97 = and(_T_96, MulAddRecFNPipe_2.io_validout) @[C_CORA_MATRIX_predictx_noshareFMA.scala 85:69:@5555.4]
    node _T_98 = and(MulAddRecFNPipe_1.io_validout, MulAddRecFNPipe_3.io_validout) @[C_CORA_MATRIX_predictx_noshareFMA.scala 92:47:@5560.4]
    io_stat_out_data <= MulAddRecFNPipe_4.io_out @[C_CORA_MATRIX_predictx_noshareFMA.scala 97:22:@5565.4]
    io_stat_out_pvld <= MulAddRecFNPipe_4.io_validout @[C_CORA_MATRIX_predictx_noshareFMA.scala 98:22:@5566.4]
    MulAddRecFNPipe.clock <= clock @[:@5509.4]
    MulAddRecFNPipe.reset <= reset @[:@5510.4]
    MulAddRecFNPipe.io_validin <= _T_90 @[C_CORA_MATRIX_predictx_noshareFMA.scala 68:24:@5539.4]
    MulAddRecFNPipe.io_op <= UInt<1>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 63:23:@5524.4]
    MulAddRecFNPipe.io_a <= io_stat_actv_data_0 @[C_CORA_MATRIX_predictx_noshareFMA.scala 69:18:@5540.4]
    MulAddRecFNPipe.io_b <= io_tr_actv_data_0 @[C_CORA_MATRIX_predictx_noshareFMA.scala 70:18:@5541.4]
    MulAddRecFNPipe.io_c <= UInt<33>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 71:18:@5542.4]
    MulAddRecFNPipe.io_roundingMode <= io_roundingMode @[C_CORA_MATRIX_predictx_noshareFMA.scala 62:33:@5523.4]
    MulAddRecFNPipe.io_detectTininess <= io_detectTininess @[C_CORA_MATRIX_predictx_noshareFMA.scala 64:35:@5525.4]
    MulAddRecFNPipe_1.clock <= clock @[:@5512.4]
    MulAddRecFNPipe_1.reset <= reset @[:@5513.4]
    MulAddRecFNPipe_1.io_validin <= _T_95 @[C_CORA_MATRIX_predictx_noshareFMA.scala 80:24:@5550.4]
    MulAddRecFNPipe_1.io_op <= UInt<1>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 63:23:@5527.4]
    MulAddRecFNPipe_1.io_a <= io_stat_actv_data_1 @[C_CORA_MATRIX_predictx_noshareFMA.scala 81:18:@5551.4]
    MulAddRecFNPipe_1.io_b <= io_tr_actv_data_1 @[C_CORA_MATRIX_predictx_noshareFMA.scala 82:18:@5552.4]
    MulAddRecFNPipe_1.io_c <= MulAddRecFNPipe.io_out @[C_CORA_MATRIX_predictx_noshareFMA.scala 83:18:@5553.4]
    MulAddRecFNPipe_1.io_roundingMode <= io_roundingMode @[C_CORA_MATRIX_predictx_noshareFMA.scala 62:33:@5526.4]
    MulAddRecFNPipe_1.io_detectTininess <= io_detectTininess @[C_CORA_MATRIX_predictx_noshareFMA.scala 64:35:@5528.4]
    MulAddRecFNPipe_2.clock <= clock @[:@5515.4]
    MulAddRecFNPipe_2.reset <= reset @[:@5516.4]
    MulAddRecFNPipe_2.io_validin <= _T_92 @[C_CORA_MATRIX_predictx_noshareFMA.scala 73:24:@5544.4]
    MulAddRecFNPipe_2.io_op <= UInt<1>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 63:23:@5530.4]
    MulAddRecFNPipe_2.io_a <= io_stat_actv_data_2 @[C_CORA_MATRIX_predictx_noshareFMA.scala 74:18:@5545.4]
    MulAddRecFNPipe_2.io_b <= io_tr_actv_data_2 @[C_CORA_MATRIX_predictx_noshareFMA.scala 75:18:@5546.4]
    MulAddRecFNPipe_2.io_c <= UInt<33>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 76:18:@5547.4]
    MulAddRecFNPipe_2.io_roundingMode <= io_roundingMode @[C_CORA_MATRIX_predictx_noshareFMA.scala 62:33:@5529.4]
    MulAddRecFNPipe_2.io_detectTininess <= io_detectTininess @[C_CORA_MATRIX_predictx_noshareFMA.scala 64:35:@5531.4]
    MulAddRecFNPipe_3.clock <= clock @[:@5518.4]
    MulAddRecFNPipe_3.reset <= reset @[:@5519.4]
    MulAddRecFNPipe_3.io_validin <= _T_97 @[C_CORA_MATRIX_predictx_noshareFMA.scala 85:24:@5556.4]
    MulAddRecFNPipe_3.io_op <= UInt<1>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 63:23:@5533.4]
    MulAddRecFNPipe_3.io_a <= io_stat_actv_data_3 @[C_CORA_MATRIX_predictx_noshareFMA.scala 86:18:@5557.4]
    MulAddRecFNPipe_3.io_b <= io_tr_actv_data_3 @[C_CORA_MATRIX_predictx_noshareFMA.scala 87:18:@5558.4]
    MulAddRecFNPipe_3.io_c <= MulAddRecFNPipe_2.io_out @[C_CORA_MATRIX_predictx_noshareFMA.scala 88:18:@5559.4]
    MulAddRecFNPipe_3.io_roundingMode <= io_roundingMode @[C_CORA_MATRIX_predictx_noshareFMA.scala 62:33:@5532.4]
    MulAddRecFNPipe_3.io_detectTininess <= io_detectTininess @[C_CORA_MATRIX_predictx_noshareFMA.scala 64:35:@5534.4]
    MulAddRecFNPipe_4.clock <= clock @[:@5521.4]
    MulAddRecFNPipe_4.reset <= reset @[:@5522.4]
    MulAddRecFNPipe_4.io_validin <= _T_98 @[C_CORA_MATRIX_predictx_noshareFMA.scala 92:24:@5561.4]
    MulAddRecFNPipe_4.io_op <= UInt<1>("h0") @[C_CORA_MATRIX_predictx_noshareFMA.scala 63:23:@5536.4]
    MulAddRecFNPipe_4.io_a <= UInt<33>("h100000000") @[C_CORA_MATRIX_predictx_noshareFMA.scala 93:18:@5562.4]
    MulAddRecFNPipe_4.io_b <= MulAddRecFNPipe_1.io_out @[C_CORA_MATRIX_predictx_noshareFMA.scala 94:18:@5563.4]
    MulAddRecFNPipe_4.io_c <= MulAddRecFNPipe_3.io_out @[C_CORA_MATRIX_predictx_noshareFMA.scala 95:18:@5564.4]
    MulAddRecFNPipe_4.io_roundingMode <= io_roundingMode @[C_CORA_MATRIX_predictx_noshareFMA.scala 62:33:@5535.4]
    MulAddRecFNPipe_4.io_detectTininess <= io_detectTininess @[C_CORA_MATRIX_predictx_noshareFMA.scala 64:35:@5537.4]
