{
    "BENCHMARKS": {
        "diffeq1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "diffeq2": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "LU8PEEng": {
            "design":"RTL_Benchmark/Verilog/VTR_design/LU8PEEng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bgm": {
            "design":"RTL_Benchmark/Verilog/VTR_design/bgm/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "blob_merge": {
            "design":"RTL_Benchmark/Verilog/VTR_design/blob_merge/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "stereovision1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "stereovision3": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision3/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0",
                "Clock2": "tm3_clk_v2"
            }
        },
        "RC_arm_core": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_arm_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "RC_boundtop": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_boundtop/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "RC_LU64PEEng": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_LU64PEEng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "RC_matmul_8x8_fp16": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_matmul_8x8_fp16/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "clk_mem"
            }
        },
        "RC_mkDelayWorker32B": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_mkDelayWorker32B/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wciS0_Clk"
            }
        },
        "RC_mkPktMerge": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_mkPktMerge/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "RC_mkSMAdapter4B": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_mkSMAdapter4B/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wciS0_Clk"
            }
        },
        "RC_or1200": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_or1200/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "RC_raygentop": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_raygentop/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "RC_spree": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_spree/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "RC_tpu.16x16.int8": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_tpu.16x16.int8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "RC_tpu.32x32.int8": {
            "design":"RTL_Benchmark/Verilog/VTR_design/RC_tpu.32x32.int8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ch_intrinsics": {
            "design":"RTL_Benchmark/Verilog/VTR_design/ch_intrinsics/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}