

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Sat Mar 23 11:59:23 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  641|  641|  641|  641|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     212|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       2|       2|
|Multiplexer      |        -|      -|       -|     272|
|Register         |        -|      -|     252|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     254|     486|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffIn_data_V_U  |matchFilter_buffIbkb  |        1|  0|   0|   128|   32|     1|         4096|
    |buffIn_last_V_U  |matchFilter_buffIcud  |        0|  2|   2|   128|    1|     1|          128|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        1|  2|   2|   256|   33|     2|         4224|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |a_1_fu_200_p2                |     +    |      0|  0|  15|           7|           2|
    |b_fu_234_p2                  |     +    |      0|  0|  15|           8|           1|
    |tempI_V_fu_268_p2            |     +    |      0|  0|  23|          16|          16|
    |tempQ_V_fu_274_p2            |     +    |      0|  0|  23|          16|          16|
    |ap_block_state6_io           |    and   |      0|  0|   8|           1|           1|
    |in_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |in_last_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |in_last_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |out_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |exitcond_i_fu_228_p2         |   icmp   |      0|  0|  13|           8|           9|
    |in_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |in_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |out_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_194_p2                |   icmp   |      0|  0|  11|           7|           1|
    |ap_block_state8              |    or    |      0|  0|   8|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 212|          80|          59|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_reg_147               |   9|          2|    7|         14|
    |ap_NS_fsm               |  44|          9|    1|          9|
    |b_i_reg_183             |   9|          2|    8|         16|
    |buffIn_data_V_address0  |  27|          5|    7|         35|
    |buffIn_data_V_d0        |  15|          3|   32|         96|
    |buffIn_last_V_address0  |  21|          4|    7|         28|
    |buffIn_last_V_d0        |  15|          3|    1|          3|
    |in_data_V_0_data_out    |   9|          2|   32|         64|
    |in_data_V_0_state       |  15|          3|    2|          6|
    |in_last_V_0_data_out    |   9|          2|    1|          2|
    |in_last_V_0_state       |  15|          3|    2|          6|
    |in_r_TDATA_blk_n        |   9|          2|    1|          2|
    |out_data_V_1_data_out   |   9|          2|   32|         64|
    |out_data_V_1_state      |  15|          3|    2|          6|
    |out_last_V_1_data_out   |   9|          2|    1|          2|
    |out_last_V_1_state      |  15|          3|    2|          6|
    |out_r_TDATA_blk_n       |   9|          2|    1|          2|
    |p_Val2_1_reg_171        |   9|          2|   16|         32|
    |p_Val2_3_reg_159        |   9|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 272|         56|  171|        425|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |a_1_reg_283                 |   7|   0|    7|          0|
    |a_reg_147                   |   7|   0|    7|          0|
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |b_i_reg_183                 |   8|   0|    8|          0|
    |b_reg_316                   |   8|   0|    8|          0|
    |buffIn_data_V_load_reg_298  |  32|   0|   32|          0|
    |buffIn_last_V_load_reg_303  |   1|   0|    1|          0|
    |in_data_V_0_payload_A       |  32|   0|   32|          0|
    |in_data_V_0_payload_B       |  32|   0|   32|          0|
    |in_data_V_0_sel_rd          |   1|   0|    1|          0|
    |in_data_V_0_sel_wr          |   1|   0|    1|          0|
    |in_data_V_0_state           |   2|   0|    2|          0|
    |in_last_V_0_payload_A       |   1|   0|    1|          0|
    |in_last_V_0_payload_B       |   1|   0|    1|          0|
    |in_last_V_0_sel_rd          |   1|   0|    1|          0|
    |in_last_V_0_sel_wr          |   1|   0|    1|          0|
    |in_last_V_0_state           |   2|   0|    2|          0|
    |out_data_V_1_payload_A      |  32|   0|   32|          0|
    |out_data_V_1_payload_B      |  32|   0|   32|          0|
    |out_data_V_1_sel_rd         |   1|   0|    1|          0|
    |out_data_V_1_sel_wr         |   1|   0|    1|          0|
    |out_data_V_1_state          |   2|   0|    2|          0|
    |out_last_V_1_payload_A      |   1|   0|    1|          0|
    |out_last_V_1_payload_B      |   1|   0|    1|          0|
    |out_last_V_1_reg_308        |   1|   0|    1|          0|
    |out_last_V_1_sel_rd         |   1|   0|    1|          0|
    |out_last_V_1_sel_wr         |   1|   0|    1|          0|
    |out_last_V_1_state          |   2|   0|    2|          0|
    |p_Val2_1_reg_171            |  16|   0|   16|          0|
    |p_Val2_3_reg_159            |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 252|   0|  252|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |  matchFilter | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |  matchFilter | return value |
|in_r_TDATA    |  in |   32|     axis     |   in_data_V  |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |   in_last_V  |    pointer   |
|in_r_TREADY   | out |    1|     axis     |   in_last_V  |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|out_r_TDATA   | out |   32|     axis     |  out_data_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |  out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |  out_last_V  |    pointer   |
|out_r_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

