$date
	Sun Oct 23 01:22:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1014640
b111 !
1"
#1014642
b111 &
b111 %
1$
#1014643
0"
#1014646
b10110 &
b10110 %
#1014650
b1011 &
b1011 %
#1014654
b100010 &
b100010 %
#1014658
b10001 &
b10001 %
#1014662
b110100 &
b110100 %
#1014666
b11010 &
b11010 %
#1014670
b1101 &
b1101 %
#1014674
b101000 &
b101000 %
#1014678
b10100 &
b10100 %
#1014682
b1010 &
b1010 %
#1014686
b101 &
b101 %
#1014690
b10000 &
b10000 %
#1014694
b1000 &
b1000 %
#1014698
b100 &
b100 %
#1014702
b10 &
b10 %
#1014706
b1 &
b1 %
1#
#1014710
b0 &
0#
b0 %
0$
#2049920
b100 !
1"
#2049922
b100 &
b100 %
1$
#2049923
0"
#2049926
b10 &
b10 %
#2049930
b1 &
b1 %
1#
#2049934
b0 &
0#
b0 %
0$
#3073521
b10000 !
1"
#3073522
b10000 &
b10000 %
1$
#3073523
0"
#3073526
b1000 &
b1000 %
#3073530
b100 &
b100 %
#3073534
b10 &
b10 %
#3073538
b1 &
b1 %
1#
#3073542
b0 &
0#
b0 %
0$
#4500012
