# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSEN122Project.srcs/sources_1/new/ALU.v" \
"../../../../CSEN122Project.srcs/sources_1/new/and_gate.v" \
"../../../../CSEN122Project.srcs/sources_1/new/buffer.v" \
"../../../../CSEN122Project.srcs/sources_1/new/control.v" \
"../../../../CSEN122Project.srcs/sources_1/new/data_mem.v" \
"../../../../CSEN122Project.srcs/sources_1/new/inst_mem.v" \
"../../../../CSEN122Project.srcs/sources_1/new/mux.v" \
"../../../../CSEN122Project.srcs/sources_1/new/or_gate.v" \
"../../../../CSEN122Project.srcs/sources_1/new/program_counter.v" \
"../../../../CSEN122Project.srcs/sources_1/new/reg_file.v" \
"../../../../CSEN122Project.srcs/sources_1/new/sign_extender.v" \
"../../../../CSEN122Project.srcs/sources_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
