GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\I2C_Init_Dev.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\WM8960_Init.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\i2c_bit_shift.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\i2c_control.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\wm8960_init_table.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\adder.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\async_fifo.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\async_fifo_ctrl.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\dpram.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo_top\delay_0.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo_top\delay_fifo.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\gains.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v'
Undeclared symbol 'adcfifo_full', assumed default net type 'wire'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":129)
WARN  (EX3801) : Parameter 'state_idle' becomes localparam in 'i2s_rx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":16)
WARN  (EX3801) : Parameter 'state_left_data' becomes localparam in 'i2s_rx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":17)
WARN  (EX3801) : Parameter 'state_right_data' becomes localparam in 'i2s_rx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":18)
WARN  (EX3801) : Parameter 'state_fifo_write' becomes localparam in 'i2s_rx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":19)
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_tx.v'
WARN  (EX3801) : Parameter 'state_idle' becomes localparam in 'i2s_tx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_tx.v":17)
WARN  (EX3801) : Parameter 'state_tx_left_data' becomes localparam in 'i2s_tx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_tx.v":18)
WARN  (EX3801) : Parameter 'state_tx_right_data' becomes localparam in 'i2s_tx' with formal parameter declaration list("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_tx.v":19)
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\low_pass.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v'
WARN  (EX3628) : Redeclaration of ANSI port 'dacfifo_write' is not allowed("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v":41)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'audio_loopback'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v":1)
Compiling module 'Gowin_PLL'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\gowin_pll\gowin_pll.v":10)
Compiling module 'WM8960_Init'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\WM8960_Init.v":17)
Compiling module 'I2C_Init_Dev'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\I2C_Init_Dev.v":16)
Compiling module 'wm8960_init_table'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\wm8960_init_table.v":16)
WARN  (EX1998) : Net 'rom[255][15]' does not have a driver("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\wm8960_init_table.v":26)
Compiling module 'i2c_control'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\i2c_control.v":16)
Compiling module 'i2c_bit_shift'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\i2c_bit_shift.v":16)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'rdreg_req'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\I2C_Init_Dev.v":124)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'addr_mode'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\WM8960_Init\I2C_Init_Dev.v":126)
Compiling module 'filter_lowpass'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\low_pass.v":28)
Compiling module 'echo'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v":1)
Compiling module 'delay'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":1)
Compiling module 'delay_fifo'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo_top\delay_fifo.v":1223)
Compiling module '**'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo_top\delay_fifo.v":1222)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'Data'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":35)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 12 for port 'AlmostEmptyTh'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":40)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 12 for port 'AlmostFullTh'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":41)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 13 for port 'Wnum'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":42)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 13 for port 'Rnum'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":43)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'Q'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\delay.v":46)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 13 for port 'delay_num'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v":25)
Compiling module 'gains'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\gains.v":1)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 16 for port 'integer_input'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v":34)
Compiling module 'adder'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\adder.v":1)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 16 for port 'sum'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v":45)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\echo.v":53)
Compiling module 'i2s_rx'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_rx.v":1)
Compiling module 'async_fifo(DATA_WIDTH=32,ADDR_WIDTH=8)'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\async_fifo.v":1)
Compiling module 'async_fifo_ctrl(DATA_WIDTH=32,ADDR_WIDTH=8)'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\async_fifo_ctrl.v":1)
Compiling module 'dpram(DATA_WIDTH=32,ADDR_WIDTH=8)'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\dpram.v":1)
Extracting RAM for identifier 'ram'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\fifo\dpram.v":23)
Compiling module 'i2s_tx'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\i2s\i2s_tx.v":1)
WARN  (EX1998) : Net 'audio_left[15]' does not have a driver("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v":56)
WARN  (EX1998) : Net 'audio_right[15]' does not have a driver("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v":57)
Compiling module 'gw_gao'("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "audio_loopback"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "adder" instantiated to "add_fenli" is swept in optimizing("C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\top\audio_lookback.v":156)
[95%] Generate netlist file "C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\audio_loopback.vg" completed
[100%] Generate report file "C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\audio_loopback_syn.rpt.html" completed
GowinSynthesis finish
