Analysis & Synthesis report for war
Wed Apr 03 16:22:13 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |war|ram_controller:rc|current_state
 10. State Machine - |war|ram_controller:rc|set_address:sa|current_state
 11. State Machine - |war|ram_controller:rc|split_list:sl|current_state
 12. State Machine - |war|ram_controller:rc|remove_nth_card:rnc|current_state
 13. State Machine - |war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state
 14. State Machine - |war|ram_controller:rc|add_card:ac|current_state
 15. State Machine - |war|ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|current_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated
 21. Parameter Settings for User Entity Instance: ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "ram_controller:rc|HexDecoder:hd1"
 24. Port Connectivity Checks: "ram_controller:rc|HexDecoder:hd2"
 25. Port Connectivity Checks: "ram_controller:rc"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 16:22:13 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; war                                         ;
; Top-level Entity Name              ; war                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 358                                         ;
;     Total combinational functions  ; 245                                         ;
;     Dedicated logic registers      ; 234                                         ;
; Total registers                    ; 234                                         ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 17,408                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; war                ; war                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; VGA.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v                  ;         ;
; ram1024x32.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v           ;         ;
; memory.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v               ;         ;
; card.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_79g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 358            ;
;                                             ;                ;
; Total combinational functions               ; 245            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 87             ;
;     -- 3 input functions                    ; 96             ;
;     -- <=2 input functions                  ; 62             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 226            ;
;     -- arithmetic mode                      ; 19             ;
;                                             ;                ;
; Total registers                             ; 234            ;
;     -- Dedicated logic registers            ; 234            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 93             ;
; Total memory bits                           ; 17408          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 222            ;
; Total fan-out                               ; 1766           ;
; Average fan-out                             ; 2.59           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |war                                         ; 245 (1)             ; 234 (0)                   ; 17408       ; 0            ; 0       ; 0         ; 93   ; 0            ; |war                                                                                                 ; war             ; work         ;
;    |ram_controller:rc|                       ; 244 (58)            ; 234 (33)                  ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc                                                                               ; ram_controller  ; work         ;
;       |HexDecoder:hd1|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|HexDecoder:hd1                                                                ; HexDecoder      ; work         ;
;       |HexDecoder:hd2|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|HexDecoder:hd2                                                                ; HexDecoder      ; work         ;
;       |HexDecoder:hd3|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|HexDecoder:hd3                                                                ; HexDecoder      ; work         ;
;       |HexDecoder:hd|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|HexDecoder:hd                                                                 ; HexDecoder      ; work         ;
;       |add_card:ac|                          ; 58 (20)             ; 94 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|add_card:ac                                                                   ; add_card        ; work         ;
;          |store_card:sc|                     ; 38 (29)             ; 51 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|add_card:ac|store_card:sc                                                     ; store_card      ; work         ;
;             |allocate_memory:alloc|          ; 9 (9)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc                               ; allocate_memory ; work         ;
;       |ram1024x32:ram|                       ; 0 (0)               ; 0 (0)                     ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|ram1024x32:ram                                                                ; ram1024x32      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_79g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated ; altsyncram_79g1 ; work         ;
;       |remove_nth_card:rnc|                  ; 51 (38)             ; 57 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|remove_nth_card:rnc                                                           ; remove_nth_card ; work         ;
;          |remove_card:remover|               ; 13 (13)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover                                       ; remove_card     ; work         ;
;       |set_address:sa|                       ; 2 (2)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|set_address:sa                                                                ; set_address     ; work         ;
;       |split_list:sl|                        ; 42 (42)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |war|ram_controller:rc|split_list:sl                                                                 ; split_list      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|current_state                                                                                                                                   ;
+------------------------------+-----------------------+---------------------+-----------------------+------------------------------+-------------------------+--------------------------+
; Name                         ; current_state.DONE_OP ; current_state.DO_OP ; current_state.LOAD_OP ; current_state.LOAD_ARGS_WAIT ; current_state.LOAD_ARGS ; current_state.DO_NOTHING ;
+------------------------------+-----------------------+---------------------+-----------------------+------------------------------+-------------------------+--------------------------+
; current_state.DO_NOTHING     ; 0                     ; 0                   ; 0                     ; 0                            ; 0                       ; 0                        ;
; current_state.LOAD_ARGS      ; 0                     ; 0                   ; 0                     ; 0                            ; 1                       ; 1                        ;
; current_state.LOAD_ARGS_WAIT ; 0                     ; 0                   ; 0                     ; 1                            ; 0                       ; 1                        ;
; current_state.LOAD_OP        ; 0                     ; 0                   ; 1                     ; 0                            ; 0                       ; 1                        ;
; current_state.DO_OP          ; 0                     ; 1                   ; 0                     ; 0                            ; 0                       ; 1                        ;
; current_state.DONE_OP        ; 1                     ; 0                   ; 0                     ; 0                            ; 0                       ; 1                        ;
+------------------------------+-----------------------+---------------------+-----------------------+------------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|set_address:sa|current_state                                                                    ;
+----------------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Name                       ; current_state.FINISH ; current_state.ENABLE_WRITE ; current_state.LOAD_ADDRESS ; current_state.DO_NOTHING ;
+----------------------------+----------------------+----------------------------+----------------------------+--------------------------+
; current_state.DO_NOTHING   ; 0                    ; 0                          ; 0                          ; 0                        ;
; current_state.LOAD_ADDRESS ; 0                    ; 0                          ; 1                          ; 1                        ;
; current_state.ENABLE_WRITE ; 0                    ; 1                          ; 0                          ; 1                        ;
; current_state.FINISH       ; 1                    ; 0                          ; 0                          ; 1                        ;
+----------------------------+----------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|split_list:sl|current_state                                                                                    ;
+--------------------------+--------------------------+------------------------+--------------------+--------------------------+------------------------+
; Name                     ; current_state.SPLIT_CARD ; current_state.FIND_NTH ; current_state.LOAD ; current_state.DO_NOTHING ; current_state.SET_DONE ;
+--------------------------+--------------------------+------------------------+--------------------+--------------------------+------------------------+
; current_state.DO_NOTHING ; 0                        ; 0                      ; 0                  ; 0                        ; 0                      ;
; current_state.LOAD       ; 0                        ; 0                      ; 1                  ; 1                        ; 0                      ;
; current_state.FIND_NTH   ; 0                        ; 1                      ; 0                  ; 1                        ; 0                      ;
; current_state.SPLIT_CARD ; 1                        ; 0                      ; 0                  ; 1                        ; 0                      ;
; current_state.SET_DONE   ; 0                        ; 0                      ; 0                  ; 1                        ; 1                      ;
+--------------------------+--------------------------+------------------------+--------------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|remove_nth_card:rnc|current_state                                                                                ;
+---------------------------+---------------------------+------------------------+--------------------+--------------------------+------------------------+
; Name                      ; current_state.REMOVE_CARD ; current_state.FIND_NTH ; current_state.LOAD ; current_state.DO_NOTHING ; current_state.SET_DONE ;
+---------------------------+---------------------------+------------------------+--------------------+--------------------------+------------------------+
; current_state.DO_NOTHING  ; 0                         ; 0                      ; 0                  ; 0                        ; 0                      ;
; current_state.LOAD        ; 0                         ; 0                      ; 1                  ; 1                        ; 0                      ;
; current_state.FIND_NTH    ; 0                         ; 1                      ; 0                  ; 1                        ; 0                      ;
; current_state.REMOVE_CARD ; 1                         ; 0                      ; 0                  ; 1                        ; 0                      ;
; current_state.SET_DONE    ; 0                         ; 0                      ; 0                  ; 1                        ; 1                      ;
+---------------------------+---------------------------+------------------------+--------------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state                                                                                                                                                                                                    ;
+----------------------------------+-------------------------+----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+--------------------+--------------------------+------------------------+
; Name                             ; current_state.COPY_DATA ; current_state.SET_RAM_ADDR ; current_state.DISABLE_WREN ; current_state.DELETE_NEXT_CARD ; current_state.GET_NEXT_CARD ; current_state.GET_NEXT_CARD_ADDR ; current_state.LOAD ; current_state.DO_NOTHING ; current_state.SET_DONE ;
+----------------------------------+-------------------------+----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+--------------------+--------------------------+------------------------+
; current_state.DO_NOTHING         ; 0                       ; 0                          ; 0                          ; 0                              ; 0                           ; 0                                ; 0                  ; 0                        ; 0                      ;
; current_state.LOAD               ; 0                       ; 0                          ; 0                          ; 0                              ; 0                           ; 0                                ; 1                  ; 1                        ; 0                      ;
; current_state.GET_NEXT_CARD_ADDR ; 0                       ; 0                          ; 0                          ; 0                              ; 0                           ; 1                                ; 0                  ; 1                        ; 0                      ;
; current_state.GET_NEXT_CARD      ; 0                       ; 0                          ; 0                          ; 0                              ; 1                           ; 0                                ; 0                  ; 1                        ; 0                      ;
; current_state.DELETE_NEXT_CARD   ; 0                       ; 0                          ; 0                          ; 1                              ; 0                           ; 0                                ; 0                  ; 1                        ; 0                      ;
; current_state.DISABLE_WREN       ; 0                       ; 0                          ; 1                          ; 0                              ; 0                           ; 0                                ; 0                  ; 1                        ; 0                      ;
; current_state.SET_RAM_ADDR       ; 0                       ; 1                          ; 0                          ; 0                              ; 0                           ; 0                                ; 0                  ; 1                        ; 0                      ;
; current_state.COPY_DATA          ; 1                       ; 0                          ; 0                          ; 0                              ; 0                           ; 0                                ; 0                  ; 1                        ; 0                      ;
; current_state.SET_DONE           ; 0                       ; 0                          ; 0                          ; 0                              ; 0                           ; 0                                ; 0                  ; 1                        ; 1                      ;
+----------------------------------+-------------------------+----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+--------------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|add_card:ac|current_state                                                                                                                      ;
+----------------------------+------------------------+--------------------------+-------------------------+----------------------------+--------------------+--------------------------+
; Name                       ; current_state.SET_DONE ; current_state.STORE_CARD ; current_state.FIND_LAST ; current_state.SET_RAM_ADDR ; current_state.LOAD ; current_state.DO_NOTHING ;
+----------------------------+------------------------+--------------------------+-------------------------+----------------------------+--------------------+--------------------------+
; current_state.DO_NOTHING   ; 0                      ; 0                        ; 0                       ; 0                          ; 0                  ; 0                        ;
; current_state.LOAD         ; 0                      ; 0                        ; 0                       ; 0                          ; 1                  ; 1                        ;
; current_state.SET_RAM_ADDR ; 0                      ; 0                        ; 0                       ; 1                          ; 0                  ; 1                        ;
; current_state.FIND_LAST    ; 0                      ; 0                        ; 1                       ; 0                          ; 0                  ; 1                        ;
; current_state.STORE_CARD   ; 0                      ; 1                        ; 0                       ; 0                          ; 0                  ; 1                        ;
; current_state.SET_DONE     ; 1                      ; 0                        ; 0                       ; 0                          ; 0                  ; 1                        ;
+----------------------------+------------------------+--------------------------+-------------------------+----------------------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |war|ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|current_state ;
+--------------------------+---------------------------------------------------------------------------+
; Name                     ; current_state.FIND_ADDR                                                   ;
+--------------------------+---------------------------------------------------------------------------+
; current_state.DO_NOTHING ; 0                                                                         ;
; current_state.FIND_ADDR  ; 1                                                                         ;
+--------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                     ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; ram_controller:rc|current_arg2[6..9]                                                     ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|current_arg1[6..9]                                                     ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|set_address:sa|ram_address[6..9]                                       ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_clock                      ; Stuck at VCC due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|ram_clock                                          ; Stuck at VCC due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|ram_data[10..15,22..30]                            ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[10..15,22..30]        ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[10..15,22..30]       ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|ram_data[10..15,22..30]                                    ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|store_card:sc|ram_data[10..15,22..30]                      ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|current_addr[6..9]                                         ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[0..4]      ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|store_card:sc|next_card[0..4]                              ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|addr_found             ; Merged with ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|ram_wren ;
; ram_controller:rc|add_card:ac|ram_data[1..4]                                             ; Merged with ram_controller:rc|add_card:ac|ram_data[0]                                  ;
; ram_controller:rc|add_card:ac|store_card:sc|ram_data[1..4]                               ; Merged with ram_controller:rc|add_card:ac|store_card:sc|ram_data[0]                    ;
; ram_controller:rc|add_card:ac|store_card:sc|ram_data[0]                                  ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|store_card:sc|ram_data[31]                                 ; Stuck at VCC due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|ram_data[0]                                                ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|add_card:ac|ram_data[31]                                               ; Stuck at VCC due to stuck port data_in                                                 ;
; ram_controller:rc|current_state~3                                                        ; Lost fanout                                                                            ;
; ram_controller:rc|current_state~4                                                        ; Lost fanout                                                                            ;
; ram_controller:rc|current_state~5                                                        ; Lost fanout                                                                            ;
; ram_controller:rc|set_address:sa|current_state~4                                         ; Lost fanout                                                                            ;
; ram_controller:rc|set_address:sa|current_state~5                                         ; Lost fanout                                                                            ;
; ram_controller:rc|split_list:sl|current_state~2                                          ; Lost fanout                                                                            ;
; ram_controller:rc|split_list:sl|current_state~3                                          ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|current_state~2                                    ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|current_state~3                                    ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state~2                ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state~3                ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state~4                ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|current_state~2                                            ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|current_state~3                                            ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|current_state~4                                            ; Lost fanout                                                                            ;
; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|current_state~4        ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.DELETE_NEXT_CARD ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.DISABLE_WREN     ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.SET_RAM_ADDR     ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.COPY_DATA        ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[0..7]             ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[16]                  ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[8,9]              ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[0..9,17..21,31]      ; Lost fanout                                                                            ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.SET_DONE         ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|set_address:sa|ram_wren                                                ; Merged with ram_controller:rc|set_address:sa|current_state.FINISH                      ;
; ram_controller:rc|remove_nth_card:rnc|ram_data[1..9,16..21,31]                           ; Merged with ram_controller:rc|remove_nth_card:rnc|ram_data[0]                          ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[1..9,16..21,31]       ; Merged with ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[0]      ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|finished_removing              ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_wren                       ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[0]                    ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|current_state.SET_DONE                             ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|ram_data[0]                                        ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|ram_wren                                           ; Stuck at GND due to stuck port data_in                                                 ;
; ram_controller:rc|remove_nth_card:rnc|finished_removing                                  ; Stuck at GND due to stuck port data_in                                                 ;
; Total Number of Removed Registers = 204                                                  ;                                                                                        ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; ram_controller:rc|current_arg1[6]                                                        ; Stuck at GND              ; ram_controller:rc|set_address:sa|ram_address[6],                                      ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|remove_nth_card:rnc|ram_data[13],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[12],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[11],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[10],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[14],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[15],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[22],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[23],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[24],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[25],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[26],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[27],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[28],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[29],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[30],                                   ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[15],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[14],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[13],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[12],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[11],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[10],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[22],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[23],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[24],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[25],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[26],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[27],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[28],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[29],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[30],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[10],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[11],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[12],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[13],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[14],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[15],              ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|current_addr[6],                                        ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[0],     ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[1],     ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[2],     ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[3],     ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc|out_address[4],     ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|next_card[4],                             ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|next_card[3],                             ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|next_card[2],                             ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|next_card[1],                             ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|next_card[0],                             ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[0],                              ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|ram_data[0],                                            ;
;                                                                                          ;                           ; ram_controller:rc|add_card:ac|ram_data[31],                                           ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[0],            ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[1],            ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[2],            ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[3],            ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_addr[4]             ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.DISABLE_WREN     ; Stuck at GND              ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.SET_RAM_ADDR, ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.COPY_DATA,    ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[16],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[17],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[18],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[19],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[0],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[1],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[2],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[3],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[4],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[5],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[6],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[7],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[8],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[9],               ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[20],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[21],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|next_card[31],              ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.SET_DONE,     ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|finished_removing,          ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_data[0],                ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|current_state.SET_DONE,                         ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|ram_data[0],                                    ;
;                                                                                          ;                           ; ram_controller:rc|remove_nth_card:rnc|finished_removing                               ;
; ram_controller:rc|current_arg1[7]                                                        ; Stuck at GND              ; ram_controller:rc|set_address:sa|ram_address[7],                                      ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|add_card:ac|current_addr[7]                                         ;
; ram_controller:rc|current_arg1[8]                                                        ; Stuck at GND              ; ram_controller:rc|set_address:sa|ram_address[8],                                      ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|add_card:ac|current_addr[8]                                         ;
; ram_controller:rc|current_arg1[9]                                                        ; Stuck at GND              ; ram_controller:rc|set_address:sa|ram_address[9],                                      ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|add_card:ac|current_addr[9]                                         ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|current_state.DELETE_NEXT_CARD ; Stuck at GND              ; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_wren,                   ;
;                                                                                          ; due to stuck port data_in ; ram_controller:rc|remove_nth_card:rnc|ram_wren                                        ;
; ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_clock                      ; Stuck at VCC              ; ram_controller:rc|remove_nth_card:rnc|ram_clock                                       ;
;                                                                                          ; due to stuck port data_in ;                                                                                       ;
; ram_controller:rc|add_card:ac|ram_data[14]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[14]                              ;
; ram_controller:rc|add_card:ac|ram_data[13]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[13]                              ;
; ram_controller:rc|add_card:ac|ram_data[12]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[12]                              ;
; ram_controller:rc|add_card:ac|ram_data[11]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[11]                              ;
; ram_controller:rc|add_card:ac|ram_data[10]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[10]                              ;
; ram_controller:rc|add_card:ac|ram_data[15]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[15]                              ;
; ram_controller:rc|add_card:ac|ram_data[22]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[22]                              ;
; ram_controller:rc|add_card:ac|ram_data[23]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[23]                              ;
; ram_controller:rc|add_card:ac|ram_data[24]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[24]                              ;
; ram_controller:rc|add_card:ac|ram_data[25]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[25]                              ;
; ram_controller:rc|add_card:ac|ram_data[26]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[26]                              ;
; ram_controller:rc|add_card:ac|ram_data[27]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[27]                              ;
; ram_controller:rc|add_card:ac|ram_data[28]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[28]                              ;
; ram_controller:rc|add_card:ac|ram_data[29]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[29]                              ;
; ram_controller:rc|add_card:ac|ram_data[30]                                               ; Lost Fanouts              ; ram_controller:rc|add_card:ac|store_card:sc|ram_data[30]                              ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 234   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 149   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |war|ram_controller:rc|add_card:ac|ram_address[1]                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |war|ram_controller:rc|add_card:ac|store_card:sc|ram_data[31]                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |war|ram_controller:rc|add_card:ac|store_card:sc|ram_address[9]               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |war|ram_controller:rc|add_card:ac|store_card:sc|ram_address[1]               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover|ram_address[9] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |war|ram_controller:rc|split_list:sl|ram_address[5]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |war|ram_controller:rc|remove_nth_card:rnc|current_addr[0]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |war|ram_controller:rc|remove_nth_card:rnc|ram_address[9]                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |war|ram_controller:rc|remove_nth_card:rnc|ram_address[5]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux41                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux50                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux48                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux36                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux24                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |war|ram_controller:rc|Mux8                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_79g1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_controller:rc|HexDecoder:hd1"                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "IN[3..3]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_controller:rc|HexDecoder:hd2"                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN   ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_controller:rc"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; arg1[9..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; arg2[9..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out1[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 234                         ;
;     ENA               ; 143                         ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 2                           ;
;     SLD               ; 12                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 248                         ;
;     arith             ; 19                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 229                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 87                          ;
; cycloneiii_ram_block  ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 03 16:21:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off war -c war
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 6 design units, including 6 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 3
    Info (12023): Found entity 2: drawCard File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 156
    Info (12023): Found entity 3: control File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 309
    Info (12023): Found entity 4: drawBlankCard File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 389
    Info (12023): Found entity 5: drawNumSuit File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 465
    Info (12023): Found entity 6: HexDecoder File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 550
Info (12021): Found 5 design units, including 5 entities, in source file rng.v
    Info (12023): Found entity 1: project File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v Line: 9
    Info (12023): Found entity 2: randomSeedGenerator File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v Line: 61
    Info (12023): Found entity 3: counter16Bit File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v Line: 91
    Info (12023): Found entity 4: RNG File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v Line: 112
    Info (12023): Found entity 5: xorShift File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v Line: 157
Info (12021): Found 1 design units, including 1 entities, in source file war.v
    Info (12023): Found entity 1: wasr File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram1024x32.v
    Info (12023): Found entity 1: ram1024x32 File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at memory.v(33): ignored dangling comma in List of Port Connections File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 33
Info (12021): Found 4 design units, including 4 entities, in source file memory.v
    Info (12023): Found entity 1: war File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 1
    Info (12023): Found entity 2: allocate_memory File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 36
    Info (12023): Found entity 3: set_address File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 83
    Info (12023): Found entity 4: ram_controller File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 134
Info (12021): Found 5 design units, including 5 entities, in source file card.v
    Info (12023): Found entity 1: store_card File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 1
    Info (12023): Found entity 2: add_card File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 115
    Info (12023): Found entity 3: split_list File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 210
    Info (12023): Found entity 4: remove_card File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 284
    Info (12023): Found entity 5: remove_nth_card File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 373
Warning (10236): Verilog HDL Implicit Net warning at VGA.v(54): created implicit net for "go" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v Line: 54
Info (12127): Elaborating entity "war" for the top level hierarchy
Warning (10034): Output port "HEX4" at memory.v(5) has no driver File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
Warning (10034): Output port "HEX5" at memory.v(5) has no driver File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
Warning (10034): Output port "HEX6" at memory.v(5) has no driver File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
Warning (10034): Output port "HEX7" at memory.v(6) has no driver File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
Info (12128): Elaborating entity "ram_controller" for hierarchy "ram_controller:rc" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 33
Info (10264): Verilog HDL Case Statement information at memory.v(200): all case item expressions in this case statement are onehot File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 200
Info (12128): Elaborating entity "HexDecoder" for hierarchy "ram_controller:rc|HexDecoder:hd" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 165
Info (12128): Elaborating entity "ram1024x32" for hierarchy "ram_controller:rc|ram1024x32:ram" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 297
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v Line: 86
Info (12133): Instantiated megafunction "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79g1.tdf
    Info (12023): Found entity 1: altsyncram_79g1 File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_79g1" for hierarchy "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "add_card" for hierarchy "ram_controller:rc|add_card:ac" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 330
Info (10264): Verilog HDL Case Statement information at card.v(168): all case item expressions in this case statement are onehot File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 168
Info (12128): Elaborating entity "store_card" for hierarchy "ram_controller:rc|add_card:ac|store_card:sc" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 206
Info (12128): Elaborating entity "allocate_memory" for hierarchy "ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 111
Warning (10030): Net "ram_address[4..0]" at memory.v(42) has no driver or initial value, using a default initial value '0' File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 42
Info (12128): Elaborating entity "remove_nth_card" for hierarchy "ram_controller:rc|remove_nth_card:rnc" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 360
Info (12128): Elaborating entity "remove_card" for hierarchy "ram_controller:rc|remove_nth_card:rnc|remove_card:remover" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 463
Info (10264): Verilog HDL Case Statement information at card.v(318): all case item expressions in this case statement are onehot File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v Line: 318
Info (12128): Elaborating entity "split_list" for hierarchy "ram_controller:rc|split_list:sl" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 390
Info (12128): Elaborating entity "set_address" for hierarchy "ram_controller:rc|set_address:sa" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 415
Info (10264): Verilog HDL Case Statement information at memory.v(120): all case item expressions in this case statement are onehot File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 120
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[10]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 257
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[11]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 279
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[12]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 301
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[13]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 323
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[14]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 345
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[15]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 367
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[22]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 521
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[23]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 543
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[24]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 565
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[25]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 587
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[26]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 609
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[27]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 631
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[28]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 653
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[29]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 675
        Warning (14320): Synthesized away node "ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|q_a[30]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf Line: 697
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ram_controller:rc|Mux10 File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 243
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 4
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 4
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 5
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 118 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 2
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 2
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v Line: 2
Info (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 365 logic cells
    Info (21064): Implemented 17 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Wed Apr 03 16:22:13 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg.


