library verilog;
use verilog.vl_types.all;
entity IF_ID is
    port(
        Instr_i         : in     vl_logic_vector(31 downto 0);
        PC_4_i          : in     vl_logic_vector(31 downto 0);
        Instr_o         : out    vl_logic_vector(31 downto 0);
        PC_4_o          : out    vl_logic_vector(31 downto 0);
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        IF_IDWrite      : in     vl_logic;
        IF_Flush        : in     vl_logic
    );
end IF_ID;
