// Seed: 4198716000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_9(
      .id_0(id_3 == 1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_4), .id_5(1)
  );
  tri0 id_10 = id_7 == id_7 >= id_5;
  module_0(
      id_7, id_6, id_5, id_10, id_5
  );
endmodule
