#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Sep 07 16:43:25 2015
# Process ID: 2184
# Log file: C:/Users/PL/Workspace Git Hub/Assignment1-474A/vivado.log
# Journal file: C:/Users/PL/Workspace Git Hub/Assignment1-474A\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files -norecurse {{C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/REG_Testbench.v}}
update_compile_order -fileset sources_1
set_property top REG [current_fileset]
update_compile_order -fileset sources_1
set_property top REG [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 16:48:13 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 16:48:13 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tlcsg324-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 988.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 988.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.582 ; gain = 287.727
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.539 ; gain = 253.809
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 16:56:17 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 16:56:17 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1356.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1356.465 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.465 ; gain = 0.000
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 16:59:49 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 16:59:49 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1387.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1387.969 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.969 ; gain = 0.000
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
set_property top MUL [current_fileset]
update_compile_order -fileset sources_1
set_property top MUL [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 17:16:29 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 17:16:29 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1400.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1400.023 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.023 ; gain = 4.199
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close [ open {C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v} w ]
add_files {{C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v}}
update_compile_order -fileset sources_1
set_property top REG [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:13:53 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:13:53 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1827.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1827.102 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 0.000
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
set_property top circuit4 [current_fileset]
update_compile_order -fileset sources_1
set_property top circuit4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:51:26 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:51:26 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:52:50 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:52:50 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:54:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:54:39 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:57:38 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:57:38 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 18:59:43 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 18:59:43 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1853.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1853.438 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.438 ; gain = 0.000
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
close [ open {C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit5.v} w ]
add_files {{C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit5.v}}
update_compile_order -fileset sources_1
set_property top circuit5 [current_fileset]
update_compile_order -fileset sources_1
set_property top circuit5 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:10:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:10:25 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:11:59 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:11:59 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:15:26 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:15:26 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:16:01 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:16:01 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1939.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1939.328 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1939.328 ; gain = 1.145
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:22:31 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:22:31 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:23:50 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:23:50 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:25:25 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:25:25 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Sep 07 20:30:55 2015] Launched synth_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_1/runme.log
[Mon Sep 07 20:30:55 2015] Launched impl_1...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tlcsg324-2L
current_run [get_runs synth_2]
set_property part xc7a50tcsg324-3 [current_project]
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit5.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/ADD.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/ADD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/COMP.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/COMP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/MUL.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/MUL.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/MUX2x1.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/MUX2x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/REG.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/REG.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/REG_Testbench.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/REG_Testbench.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHL.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHL.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHL_Testbench.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHL_Testbench.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SUB.v" into library work [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SUB.v:1]
[Mon Sep 07 21:11:47 2015] Launched synth_2...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_2/runme.log
close_design
launch_runs impl_2
[Mon Sep 07 21:12:16 2015] Launched impl_2...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_2/runme.log
create_run synth_3 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a50tcsg324-3
current_run [get_runs synth_3]
set_property part xc7a100tfgg484-3 [current_project]
launch_runs impl_3
[Mon Sep 07 21:24:55 2015] Launched synth_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_3/runme.log
[Mon Sep 07 21:24:55 2015] Launched impl_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1939.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1939.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1939.328 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2009.754 ; gain = 70.426
set_property is_global_include true [get_files  {{C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v}}]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'set_property is_global_include true [get_files  {{C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/474a_circuit4.v}}]'
update_compile_order -fileset sources_1
set_property top circuit4 [current_fileset]
update_compile_order -fileset sources_1
set_property top circuit4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_3
launch_runs impl_3
[Mon Sep 07 21:35:45 2015] Launched synth_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_3/runme.log
[Mon Sep 07 21:35:45 2015] Launched impl_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_3/runme.log
set_property top circuit5 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_3
[Mon Sep 07 21:57:43 2015] Launched synth_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/synth_3/runme.log
[Mon Sep 07 21:57:43 2015] Launched impl_3...
Run output will be captured here: C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.runs/impl_3/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 08 07:13:17 2015...
