// Seed: 872288319
`default_nettype wire
module module_0 (
    input logic id_0,
    input logic id_1
);
  type_7(
      {id_1{1'b0}}, 1, 1, 1
  );
  genvar id_2;
  logic id_3 = 1;
  type_9(
      id_1, 1'b0, 1
  );
  assign id_3 = id_3;
  logic id_4;
  always @(posedge 1) id_2 = id_4;
endmodule
