#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014c28cdabb0 .scope module, "ACT8_1by4_B_tb" "ACT8_1by4_B_tb" 2 3;
 .timescale 0 0;
v0000014c28b62cd0_0 .var "D", 0 0;
v0000014c28b62d70_0 .var "S0", 0 0;
v0000014c28b947e0_0 .var "S1", 0 0;
v0000014c28b94880_0 .net "Y0", 0 0, v0000014c28b62a50_0;  1 drivers
v0000014c28b94920_0 .net "Y1", 0 0, v0000014c28b62af0_0;  1 drivers
v0000014c28b949c0_0 .net "Y2", 0 0, v0000014c28b62b90_0;  1 drivers
v0000014c28b94a60_0 .net "Y3", 0 0, v0000014c28b62c30_0;  1 drivers
v0000014c28b94b00_0 .var/i "i", 31 0;
v0000014c28b94ba0_0 .var "vec", 5 0;
S_0000014c28cdad40 .scope module, "pins" "ACT8_1by4_B" 2 9, 3 1 0, S_0000014c28cdabb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Y0";
    .port_info 1 /OUTPUT 1 "Y1";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /INPUT 1 "S1";
    .port_info 5 /INPUT 1 "S0";
    .port_info 6 /INPUT 1 "D";
v0000014c28b630a0_0 .net "D", 0 0, v0000014c28b62cd0_0;  1 drivers
v0000014c28cdaed0_0 .net "S0", 0 0, v0000014c28b62d70_0;  1 drivers
v0000014c28b629b0_0 .net "S1", 0 0, v0000014c28b947e0_0;  1 drivers
v0000014c28b62a50_0 .var "Y0", 0 0;
v0000014c28b62af0_0 .var "Y1", 0 0;
v0000014c28b62b90_0 .var "Y2", 0 0;
v0000014c28b62c30_0 .var "Y3", 0 0;
E_0000014c28b97900 .event anyedge, v0000014c28b629b0_0, v0000014c28cdaed0_0, v0000014c28b630a0_0;
    .scope S_0000014c28cdad40;
T_0 ;
    %wait E_0000014c28b97900;
    %load/vec4 v0000014c28b629b0_0;
    %load/vec4 v0000014c28cdaed0_0;
    %and;
    %load/vec4 v0000014c28b630a0_0;
    %and;
    %store/vec4 v0000014c28b62c30_0, 0, 1;
    %load/vec4 v0000014c28b629b0_0;
    %load/vec4 v0000014c28cdaed0_0;
    %inv;
    %and;
    %load/vec4 v0000014c28b630a0_0;
    %and;
    %store/vec4 v0000014c28b62b90_0, 0, 1;
    %load/vec4 v0000014c28b629b0_0;
    %inv;
    %load/vec4 v0000014c28cdaed0_0;
    %and;
    %load/vec4 v0000014c28b630a0_0;
    %and;
    %store/vec4 v0000014c28b62af0_0, 0, 1;
    %load/vec4 v0000014c28b629b0_0;
    %inv;
    %load/vec4 v0000014c28cdaed0_0;
    %inv;
    %and;
    %load/vec4 v0000014c28b630a0_0;
    %and;
    %store/vec4 v0000014c28b62a50_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014c28cdabb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c28b94b00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000014c28b94b00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000014c28b94b00_0;
    %pad/s 6;
    %store/vec4 v0000014c28b94ba0_0, 0, 6;
    %load/vec4 v0000014c28b94ba0_0;
    %pad/u 3;
    %split/vec4 1;
    %store/vec4 v0000014c28b62cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c28b62d70_0, 0, 1;
    %store/vec4 v0000014c28b947e0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000014c28b94b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000014c28b94b00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 1, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000014c28cdabb0;
T_2 ;
    %vpi_call 2 21 "$monitor", "%t |  S1=%d | S0=%d | D =%d | Y0=%d | Y1=%d | Y2=%d | Y3=%d", $time, v0000014c28b947e0_0, v0000014c28b62d70_0, v0000014c28b62cd0_0, v0000014c28b94880_0, v0000014c28b94920_0, v0000014c28b949c0_0, v0000014c28b94a60_0 {0 0 0};
    %vpi_call 2 22 "$dumpfile", "gate.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ACT8_1by4_B_tb.v";
    "./ACT8_1by4_B.v";
