{'cur_state': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
               'CLines': [[None, None, '28:C'], [None, None, '28:C']],
               'Clocked': True,
               'DDeps': [['next_state'], []],
               'DLines': ['31:D', '29:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998710>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998590>]},
 'next_state': {'CDeps': [[[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']]],
                'CLines': [[None, None, '18:C', None, '19:C'],
                           [None, None, '18:C', None, '19:C'],
                           [None, None, '18:C', None, '20:C'],
                           [None, None, '18:C', None, '20:C'],
                           [None, None, '18:C', None, '21:C'],
                           [None, None, '18:C', None, '21:C'],
                           [None, None, '18:C', None, '22:C'],
                           [None, None, '18:C', None, '22:C']],
                'Clocked': False,
                'DDeps': [[], [], [], [], [], [], [], []],
                'DLines': ['19:D',
                           '19:D',
                           '20:D',
                           '20:D',
                           '21:D',
                           '21:D',
                           '22:D',
                           '22:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436d26850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436d26850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436da0950>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436da0950>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998c90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998c90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998b50>]},
 'z': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['cur_state', 'SAB']],
       'DLines': ['34:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7ff4369982d0>]}}
