MP1 out a pu_n1 VDD pch
MP2 pu_n1 not_b pu_n3 VDD pch
MP3 pu_n3 c VDD VDD pch
MP4 pu_n1 not_c pu_n5 VDD pch
MP5 pu_n5 b VDD VDD pch
MP6 pu_n5 not_d VDD VDD pch
MN7 out not_d pd_n1 GND nch
MN8 pd_n1 b pd_n3 GND nch
MN9 pd_n3 c GND GND nch
MN10 out a GND GND nch
MN11 out not_b pd_n5 GND nch
MN12 pd_n5 not_c GND GND nch
MP_inv13 not_b b VDD VDD pch
MN_inv14 not_b b GND GND nch
MP_inv15 not_c c VDD VDD pch
MN_inv16 not_c c GND GND nch
MP_inv17 not_d d VDD VDD pch
MN_inv18 not_d d GND GND nch
