//! **************************************************************************
// Written by: Map O.40d on Tue Jun 23 08:59:42 2015
//! **************************************************************************

SCHEMATIC START;
COMP "sensor_data_ser_n<10>" LOCATE = SITE "AK13" LEVEL 1;
COMP "sensor_data_ser_n<11>" LOCATE = SITE "AK11" LEVEL 1;
COMP "sensor_data_ser_n<12>" LOCATE = SITE "AG13" LEVEL 1;
COMP "sensor_data_ser_n<20>" LOCATE = SITE "AG23" LEVEL 1;
COMP "sensor_data_ser_n<13>" LOCATE = SITE "AH12" LEVEL 1;
COMP "sensor_data_ser_n<21>" LOCATE = SITE "AK23" LEVEL 1;
COMP "sensor_data_ser_n<14>" LOCATE = SITE "AK10" LEVEL 1;
COMP "sensor_data_ser_n<22>" LOCATE = SITE "AK17" LEVEL 1;
COMP "sensor_data_ser_n<30>" LOCATE = SITE "AE22" LEVEL 1;
COMP "sensor_data_ser_n<15>" LOCATE = SITE "AK12" LEVEL 1;
COMP "sensor_data_ser_n<23>" LOCATE = SITE "AK19" LEVEL 1;
COMP "sensor_data_ser_n<31>" LOCATE = SITE "AH20" LEVEL 1;
COMP "sensor_data_ser_n<16>" LOCATE = SITE "AK24" LEVEL 1;
COMP "sensor_data_ser_n<24>" LOCATE = SITE "AH18" LEVEL 1;
COMP "sensor_data_ser_n<17>" LOCATE = SITE "AH24" LEVEL 1;
COMP "sensor_data_ser_n<25>" LOCATE = SITE "AH22" LEVEL 1;
COMP "sensor_data_ser_n<18>" LOCATE = SITE "AG25" LEVEL 1;
COMP "sensor_data_ser_n<26>" LOCATE = SITE "AG19" LEVEL 1;
COMP "sensor_data_ser_n<19>" LOCATE = SITE "AK18" LEVEL 1;
COMP "sensor_data_ser_n<27>" LOCATE = SITE "AG21" LEVEL 1;
COMP "sensor_data_ser_n<28>" LOCATE = SITE "AK20" LEVEL 1;
COMP "sensor_data_ser_n<29>" LOCATE = SITE "AK21" LEVEL 1;
COMP "sensor_data_ser_p<10>" LOCATE = SITE "AH13" LEVEL 1;
COMP "sensor_data_ser_p<11>" LOCATE = SITE "AH11" LEVEL 1;
COMP "sensor_data_ser_p<12>" LOCATE = SITE "AF13" LEVEL 1;
COMP "sensor_data_ser_p<20>" LOCATE = SITE "AF23" LEVEL 1;
COMP "sensor_data_ser_p<13>" LOCATE = SITE "AG12" LEVEL 1;
COMP "sensor_data_ser_p<21>" LOCATE = SITE "AH23" LEVEL 1;
COMP "sensor_data_ser_p<14>" LOCATE = SITE "AJ10" LEVEL 1;
COMP "sensor_data_ser_p<22>" LOCATE = SITE "AH17" LEVEL 1;
COMP "sensor_data_ser_p<30>" LOCATE = SITE "AD22" LEVEL 1;
COMP "sensor_data_ser_p<15>" LOCATE = SITE "AJ12" LEVEL 1;
COMP "sensor_data_ser_p<23>" LOCATE = SITE "AH19" LEVEL 1;
COMP "sensor_data_ser_p<31>" LOCATE = SITE "AG20" LEVEL 1;
COMP "sensor_data_ser_p<16>" LOCATE = SITE "AJ24" LEVEL 1;
COMP "sensor_data_ser_p<24>" LOCATE = SITE "AG18" LEVEL 1;
COMP "sensor_data_ser_p<17>" LOCATE = SITE "AG24" LEVEL 1;
COMP "sensor_data_ser_p<25>" LOCATE = SITE "AG22" LEVEL 1;
COMP "sensor_data_ser_p<18>" LOCATE = SITE "AF25" LEVEL 1;
COMP "sensor_data_ser_p<26>" LOCATE = SITE "AF19" LEVEL 1;
COMP "sensor_data_ser_p<19>" LOCATE = SITE "AJ18" LEVEL 1;
COMP "sensor_data_ser_p<27>" LOCATE = SITE "AF21" LEVEL 1;
COMP "sensor_data_ser_p<28>" LOCATE = SITE "AJ20" LEVEL 1;
COMP "sensor_data_ser_p<29>" LOCATE = SITE "AH21" LEVEL 1;
COMP "tx2" LOCATE = SITE "AB30" LEVEL 1;
COMP "pixel_read_timing<5>" LOCATE = SITE "AE13" LEVEL 1;
COMP "pixel_read_timing<6>" LOCATE = SITE "AB12" LEVEL 1;
COMP "pixel_read_timing<7>" LOCATE = SITE "AD15" LEVEL 1;
COMP "pixel_read_timing<8>" LOCATE = SITE "AE15" LEVEL 1;
COMP "pixel_read_timing<9>" LOCATE = SITE "AE14" LEVEL 1;
COMP "cl_xclk_n" LOCATE = SITE "A9" LEVEL 1;
COMP "cl_xclk_p" LOCATE = SITE "B9" LEVEL 1;
COMP "cl_yclk_n" LOCATE = SITE "A19" LEVEL 1;
COMP "cl_yclk_p" LOCATE = SITE "B19" LEVEL 1;
COMP "cl_zclk_n" LOCATE = SITE "A24" LEVEL 1;
COMP "cl_zclk_p" LOCATE = SITE "C24" LEVEL 1;
COMP "clk_50M" LOCATE = SITE "A15" LEVEL 1;
COMP "decoder<0>" LOCATE = SITE "AE9" LEVEL 1;
COMP "decoder<1>" LOCATE = SITE "AE10" LEVEL 1;
COMP "decoder<2>" LOCATE = SITE "AJ2" LEVEL 1;
COMP "decoder<3>" LOCATE = SITE "AE8" LEVEL 1;
COMP "decoder<4>" LOCATE = SITE "AG7" LEVEL 1;
COMP "decoder<5>" LOCATE = SITE "AH1" LEVEL 1;
COMP "decoder<6>" LOCATE = SITE "AK2" LEVEL 1;
COMP "decoder<7>" LOCATE = SITE "AG6" LEVEL 1;
COMP "decoder<8>" LOCATE = SITE "AJ1" LEVEL 1;
COMP "decoder<9>" LOCATE = SITE "AH6" LEVEL 1;
COMP "pixel_read_timing<10>" LOCATE = SITE "AC1" LEVEL 1;
COMP "pixel_read_timing<11>" LOCATE = SITE "AD1" LEVEL 1;
COMP "pixel_read_timing<12>" LOCATE = SITE "AE1" LEVEL 1;
COMP "pixel_read_timing<13>" LOCATE = SITE "AF1" LEVEL 1;
COMP "pixel_read_timing<14>" LOCATE = SITE "AG1" LEVEL 1;
COMP "pixel_read_timing<15>" LOCATE = SITE "AD2" LEVEL 1;
COMP "test_io<0>" LOCATE = SITE "Y30" LEVEL 1;
COMP "test_io<1>" LOCATE = SITE "W30" LEVEL 1;
COMP "test_io<2>" LOCATE = SITE "V30" LEVEL 1;
COMP "test_io<3>" LOCATE = SITE "U30" LEVEL 1;
COMP "test_io<4>" LOCATE = SITE "T30" LEVEL 1;
COMP "test_io<5>" LOCATE = SITE "R30" LEVEL 1;
COMP "test_io<6>" LOCATE = SITE "P30" LEVEL 1;
COMP "test_io<7>" LOCATE = SITE "N30" LEVEL 1;
COMP "rst_n" LOCATE = SITE "E8" LEVEL 1;
COMP "spi_clk" LOCATE = SITE "AJ30" LEVEL 1;
COMP "spi_out" LOCATE = SITE "AF30" LEVEL 1;
COMP "cl_sertc_n" LOCATE = SITE "A11" LEVEL 1;
COMP "cl_sertc_p" LOCATE = SITE "B11" LEVEL 1;
COMP "sensor_data_ser_n<0>" LOCATE = SITE "AH8" LEVEL 1;
COMP "sensor_data_ser_n<1>" LOCATE = SITE "AG9" LEVEL 1;
COMP "sensor_data_ser_n<2>" LOCATE = SITE "AK7" LEVEL 1;
COMP "sensor_data_ser_n<3>" LOCATE = SITE "AG15" LEVEL 1;
COMP "sensor_data_ser_n<4>" LOCATE = SITE "AK9" LEVEL 1;
COMP "sensor_data_ser_n<5>" LOCATE = SITE "AH10" LEVEL 1;
COMP "sensor_data_ser_n<6>" LOCATE = SITE "AK15" LEVEL 1;
COMP "sensor_data_ser_n<7>" LOCATE = SITE "AH14" LEVEL 1;
COMP "sensor_data_ser_n<8>" LOCATE = SITE "AK14" LEVEL 1;
COMP "sensor_data_ser_p<0>" LOCATE = SITE "AG8" LEVEL 1;
COMP "sensor_data_ser_n<9>" LOCATE = SITE "AG11" LEVEL 1;
COMP "sensor_data_ser_p<1>" LOCATE = SITE "AF9" LEVEL 1;
COMP "sensor_data_ser_p<2>" LOCATE = SITE "AH7" LEVEL 1;
COMP "sensor_data_ser_p<3>" LOCATE = SITE "AF15" LEVEL 1;
COMP "sensor_data_ser_p<4>" LOCATE = SITE "AH9" LEVEL 1;
COMP "sensor_data_ser_p<5>" LOCATE = SITE "AG10" LEVEL 1;
COMP "sensor_data_ser_p<6>" LOCATE = SITE "AH15" LEVEL 1;
COMP "sensor_data_ser_p<7>" LOCATE = SITE "AG14" LEVEL 1;
COMP "sensor_data_ser_p<8>" LOCATE = SITE "AJ14" LEVEL 1;
COMP "sensor_data_ser_p<9>" LOCATE = SITE "AF11" LEVEL 1;
COMP "decoder<10>" LOCATE = SITE "AE3" LEVEL 1;
COMP "clk_main" LOCATE = SITE "AD11" LEVEL 1;
COMP "fot_dout<0>" LOCATE = SITE "AB28" LEVEL 1;
COMP "fot_dout<1>" LOCATE = SITE "AC30" LEVEL 1;
COMP "fot_dout<2>" LOCATE = SITE "AA30" LEVEL 1;
COMP "fot_dout<3>" LOCATE = SITE "AD30" LEVEL 1;
COMP "fot_dout<4>" LOCATE = SITE "AG5" LEVEL 1;
COMP "cl_xdata_n<0>" LOCATE = SITE "A6" LEVEL 1;
COMP "cl_xdata_n<1>" LOCATE = SITE "A7" LEVEL 1;
COMP "cl_xdata_n<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "cl_xdata_n<3>" LOCATE = SITE "A10" LEVEL 1;
COMP "cl_xdata_p<0>" LOCATE = SITE "C6" LEVEL 1;
COMP "cl_xdata_p<1>" LOCATE = SITE "B7" LEVEL 1;
COMP "cl_xdata_p<2>" LOCATE = SITE "C8" LEVEL 1;
COMP "cl_xdata_p<3>" LOCATE = SITE "C10" LEVEL 1;
COMP "cl_ydata_n<0>" LOCATE = SITE "A16" LEVEL 1;
COMP "cl_ydata_n<1>" LOCATE = SITE "A17" LEVEL 1;
COMP "cl_ydata_n<2>" LOCATE = SITE "A18" LEVEL 1;
COMP "cl_ydata_n<3>" LOCATE = SITE "A20" LEVEL 1;
COMP "cl_ydata_p<0>" LOCATE = SITE "C16" LEVEL 1;
COMP "cl_ydata_p<1>" LOCATE = SITE "B17" LEVEL 1;
COMP "cl_ydata_p<2>" LOCATE = SITE "C18" LEVEL 1;
COMP "cl_ydata_p<3>" LOCATE = SITE "C20" LEVEL 1;
COMP "spi_in" LOCATE = SITE "AH30" LEVEL 1;
COMP "spi_write" LOCATE = SITE "AG30" LEVEL 1;
COMP "cl_zdata_n<0>" LOCATE = SITE "A21" LEVEL 1;
COMP "cl_zdata_n<1>" LOCATE = SITE "A22" LEVEL 1;
COMP "cl_zdata_n<2>" LOCATE = SITE "A23" LEVEL 1;
COMP "cl_zdata_n<3>" LOCATE = SITE "A25" LEVEL 1;
COMP "cl_zdata_p<0>" LOCATE = SITE "B21" LEVEL 1;
COMP "cl_zdata_p<1>" LOCATE = SITE "C22" LEVEL 1;
COMP "cl_zdata_p<2>" LOCATE = SITE "B23" LEVEL 1;
COMP "cl_zdata_p<3>" LOCATE = SITE "B25" LEVEL 1;
COMP "spi_read" LOCATE = SITE "AE30" LEVEL 1;
COMP "cl_sertfg_n" LOCATE = SITE "A12" LEVEL 1;
COMP "cl_sertfg_p" LOCATE = SITE "C12" LEVEL 1;
COMP "clk_col_out" LOCATE = SITE "D15" LEVEL 1;
COMP "sensor_reset_n" LOCATE = SITE "AA29" LEVEL 1;
PIN clocking/clk_dcm4_unbuf_BUFG_pin<1> = BEL "clocking/clk_dcm4_unbuf_BUFG"
        PINNAME O;
PIN "clocking/clk_dcm4_unbuf_BUFG_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN clocking/BUFG_INPUT_CLOCK_pin<1> = BEL "clocking/BUFG_INPUT_CLOCK" PINNAME
        O;
PIN "clocking/BUFG_INPUT_CLOCK_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN BUFG_INPUT_CLOCK_pin<1> = BEL "BUFG_INPUT_CLOCK" PINNAME O;
PIN "BUFG_INPUT_CLOCK_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV_pins<2> = BEL
        "image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV" PINNAME CLKIN1;
PIN
        image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN clocking/PLL_BASE_INST/PLL_ADV_pins<2> = BEL
        "clocking/PLL_BASE_INST/PLL_ADV" PINNAME CLKIN1;
PIN
        cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN sequencer/mult_rd_length/blk00000003_pins<92> = BEL
        "sequencer/mult_rd_length/blk00000003" PINNAME CLK;
TIMEGRP clk_col_out = BEL "BUFG_INPUT_CLOCK" BEL "image_rx/fval_qq" BEL
        "image_rx/lval_qq" BEL "image_rx/data_trained2_0" BEL
        "image_rx/data_trained2_1" BEL "image_rx/data_trained2_2" BEL
        "image_rx/data_trained2_3" BEL "image_rx/data_trained2_4" BEL
        "image_rx/data_trained2_5" BEL "image_rx/data_trained2_6" BEL
        "image_rx/data_trained2_7" BEL "image_rx/data_trained2_8" BEL
        "image_rx/data_trained2_9" BEL "image_rx/data_trained2_10" BEL
        "image_rx/data_trained2_11" BEL "image_rx/data_trained1_0" BEL
        "image_rx/data_trained1_1" BEL "image_rx/data_trained1_2" BEL
        "image_rx/data_trained1_3" BEL "image_rx/data_trained1_4" BEL
        "image_rx/data_trained1_5" BEL "image_rx/data_trained1_6" BEL
        "image_rx/data_trained1_7" BEL "image_rx/data_trained1_8" BEL
        "image_rx/data_trained1_9" BEL "image_rx/data_trained1_10" BEL
        "image_rx/data_trained1_11" BEL "image_rx/data_trained5_0" BEL
        "image_rx/data_trained5_1" BEL "image_rx/data_trained5_2" BEL
        "image_rx/data_trained5_3" BEL "image_rx/data_trained5_4" BEL
        "image_rx/data_trained5_5" BEL "image_rx/data_trained5_6" BEL
        "image_rx/data_trained5_7" BEL "image_rx/data_trained5_8" BEL
        "image_rx/data_trained5_9" BEL "image_rx/data_trained5_10" BEL
        "image_rx/data_trained5_11" BEL "image_rx/data_trained3_0" BEL
        "image_rx/data_trained3_1" BEL "image_rx/data_trained3_2" BEL
        "image_rx/data_trained3_3" BEL "image_rx/data_trained3_4" BEL
        "image_rx/data_trained3_5" BEL "image_rx/data_trained3_6" BEL
        "image_rx/data_trained3_7" BEL "image_rx/data_trained3_8" BEL
        "image_rx/data_trained3_9" BEL "image_rx/data_trained3_10" BEL
        "image_rx/data_trained3_11" BEL "image_rx/data_trained4_0" BEL
        "image_rx/data_trained4_1" BEL "image_rx/data_trained4_2" BEL
        "image_rx/data_trained4_3" BEL "image_rx/data_trained4_4" BEL
        "image_rx/data_trained4_5" BEL "image_rx/data_trained4_6" BEL
        "image_rx/data_trained4_7" BEL "image_rx/data_trained4_8" BEL
        "image_rx/data_trained4_9" BEL "image_rx/data_trained4_10" BEL
        "image_rx/data_trained4_11" BEL "image_rx/data_trained6_0" BEL
        "image_rx/data_trained6_1" BEL "image_rx/data_trained6_2" BEL
        "image_rx/data_trained6_3" BEL "image_rx/data_trained6_4" BEL
        "image_rx/data_trained6_5" BEL "image_rx/data_trained6_6" BEL
        "image_rx/data_trained6_7" BEL "image_rx/data_trained6_8" BEL
        "image_rx/data_trained6_9" BEL "image_rx/data_trained6_10" BEL
        "image_rx/data_trained6_11" BEL "image_rx/data_trained7_0" BEL
        "image_rx/data_trained7_1" BEL "image_rx/data_trained7_2" BEL
        "image_rx/data_trained7_3" BEL "image_rx/data_trained7_4" BEL
        "image_rx/data_trained7_5" BEL "image_rx/data_trained7_6" BEL
        "image_rx/data_trained7_7" BEL "image_rx/data_trained7_8" BEL
        "image_rx/data_trained7_9" BEL "image_rx/data_trained7_10" BEL
        "image_rx/data_trained7_11" BEL "image_rx/data_trained0_0" BEL
        "image_rx/data_trained0_1" BEL "image_rx/data_trained0_2" BEL
        "image_rx/data_trained0_3" BEL "image_rx/data_trained0_4" BEL
        "image_rx/data_trained0_5" BEL "image_rx/data_trained0_6" BEL
        "image_rx/data_trained0_7" BEL "image_rx/data_trained0_8" BEL
        "image_rx/data_trained0_9" BEL "image_rx/data_trained0_10" BEL
        "image_rx/data_trained0_11" BEL "image_rx/training/training_done" BEL
        "image_rx/training/chan_sel_0" BEL "image_rx/training/chan_sel_1" BEL
        "image_rx/training/chan_sel_2" BEL "image_rx/training/chan_sel_3" BEL
        "image_rx/training/chan_sel_4" BEL
        "image_rx/training/cmd_start_training_q" BEL
        "image_rx/training/start_align" BEL "image_rx/training/reset_0" BEL
        "image_rx/training/fsm_align_ctrl_0" BEL
        "image_rx/training/fsm_align_ctrl_1" BEL
        "image_rx/training/fsm_align_ctrl_2" BEL
        "image_rx/training/cmd_start_training_qq" BEL
        "image_rx/training/fsm_align_0" BEL "image_rx/training/fsm_align_1"
        BEL "image_rx/training/fsm_align_2" BEL
        "image_rx/training/fsm_align_3" BEL "image_rx/training/bitslip_31" BEL
        "image_rx/training/bitslip_30" BEL "image_rx/training/bitslip_29" BEL
        "image_rx/training/bitslip_28" BEL "image_rx/training/bitslip_25" BEL
        "image_rx/training/bitslip_27" BEL "image_rx/training/bitslip_26" BEL
        "image_rx/training/bitslip_24" BEL "image_rx/training/bitslip_23" BEL
        "image_rx/training/bitslip_22" BEL "image_rx/training/bitslip_21" BEL
        "image_rx/training/bitslip_20" BEL "image_rx/training/bitslip_19" BEL
        "image_rx/training/bitslip_18" BEL "image_rx/training/bitslip_17" BEL
        "image_rx/training/bitslip_16" BEL "image_rx/training/bitslip_15" BEL
        "image_rx/training/bitslip_14" BEL "image_rx/training/bitslip_13" BEL
        "image_rx/training/bitslip_10" BEL "image_rx/training/bitslip_12" BEL
        "image_rx/training/bitslip_11" BEL "image_rx/training/bitslip_9" BEL
        "image_rx/training/bitslip_8" BEL "image_rx/training/bitslip_7" BEL
        "image_rx/training/bitslip_6" BEL "image_rx/training/bitslip_5" BEL
        "image_rx/training/bitslip_4" BEL "image_rx/training/bitslip_3" BEL
        "image_rx/training/bitslip_2" BEL "image_rx/training/bitslip_1" BEL
        "image_rx/training/bitslip_0" BEL "image_rx/training/cnt_align_0" BEL
        "image_rx/training/cnt_align_1" BEL "image_rx/training/cnt_align_2"
        BEL "image_rx/training/cnt_align_3" BEL
        "image_rx/training/cnt_align_4" BEL "image_rx/training/loc_word_0" BEL
        "image_rx/training/loc_word_1" BEL "image_rx/training/loc_word_2" BEL
        "image_rx/training/loc_word_3" BEL "image_rx/training/fifo_train_wen"
        BEL "image_rx/training/align_done" BEL
        "image_rx/training/cnt_bitalign_0" BEL
        "image_rx/training/cnt_bitalign_1" BEL
        "image_rx/training/cnt_bitalign_2" BEL
        "image_rx/training/cnt_bitalign_3" BEL
        "image_rx/training/cnt_bitalign_4" BEL
        "image_rx/training/cnt_bitalign_5" BEL
        "image_rx/training/cnt_bitalign_6" BEL
        "image_rx/training/cnt_bitalign_7" BEL
        "image_rx/training/cnt_bitalign_8" BEL
        "image_rx/training/cnt_bitalign_9" BEL
        "image_rx/training/cnt_bitalign_10" BEL
        "image_rx/training/cnt_bitalign_11" BEL
        "image_rx/training/cnt_bitalign_12" BEL
        "image_rx/training/cnt_bitalign_13" BEL "image_rx/training/align_en_0"
        BEL "image_rx/training/align_en_1" BEL "image_rx/training/align_en_2"
        BEL "image_rx/training/align_en_3" BEL "image_rx/training/align_en_4"
        BEL "image_rx/training/align_en_5" BEL "image_rx/training/align_en_6"
        BEL "image_rx/training/align_en_7" BEL "image_rx/training/align_en_8"
        BEL "image_rx/training/align_en_9" BEL "image_rx/training/align_en_10"
        BEL "image_rx/training/align_en_11" BEL
        "image_rx/training/align_en_12" BEL "image_rx/training/align_en_13"
        BEL "image_rx/training/align_en_14" BEL
        "image_rx/training/align_en_15" BEL "image_rx/training/align_en_16"
        BEL "image_rx/training/align_en_17" BEL
        "image_rx/training/align_en_18" BEL "image_rx/training/align_en_19"
        BEL "image_rx/training/align_en_20" BEL
        "image_rx/training/align_en_21" BEL "image_rx/training/align_en_22"
        BEL "image_rx/training/align_en_23" BEL
        "image_rx/training/align_en_24" BEL "image_rx/training/align_en_25"
        BEL "image_rx/training/align_en_26" BEL
        "image_rx/training/align_en_27" BEL "image_rx/training/align_en_28"
        BEL "image_rx/training/align_en_29" BEL
        "image_rx/training/align_en_30" BEL "image_rx/training/align_en_31"
        BEL "image_rx/training/data_curr_0" BEL
        "image_rx/training/data_curr_1" BEL "image_rx/training/data_curr_2"
        BEL "image_rx/training/data_curr_3" BEL
        "image_rx/training/data_curr_4" BEL "image_rx/training/data_curr_5"
        BEL "image_rx/training/data_curr_6" BEL
        "image_rx/training/data_curr_7" BEL "image_rx/training/data_curr_8"
        BEL "image_rx/training/data_curr_9" BEL
        "image_rx/training/data_curr_10" BEL "image_rx/training/data_curr_11"
        BEL "image_rx/training/fifo_train_din_0" BEL
        "image_rx/training/fifo_train_din_1" BEL
        "image_rx/training/fifo_train_din_2" BEL
        "image_rx/training/fifo_train_din_3" BEL
        "image_rx/training/fifo_train_din_4" BEL
        "image_rx/training/cnt_static_err_0" BEL
        "image_rx/training/cnt_static_err_1" BEL
        "image_rx/training/cnt_static_err_2" BEL
        "image_rx/training/cnt_static_err_3" BEL
        "image_rx/training/cnt_static_err_4" BEL
        "image_rx/training/cnt_static_err_5" BEL
        "image_rx/training/cnt_static_err_6" BEL
        "image_rx/training/cnt_static_err_7" BEL
        "image_rx/training/cnt_static_err_8" BEL
        "image_rx/training/cnt_static_err_9" BEL
        "image_rx/training/cnt_static_err_10" BEL
        "image_rx/training/cnt_static_err_11" BEL
        "image_rx/training/cnt_static_err_12" BEL
        "image_rx/training/cnt_static_err_13" BEL
        "image_rx/training/cnt_static_err_14" BEL
        "image_rx/training/cnt_static_err_15" BEL
        "image_rx/training/cnt_timeout1_0" BEL
        "image_rx/training/cnt_timeout1_1" BEL
        "image_rx/training/cnt_timeout1_2" BEL
        "image_rx/training/cnt_timeout2_0" BEL
        "image_rx/training/cnt_timeout2_1" BEL
        "image_rx/training/cnt_timeout2_2" BEL
        "image_rx/training/cnt_static_0" BEL "image_rx/training/cnt_static_1"
        BEL "image_rx/training/cnt_static_2" BEL
        "image_rx/training/cnt_static_3" BEL "image_rx/training/cnt_static_4"
        BEL "image_rx/training/cnt_static_5" BEL
        "image_rx/training/cnt_static_6" BEL "image_rx/training/cnt_static_7"
        BEL "image_rx/training/cnt_static_8" BEL
        "image_rx/training/cnt_static_9" BEL "image_rx/training/cnt_static_10"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_6"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_7"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_8"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_9"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_10"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q_11"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_12"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_11"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_10"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_9"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_8"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_7"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_6"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/shifter_var/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL "image_rx/training/loc_ok" BEL "image_rx/gen_image_val/cnt_sync_0"
        BEL "image_rx/gen_image_val/cnt_sync_1" BEL
        "image_rx/gen_image_val/cnt_sync_2" BEL
        "image_rx/gen_image_val/cnt_sync_3" BEL
        "image_rx/gen_image_val/cnt_cycle_0" BEL
        "image_rx/gen_image_val/cnt_cycle_1" BEL
        "image_rx/gen_image_val/cnt_cycle_2" BEL
        "image_rx/gen_image_val/cnt_cycle_3" BEL
        "image_rx/gen_image_val/cnt_cycle_4" BEL
        "image_rx/gen_image_val/cnt_cycle_5" BEL
        "image_rx/gen_image_val/cnt_cycle_6" BEL
        "image_rx/gen_image_val/cnt_cycle_7" BEL
        "image_rx/gen_image_val/cnt_cycle_8" BEL
        "image_rx/gen_image_val/cnt_cycle_9" BEL
        "image_rx/gen_image_val/cnt_row_0" BEL
        "image_rx/gen_image_val/cnt_row_1" BEL
        "image_rx/gen_image_val/cnt_row_2" BEL
        "image_rx/gen_image_val/cnt_row_3" BEL
        "image_rx/gen_image_val/cnt_row_4" BEL
        "image_rx/gen_image_val/cnt_row_5" BEL
        "image_rx/gen_image_val/cnt_row_6" BEL
        "image_rx/gen_image_val/cnt_row_7" BEL
        "image_rx/gen_image_val/cnt_row_8" BEL
        "image_rx/gen_image_val/cnt_row_9" BEL
        "image_rx/gen_image_val/cnt_row_10" BEL
        "image_rx/gen_image_val/cnt_row_11" BEL
        "image_rx/gen_image_val/fsm_gen" BEL "image_rx/gen_image_val/fval" BEL
        "image_rx/gen_image_val/lval" BEL
        "image_rx/gen_image_val/shift_sync/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/usecarry32.shreg"
        BEL
        "image_rx/gen_image_val/shift_sync/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/fd/output_1"
        BEL "image_rx/clock_generator_b1/rst_pll_pipe_0" BEL
        "image_rx/clock_generator_b1/rst_pll_pipe_1" BEL
        "image_rx/clock_generator_b1/rst_pll_pipe_2" BEL
        "image_rx/clock_generator_b1/rst_pll_pipe_3" BEL
        "image_rx/clock_generator_b1/rst_pll_pipe_4" PIN
        "image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV_pins<2>" BEL
        "image_rx/image_buffer/datapar_out2_q_0" BEL
        "image_rx/image_buffer/datapar_out2_q_1" BEL
        "image_rx/image_buffer/datapar_out2_q_2" BEL
        "image_rx/image_buffer/datapar_out2_q_3" BEL
        "image_rx/image_buffer/datapar_out2_q_4" BEL
        "image_rx/image_buffer/datapar_out2_q_5" BEL
        "image_rx/image_buffer/datapar_out2_q_6" BEL
        "image_rx/image_buffer/datapar_out2_q_7" BEL
        "image_rx/image_buffer/datapar_out2_q_8" BEL
        "image_rx/image_buffer/datapar_out2_q_9" BEL
        "image_rx/image_buffer/datapar_out2_q_10" BEL
        "image_rx/image_buffer/datapar_out2_q_11" BEL
        "image_rx/image_buffer/datapar_out0_q_0" BEL
        "image_rx/image_buffer/datapar_out0_q_1" BEL
        "image_rx/image_buffer/datapar_out0_q_2" BEL
        "image_rx/image_buffer/datapar_out0_q_3" BEL
        "image_rx/image_buffer/datapar_out0_q_4" BEL
        "image_rx/image_buffer/datapar_out0_q_5" BEL
        "image_rx/image_buffer/datapar_out0_q_6" BEL
        "image_rx/image_buffer/datapar_out0_q_7" BEL
        "image_rx/image_buffer/datapar_out0_q_8" BEL
        "image_rx/image_buffer/datapar_out0_q_9" BEL
        "image_rx/image_buffer/datapar_out0_q_10" BEL
        "image_rx/image_buffer/datapar_out0_q_11" BEL
        "image_rx/image_buffer/datapar_out1_q_0" BEL
        "image_rx/image_buffer/datapar_out1_q_1" BEL
        "image_rx/image_buffer/datapar_out1_q_2" BEL
        "image_rx/image_buffer/datapar_out1_q_3" BEL
        "image_rx/image_buffer/datapar_out1_q_4" BEL
        "image_rx/image_buffer/datapar_out1_q_5" BEL
        "image_rx/image_buffer/datapar_out1_q_6" BEL
        "image_rx/image_buffer/datapar_out1_q_7" BEL
        "image_rx/image_buffer/datapar_out1_q_8" BEL
        "image_rx/image_buffer/datapar_out1_q_9" BEL
        "image_rx/image_buffer/datapar_out1_q_10" BEL
        "image_rx/image_buffer/datapar_out1_q_11" BEL
        "image_rx/image_buffer/datapar_out3_q_0" BEL
        "image_rx/image_buffer/datapar_out3_q_1" BEL
        "image_rx/image_buffer/datapar_out3_q_2" BEL
        "image_rx/image_buffer/datapar_out3_q_3" BEL
        "image_rx/image_buffer/datapar_out3_q_4" BEL
        "image_rx/image_buffer/datapar_out3_q_5" BEL
        "image_rx/image_buffer/datapar_out3_q_6" BEL
        "image_rx/image_buffer/datapar_out3_q_7" BEL
        "image_rx/image_buffer/datapar_out3_q_8" BEL
        "image_rx/image_buffer/datapar_out3_q_9" BEL
        "image_rx/image_buffer/datapar_out3_q_10" BEL
        "image_rx/image_buffer/datapar_out3_q_11" BEL
        "image_rx/image_buffer/datapar_out4_q_0" BEL
        "image_rx/image_buffer/datapar_out4_q_1" BEL
        "image_rx/image_buffer/datapar_out4_q_2" BEL
        "image_rx/image_buffer/datapar_out4_q_3" BEL
        "image_rx/image_buffer/datapar_out4_q_4" BEL
        "image_rx/image_buffer/datapar_out4_q_5" BEL
        "image_rx/image_buffer/datapar_out4_q_6" BEL
        "image_rx/image_buffer/datapar_out4_q_7" BEL
        "image_rx/image_buffer/datapar_out4_q_8" BEL
        "image_rx/image_buffer/datapar_out4_q_9" BEL
        "image_rx/image_buffer/datapar_out4_q_10" BEL
        "image_rx/image_buffer/datapar_out4_q_11" BEL
        "image_rx/image_buffer/datapar_out7_q_0" BEL
        "image_rx/image_buffer/datapar_out7_q_1" BEL
        "image_rx/image_buffer/datapar_out7_q_2" BEL
        "image_rx/image_buffer/datapar_out7_q_3" BEL
        "image_rx/image_buffer/datapar_out7_q_4" BEL
        "image_rx/image_buffer/datapar_out7_q_5" BEL
        "image_rx/image_buffer/datapar_out7_q_6" BEL
        "image_rx/image_buffer/datapar_out7_q_7" BEL
        "image_rx/image_buffer/datapar_out7_q_8" BEL
        "image_rx/image_buffer/datapar_out7_q_9" BEL
        "image_rx/image_buffer/datapar_out7_q_10" BEL
        "image_rx/image_buffer/datapar_out7_q_11" BEL
        "image_rx/image_buffer/datapar_out5_q_0" BEL
        "image_rx/image_buffer/datapar_out5_q_1" BEL
        "image_rx/image_buffer/datapar_out5_q_2" BEL
        "image_rx/image_buffer/datapar_out5_q_3" BEL
        "image_rx/image_buffer/datapar_out5_q_4" BEL
        "image_rx/image_buffer/datapar_out5_q_5" BEL
        "image_rx/image_buffer/datapar_out5_q_6" BEL
        "image_rx/image_buffer/datapar_out5_q_7" BEL
        "image_rx/image_buffer/datapar_out5_q_8" BEL
        "image_rx/image_buffer/datapar_out5_q_9" BEL
        "image_rx/image_buffer/datapar_out5_q_10" BEL
        "image_rx/image_buffer/datapar_out5_q_11" BEL
        "image_rx/image_buffer/datapar_out6_q_0" BEL
        "image_rx/image_buffer/datapar_out6_q_1" BEL
        "image_rx/image_buffer/datapar_out6_q_2" BEL
        "image_rx/image_buffer/datapar_out6_q_3" BEL
        "image_rx/image_buffer/datapar_out6_q_4" BEL
        "image_rx/image_buffer/datapar_out6_q_5" BEL
        "image_rx/image_buffer/datapar_out6_q_6" BEL
        "image_rx/image_buffer/datapar_out6_q_7" BEL
        "image_rx/image_buffer/datapar_out6_q_8" BEL
        "image_rx/image_buffer/datapar_out6_q_9" BEL
        "image_rx/image_buffer/datapar_out6_q_10" BEL
        "image_rx/image_buffer/datapar_out6_q_11" BEL
        "image_rx/image_buffer/lvals_q" BEL "image_rx/image_buffer/even" BEL
        "image_rx/image_buffer/fvals_q" BEL "image_rx/image_buffer/fvals_qq"
        BEL "image_rx/image_buffer/lvals_qq" BEL
        "image_rx/image_buffer/reg_din1_0" BEL
        "image_rx/image_buffer/reg_din1_1" BEL
        "image_rx/image_buffer/reg_din1_2" BEL
        "image_rx/image_buffer/reg_din1_3" BEL
        "image_rx/image_buffer/reg_din1_4" BEL
        "image_rx/image_buffer/reg_din1_5" BEL
        "image_rx/image_buffer/reg_din1_6" BEL
        "image_rx/image_buffer/reg_din1_7" BEL
        "image_rx/image_buffer/reg_din1_8" BEL
        "image_rx/image_buffer/reg_din1_9" BEL
        "image_rx/image_buffer/reg_din1_10" BEL
        "image_rx/image_buffer/reg_din1_11" BEL
        "image_rx/image_buffer/reg_din1_12" BEL
        "image_rx/image_buffer/reg_din1_13" BEL
        "image_rx/image_buffer/reg_din1_14" BEL
        "image_rx/image_buffer/reg_din1_15" BEL
        "image_rx/image_buffer/reg_din1_16" BEL
        "image_rx/image_buffer/reg_din1_17" BEL
        "image_rx/image_buffer/reg_din1_18" BEL
        "image_rx/image_buffer/reg_din1_19" BEL
        "image_rx/image_buffer/reg_din1_20" BEL
        "image_rx/image_buffer/reg_din1_21" BEL
        "image_rx/image_buffer/reg_din1_22" BEL
        "image_rx/image_buffer/reg_din1_23" BEL
        "image_rx/image_buffer/reg_din0_0" BEL
        "image_rx/image_buffer/reg_din0_1" BEL
        "image_rx/image_buffer/reg_din0_2" BEL
        "image_rx/image_buffer/reg_din0_3" BEL
        "image_rx/image_buffer/reg_din0_4" BEL
        "image_rx/image_buffer/reg_din0_5" BEL
        "image_rx/image_buffer/reg_din0_6" BEL
        "image_rx/image_buffer/reg_din0_7" BEL
        "image_rx/image_buffer/reg_din0_8" BEL
        "image_rx/image_buffer/reg_din0_9" BEL
        "image_rx/image_buffer/reg_din0_10" BEL
        "image_rx/image_buffer/reg_din0_11" BEL
        "image_rx/image_buffer/reg_din0_12" BEL
        "image_rx/image_buffer/reg_din0_13" BEL
        "image_rx/image_buffer/reg_din0_14" BEL
        "image_rx/image_buffer/reg_din0_15" BEL
        "image_rx/image_buffer/reg_din0_16" BEL
        "image_rx/image_buffer/reg_din0_17" BEL
        "image_rx/image_buffer/reg_din0_18" BEL
        "image_rx/image_buffer/reg_din0_19" BEL
        "image_rx/image_buffer/reg_din0_20" BEL
        "image_rx/image_buffer/reg_din0_21" BEL
        "image_rx/image_buffer/reg_din0_22" BEL
        "image_rx/image_buffer/reg_din0_23" BEL
        "image_rx/image_buffer/reg_din2_0" BEL
        "image_rx/image_buffer/reg_din2_1" BEL
        "image_rx/image_buffer/reg_din2_2" BEL
        "image_rx/image_buffer/reg_din2_3" BEL
        "image_rx/image_buffer/reg_din2_4" BEL
        "image_rx/image_buffer/reg_din2_5" BEL
        "image_rx/image_buffer/reg_din2_6" BEL
        "image_rx/image_buffer/reg_din2_7" BEL
        "image_rx/image_buffer/reg_din2_8" BEL
        "image_rx/image_buffer/reg_din2_9" BEL
        "image_rx/image_buffer/reg_din2_10" BEL
        "image_rx/image_buffer/reg_din2_11" BEL
        "image_rx/image_buffer/reg_din2_12" BEL
        "image_rx/image_buffer/reg_din2_13" BEL
        "image_rx/image_buffer/reg_din2_14" BEL
        "image_rx/image_buffer/reg_din2_15" BEL
        "image_rx/image_buffer/reg_din2_16" BEL
        "image_rx/image_buffer/reg_din2_17" BEL
        "image_rx/image_buffer/reg_din2_18" BEL
        "image_rx/image_buffer/reg_din2_19" BEL
        "image_rx/image_buffer/reg_din2_20" BEL
        "image_rx/image_buffer/reg_din2_21" BEL
        "image_rx/image_buffer/reg_din2_22" BEL
        "image_rx/image_buffer/reg_din2_23" BEL
        "image_rx/image_buffer/reg_din3_0" BEL
        "image_rx/image_buffer/reg_din3_1" BEL
        "image_rx/image_buffer/reg_din3_2" BEL
        "image_rx/image_buffer/reg_din3_3" BEL
        "image_rx/image_buffer/reg_din3_4" BEL
        "image_rx/image_buffer/reg_din3_5" BEL
        "image_rx/image_buffer/reg_din3_6" BEL
        "image_rx/image_buffer/reg_din3_7" BEL
        "image_rx/image_buffer/reg_din3_8" BEL
        "image_rx/image_buffer/reg_din3_9" BEL
        "image_rx/image_buffer/reg_din3_10" BEL
        "image_rx/image_buffer/reg_din3_11" BEL
        "image_rx/image_buffer/reg_din3_12" BEL
        "image_rx/image_buffer/reg_din3_13" BEL
        "image_rx/image_buffer/reg_din3_14" BEL
        "image_rx/image_buffer/reg_din3_15" BEL
        "image_rx/image_buffer/reg_din3_16" BEL
        "image_rx/image_buffer/reg_din3_17" BEL
        "image_rx/image_buffer/reg_din3_18" BEL
        "image_rx/image_buffer/reg_din3_19" BEL
        "image_rx/image_buffer/reg_din3_20" BEL
        "image_rx/image_buffer/reg_din3_21" BEL
        "image_rx/image_buffer/reg_din3_22" BEL
        "image_rx/image_buffer/reg_din3_23" BEL
        "image_rx/image_buffer/reg_din6_0" BEL
        "image_rx/image_buffer/reg_din6_1" BEL
        "image_rx/image_buffer/reg_din6_2" BEL
        "image_rx/image_buffer/reg_din6_3" BEL
        "image_rx/image_buffer/reg_din6_4" BEL
        "image_rx/image_buffer/reg_din6_5" BEL
        "image_rx/image_buffer/reg_din6_6" BEL
        "image_rx/image_buffer/reg_din6_7" BEL
        "image_rx/image_buffer/reg_din6_8" BEL
        "image_rx/image_buffer/reg_din6_9" BEL
        "image_rx/image_buffer/reg_din6_10" BEL
        "image_rx/image_buffer/reg_din6_11" BEL
        "image_rx/image_buffer/reg_din6_12" BEL
        "image_rx/image_buffer/reg_din6_13" BEL
        "image_rx/image_buffer/reg_din6_14" BEL
        "image_rx/image_buffer/reg_din6_15" BEL
        "image_rx/image_buffer/reg_din6_16" BEL
        "image_rx/image_buffer/reg_din6_17" BEL
        "image_rx/image_buffer/reg_din6_18" BEL
        "image_rx/image_buffer/reg_din6_19" BEL
        "image_rx/image_buffer/reg_din6_20" BEL
        "image_rx/image_buffer/reg_din6_21" BEL
        "image_rx/image_buffer/reg_din6_22" BEL
        "image_rx/image_buffer/reg_din6_23" BEL
        "image_rx/image_buffer/reg_din4_0" BEL
        "image_rx/image_buffer/reg_din4_1" BEL
        "image_rx/image_buffer/reg_din4_2" BEL
        "image_rx/image_buffer/reg_din4_3" BEL
        "image_rx/image_buffer/reg_din4_4" BEL
        "image_rx/image_buffer/reg_din4_5" BEL
        "image_rx/image_buffer/reg_din4_6" BEL
        "image_rx/image_buffer/reg_din4_7" BEL
        "image_rx/image_buffer/reg_din4_8" BEL
        "image_rx/image_buffer/reg_din4_9" BEL
        "image_rx/image_buffer/reg_din4_10" BEL
        "image_rx/image_buffer/reg_din4_11" BEL
        "image_rx/image_buffer/reg_din4_12" BEL
        "image_rx/image_buffer/reg_din4_13" BEL
        "image_rx/image_buffer/reg_din4_14" BEL
        "image_rx/image_buffer/reg_din4_15" BEL
        "image_rx/image_buffer/reg_din4_16" BEL
        "image_rx/image_buffer/reg_din4_17" BEL
        "image_rx/image_buffer/reg_din4_18" BEL
        "image_rx/image_buffer/reg_din4_19" BEL
        "image_rx/image_buffer/reg_din4_20" BEL
        "image_rx/image_buffer/reg_din4_21" BEL
        "image_rx/image_buffer/reg_din4_22" BEL
        "image_rx/image_buffer/reg_din4_23" BEL
        "image_rx/image_buffer/reg_din5_0" BEL
        "image_rx/image_buffer/reg_din5_1" BEL
        "image_rx/image_buffer/reg_din5_2" BEL
        "image_rx/image_buffer/reg_din5_3" BEL
        "image_rx/image_buffer/reg_din5_4" BEL
        "image_rx/image_buffer/reg_din5_5" BEL
        "image_rx/image_buffer/reg_din5_6" BEL
        "image_rx/image_buffer/reg_din5_7" BEL
        "image_rx/image_buffer/reg_din5_8" BEL
        "image_rx/image_buffer/reg_din5_9" BEL
        "image_rx/image_buffer/reg_din5_10" BEL
        "image_rx/image_buffer/reg_din5_11" BEL
        "image_rx/image_buffer/reg_din5_12" BEL
        "image_rx/image_buffer/reg_din5_13" BEL
        "image_rx/image_buffer/reg_din5_14" BEL
        "image_rx/image_buffer/reg_din5_15" BEL
        "image_rx/image_buffer/reg_din5_16" BEL
        "image_rx/image_buffer/reg_din5_17" BEL
        "image_rx/image_buffer/reg_din5_18" BEL
        "image_rx/image_buffer/reg_din5_19" BEL
        "image_rx/image_buffer/reg_din5_20" BEL
        "image_rx/image_buffer/reg_din5_21" BEL
        "image_rx/image_buffer/reg_din5_22" BEL
        "image_rx/image_buffer/reg_din5_23" BEL
        "image_rx/image_buffer/reg_din7_0" BEL
        "image_rx/image_buffer/reg_din7_1" BEL
        "image_rx/image_buffer/reg_din7_2" BEL
        "image_rx/image_buffer/reg_din7_3" BEL
        "image_rx/image_buffer/reg_din7_4" BEL
        "image_rx/image_buffer/reg_din7_5" BEL
        "image_rx/image_buffer/reg_din7_6" BEL
        "image_rx/image_buffer/reg_din7_7" BEL
        "image_rx/image_buffer/reg_din7_8" BEL
        "image_rx/image_buffer/reg_din7_9" BEL
        "image_rx/image_buffer/reg_din7_10" BEL
        "image_rx/image_buffer/reg_din7_11" BEL
        "image_rx/image_buffer/reg_din7_12" BEL
        "image_rx/image_buffer/reg_din7_13" BEL
        "image_rx/image_buffer/reg_din7_14" BEL
        "image_rx/image_buffer/reg_din7_15" BEL
        "image_rx/image_buffer/reg_din7_16" BEL
        "image_rx/image_buffer/reg_din7_17" BEL
        "image_rx/image_buffer/reg_din7_18" BEL
        "image_rx/image_buffer/reg_din7_19" BEL
        "image_rx/image_buffer/reg_din7_20" BEL
        "image_rx/image_buffer/reg_din7_21" BEL
        "image_rx/image_buffer/reg_din7_22" BEL
        "image_rx/image_buffer/reg_din7_23" BEL
        "image_rx/image_buffer/fvals_qqq" BEL
        "image_rx/image_buffer/lvals_qqq" BEL "image_rx/image_buffer/fvals_4q"
        BEL "image_rx/image_buffer/lvals_4q" BEL
        "image_rx/image_buffer/wr_addr_0" BEL
        "image_rx/image_buffer/wr_addr_1" BEL
        "image_rx/image_buffer/wr_addr_2" BEL
        "image_rx/image_buffer/wr_addr_3" BEL
        "image_rx/image_buffer/wr_addr_4" BEL
        "image_rx/image_buffer/wr_addr_5" BEL
        "image_rx/image_buffer/wr_addr_6" BEL "image_rx/image_buffer/cnt_wr_0"
        PIN
        "image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN "clocking/PLL_BASE_INST/PLL_ADV_pins<2>" BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        PIN
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "sequencer/frame_req_q" BEL "sequencer/at_begining" BEL
        "sequencer/pixel_read_timing_17" BEL "sequencer/pixel_read_timing_16"
        BEL "sequencer/pixel_read_timing_15" BEL
        "sequencer/pixel_read_timing_12" BEL "sequencer/pixel_read_timing_14"
        BEL "sequencer/pixel_read_timing_13" BEL
        "sequencer/pixel_read_timing_11" BEL "sequencer/pixel_read_timing_10"
        BEL "sequencer/pixel_read_timing_9" BEL
        "sequencer/pixel_read_timing_8" BEL "sequencer/pixel_read_timing_7"
        BEL "sequencer/pixel_read_timing_6" BEL
        "sequencer/pixel_read_timing_5" BEL "sequencer/fot_dout_0" BEL
        "sequencer/fot_dout_1" BEL "sequencer/fot_dout_2" BEL
        "sequencer/fot_dout_3" BEL "sequencer/fot_dout_4" BEL
        "sequencer/frame_req_qq" BEL "sequencer/remainder_1_0" BEL
        "sequencer/remainder_1_1" BEL "sequencer/remainder_1_2" BEL
        "sequencer/remainder_1_3" BEL "sequencer/remainder_1_4" BEL
        "sequencer/remainder_1_5" BEL "sequencer/remainder_1_6" BEL
        "sequencer/remainder_1_7" BEL "sequencer/remainder_2_0" BEL
        "sequencer/remainder_2_1" BEL "sequencer/remainder_2_2" BEL
        "sequencer/remainder_2_3" BEL "sequencer/remainder_2_4" BEL
        "sequencer/remainder_2_5" BEL "sequencer/remainder_2_6" BEL
        "sequencer/remainder_2_7" BEL "sequencer/remainder_2_8" BEL
        "sequencer/remainder_2_9" BEL "sequencer/remainder_2_10" BEL
        "sequencer/remainder_2_11" BEL "sequencer/remainder_2_12" BEL
        "sequencer/cnt_fot_sig_0" BEL "sequencer/cnt_fot_sig_1" BEL
        "sequencer/cnt_fot_sig_2" BEL "sequencer/cnt_fot_sig_3" BEL
        "sequencer/cnt_fot_sig_4" BEL "sequencer/cnt_fot_sig_5" BEL
        "sequencer/cnt_fot_sig_6" BEL "sequencer/cnt_fot_sig_7" BEL
        "sequencer/cnt_fot_sig_8" BEL "sequencer/cnt_fot_sig_9" BEL
        "sequencer/cnt_fot_sig_10" BEL "sequencer/inte_new_0" BEL
        "sequencer/inte_new_1" BEL "sequencer/inte_new_2" BEL
        "sequencer/inte_new_3" BEL "sequencer/inte_new_4" BEL
        "sequencer/inte_new_5" BEL "sequencer/inte_new_6" BEL
        "sequencer/inte_new_7" BEL "sequencer/inte_new_8" BEL
        "sequencer/inte_new_9" BEL "sequencer/inte_new_10" BEL
        "sequencer/inte_new_11" BEL "sequencer/inte_new_12" BEL
        "sequencer/inte_new_13" BEL "sequencer/inte_new_14" BEL
        "sequencer/inte_new_15" BEL "sequencer/inte_new_16" BEL
        "sequencer/inte_new_17" BEL "sequencer/inte_new_18" BEL
        "sequencer/inte_new_19" BEL "sequencer/inte_new_20" BEL
        "sequencer/inte_new_21" BEL "sequencer/inte_new_22" BEL
        "sequencer/inte_new_23" BEL "sequencer/cnt_timing_cycle_0" BEL
        "sequencer/cnt_timing_cycle_1" BEL "sequencer/cnt_timing_cycle_2" BEL
        "sequencer/cnt_timing_cycle_3" BEL "sequencer/cnt_timing_cycle_4" BEL
        "sequencer/cnt_timing_cycle_5" BEL "sequencer/cnt_timing_cycle_6" BEL
        "sequencer/cnt_timing_cycle_7" BEL "sequencer/cnt_timing_cycle_8" BEL
        "sequencer/cnt_timing_cycle_9" BEL "sequencer/cnt_exp_0" BEL
        "sequencer/cnt_exp_1" BEL "sequencer/cnt_exp_2" BEL
        "sequencer/cnt_exp_3" BEL "sequencer/cnt_exp_4" BEL
        "sequencer/cnt_exp_5" BEL "sequencer/cnt_exp_6" BEL
        "sequencer/cnt_exp_7" BEL "sequencer/cnt_exp_8" BEL
        "sequencer/cnt_exp_9" BEL "sequencer/cnt_exp_10" BEL
        "sequencer/cnt_exp_11" BEL "sequencer/cnt_exp_12" BEL
        "sequencer/cnt_exp_13" BEL "sequencer/cnt_exp_14" BEL
        "sequencer/cnt_exp_15" BEL "sequencer/cnt_exp_16" BEL
        "sequencer/cnt_exp_17" BEL "sequencer/cnt_exp_18" BEL
        "sequencer/cnt_exp_19" BEL "sequencer/cnt_exp_20" BEL
        "sequencer/cnt_exp_21" BEL "sequencer/cnt_exp_22" BEL
        "sequencer/cnt_exp_23" BEL "sequencer/fsm_global_0" BEL
        "sequencer/fsm_global_1" BEL "sequencer/fsm_global_2" BEL
        "sequencer/t3_length_0" BEL "sequencer/t3_length_1" BEL
        "sequencer/t3_length_2" BEL "sequencer/t3_length_3" BEL
        "sequencer/t3_length_4" BEL "sequencer/t3_length_5" BEL
        "sequencer/t3_length_6" BEL "sequencer/t3_length_7" BEL
        "sequencer/t3_length_8" BEL "sequencer/t3_length_9" BEL
        "sequencer/t3_length_10" BEL "sequencer/t3_length_11" BEL
        "sequencer/t3_length_12" BEL "sequencer/t3_length_13" BEL
        "sequencer/t3_length_14" BEL "sequencer/t3_length_15" BEL
        "sequencer/t3_length_16" BEL "sequencer/t3_length_17" BEL
        "sequencer/t3_length_18" BEL "sequencer/t3_length_19" BEL
        "sequencer/t3_length_20" BEL "sequencer/t3_length_21" BEL
        "sequencer/t3_length_22" BEL "sequencer/t3_length_23" BEL
        "sequencer/tx2" BEL "sequencer/flag_0" BEL "sequencer/flag_1" BEL
        "sequencer/flag_2" BEL "sequencer/flag_3" BEL "sequencer/decoder_0"
        BEL "sequencer/decoder_1" BEL "sequencer/decoder_2" BEL
        "sequencer/decoder_3" BEL "sequencer/decoder_4" BEL
        "sequencer/decoder_5" BEL "sequencer/decoder_6" BEL
        "sequencer/decoder_7" BEL "sequencer/decoder_8" BEL
        "sequencer/decoder_9" BEL "sequencer/decoder_10" BEL
        "sequencer/cnt_frames_0" BEL "sequencer/cnt_frames_1" BEL
        "sequencer/cnt_frames_2" BEL "sequencer/cnt_frames_3" BEL
        "sequencer/cnt_frames_4" BEL "sequencer/cnt_frames_5" BEL
        "sequencer/cnt_frames_6" BEL "sequencer/cnt_frames_7" BEL
        "sequencer/cnt_fot_0" BEL "sequencer/cnt_fot_1" BEL
        "sequencer/cnt_fot_2" BEL "sequencer/flag_cho_FSM_FFd1" BEL
        "sequencer/flag_cho_FSM_FFd3" BEL "sequencer/flag_cho_FSM_FFd2" BEL
        "sequencer/cnt_tx2_1_0" BEL "sequencer/cnt_tx2_1_1" BEL
        "sequencer/cnt_tx2_1_2" BEL "sequencer/cnt_tx2_1_3" BEL
        "sequencer/cnt_tx2_1_4" BEL "sequencer/cnt_tx2_1_5" BEL
        "sequencer/cnt_tx2_1_6" BEL "sequencer/cnt_tx2_1_7" BEL
        "sequencer/flag_tx2" BEL "sequencer/cnt_tx2_0" BEL
        "sequencer/cnt_tx2_11" BEL "sequencer/cnt_tx2_2" BEL
        "sequencer/cnt_tx2_3" BEL "sequencer/cnt_tx2_4" BEL
        "sequencer/cnt_tx2_5" BEL "sequencer/cnt_tx2_6" BEL
        "sequencer/cnt_tx2_7" BEL "sequencer/cnt_tx2_8" BEL
        "sequencer/cnt_tx2_9" BEL "sequencer/cnt_tx2_10" BEL
        "sequencer/cnt_tx2_111" BEL "sequencer/cnt_decoder_0" BEL
        "sequencer/cnt_decoder_1" BEL "sequencer/cnt_decoder_2" BEL
        "sequencer/cnt_decoder_6" BEL "sequencer/cnt_decoder_7" BEL
        "sequencer/decoder_r_0" BEL "sequencer/tx2_r" BEL
        "sequencer/cnt_decoder_3" BEL "sequencer/cnt_decoder_4" BEL
        "sequencer/cnt_decoder_5" BEL "sequencer/cnt_decoder_8" BEL
        "sequencer/cnt_decoder_9" BEL "sequencer/cnt_decoder_10" BEL
        "sequencer/decoder_r_1" BEL "sequencer/decoder_r_2" BEL
        "sequencer/decoder_r_3" BEL "sequencer/decoder_r_4" BEL
        "sequencer/decoder_r_5" BEL "sequencer/decoder_r_6" BEL
        "sequencer/decoder_r_7" BEL "sequencer/decoder_r_8" BEL
        "sequencer/decoder_r_9" BEL "sequencer/decoder_r_10" PIN
        "sequencer/mult_rd_length/blk00000003_pins<92>";
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME CLK;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME CLK;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLKDIV;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLKDIV;
TIMEGRP image_rx_clock_generator_b1_gclk2_unbuf = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[30].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[29].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[28].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[27].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[26].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[25].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[24].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[23].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[22].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[21].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[20].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[19].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[18].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[17].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[16].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[15].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[14].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[13].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[12].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[11].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[10].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/inc_data"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[9].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[8].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[7].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[6].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[5].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[4].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[3].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[2].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[1].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/training/loop1[0].receiver_iserdes_bank1/bitslip_r" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/bitslip_q" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/rev_en" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_0" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_1" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_2" BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_t1_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q2_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/data_q1_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/gearbox/datain_even"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/cal_data_slave"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/pdcounter_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/pdcounter_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/pdcounter_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/pdcounter_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/pdcounter_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/state_FSM_FFd3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_0"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_1"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_3"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_4"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_5"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_6"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_7"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_8"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/state_FSM_FFd2"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/state_FSM_FFd1"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m_pins<2>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s_pins<3>"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/inc_data"
        BEL "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/enable"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/ce_data"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/rst_data"
        BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/cal_data_master"
        BEL "image_rx/clock_generator_b1/BUFG_INST" PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m_pins<3>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s_pins<3>";
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s"
        PINNAME IOCLK0;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m"
        PINNAME CLK0;
PIN
        image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>
        = BEL
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s"
        PINNAME CLK0;
TIMEGRP image_rx_clock_generator_b1_ioclk_unbuf = PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_m_pins<6>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iodelay_s_pins<7>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[11].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[12].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[13].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[14].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[15].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[16].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[17].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[18].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[19].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[1].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[20].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[21].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[22].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[23].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[24].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[25].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[26].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[27].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[28].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[29].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[2].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[30].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[31].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[3].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[4].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[5].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[6].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_m_pins<2>"
        PIN
        "image_rx/training/loop1[9].receiver_iserdes_bank1/iserdes/iserdes_s_pins<2>";
PIN
        image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN image_tx/loop[14].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[14].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[14].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[14].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[13].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[13].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[13].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[13].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[12].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[12].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[12].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[12].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[11].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[11].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[11].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[11].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[10].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[10].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[10].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[10].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[9].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[9].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[9].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[9].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[8].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[8].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[8].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[8].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[7].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[7].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[7].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[7].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[6].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[6].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[6].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[6].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[5].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[5].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[5].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[5].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[4].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[4].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[4].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[4].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[3].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[3].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[3].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[3].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[2].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[2].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[2].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[2].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[1].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[1].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[1].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[1].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN image_tx/loop[0].odes2ser_inst/OSERDES2_master_pins<1> = BEL
        "image_tx/loop[0].odes2ser_inst/OSERDES2_master" PINNAME CLKDIV;
PIN image_tx/loop[0].odes2ser_inst/OSERDES2_slave_pins<1> = BEL
        "image_tx/loop[0].odes2ser_inst/OSERDES2_slave" PINNAME CLKDIV;
PIN test/gclk_2_gpio_2/ODDR2_INST_pins<1> = BEL
        "test/gclk_2_gpio_2/ODDR2_INST" PINNAME CK0;
PIN test/gclk_2_gpio_2/ODDR2_INST_pins<2> = BEL
        "test/gclk_2_gpio_2/ODDR2_INST" PINNAME CK1;
TIMEGRP clocking_clk_txg_unbuf = BEL "image_rx/image_buffer/lval_image" BEL
        "image_rx/image_buffer/lval_image_q" BEL
        "image_rx/image_buffer/fval_image_q" BEL "image_rx/image_buffer/lval"
        BEL "image_rx/image_buffer/fval" BEL "image_rx/image_buffer/fsm_rd_0"
        BEL "image_rx/image_buffer/fsm_rd_1" BEL
        "image_rx/image_buffer/flag_2_0" BEL "image_rx/image_buffer/flag_2_1"
        BEL "image_rx/image_buffer/cnt_lval_0" BEL
        "image_rx/image_buffer/cnt_lval_1" BEL
        "image_rx/image_buffer/cnt_lval_2" BEL
        "image_rx/image_buffer/cnt_lval_3" BEL
        "image_rx/image_buffer/cnt_lval_4" BEL
        "image_rx/image_buffer/cnt_lval_5" BEL
        "image_rx/image_buffer/cnt_lval_6" BEL
        "image_rx/image_buffer/cnt_lval_7" BEL
        "image_rx/image_buffer/cnt_lval_8" BEL
        "image_rx/image_buffer/cnt_lval_9" BEL
        "image_rx/image_buffer/cnt_lval_10" BEL
        "image_rx/image_buffer/cnt_lval_11" BEL
        "image_rx/image_buffer/chan_0_0" BEL "image_rx/image_buffer/chan_0_1"
        BEL "image_rx/image_buffer/chan_0_2" BEL
        "image_rx/image_buffer/chan_0_3" BEL "image_rx/image_buffer/chan_0_4"
        BEL "image_rx/image_buffer/chan_0_5" BEL
        "image_rx/image_buffer/chan_0_6" BEL "image_rx/image_buffer/chan_0_7"
        BEL "image_rx/image_buffer/chan_1_0" BEL
        "image_rx/image_buffer/chan_1_1" BEL "image_rx/image_buffer/chan_1_2"
        BEL "image_rx/image_buffer/chan_1_3" BEL
        "image_rx/image_buffer/chan_1_4" BEL "image_rx/image_buffer/chan_1_5"
        BEL "image_rx/image_buffer/chan_1_6" BEL
        "image_rx/image_buffer/chan_1_7" BEL "image_rx/image_buffer/chan_4_0"
        BEL "image_rx/image_buffer/chan_4_1" BEL
        "image_rx/image_buffer/chan_4_2" BEL "image_rx/image_buffer/chan_4_3"
        BEL "image_rx/image_buffer/chan_4_4" BEL
        "image_rx/image_buffer/chan_4_5" BEL "image_rx/image_buffer/chan_4_6"
        BEL "image_rx/image_buffer/chan_4_7" BEL
        "image_rx/image_buffer/chan_2_0" BEL "image_rx/image_buffer/chan_2_1"
        BEL "image_rx/image_buffer/chan_2_2" BEL
        "image_rx/image_buffer/chan_2_3" BEL "image_rx/image_buffer/chan_2_4"
        BEL "image_rx/image_buffer/chan_2_5" BEL
        "image_rx/image_buffer/chan_2_6" BEL "image_rx/image_buffer/chan_2_7"
        BEL "image_rx/image_buffer/chan_3_0" BEL
        "image_rx/image_buffer/chan_3_1" BEL "image_rx/image_buffer/chan_3_2"
        BEL "image_rx/image_buffer/chan_3_3" BEL
        "image_rx/image_buffer/chan_3_4" BEL "image_rx/image_buffer/chan_3_5"
        BEL "image_rx/image_buffer/chan_3_6" BEL
        "image_rx/image_buffer/chan_3_7" BEL "image_rx/image_buffer/chan_5_0"
        BEL "image_rx/image_buffer/chan_5_1" BEL
        "image_rx/image_buffer/chan_5_2" BEL "image_rx/image_buffer/chan_5_3"
        BEL "image_rx/image_buffer/chan_5_4" BEL
        "image_rx/image_buffer/chan_5_5" BEL "image_rx/image_buffer/chan_5_6"
        BEL "image_rx/image_buffer/chan_5_7" BEL
        "image_rx/image_buffer/chan_6_0" BEL "image_rx/image_buffer/chan_6_1"
        BEL "image_rx/image_buffer/chan_6_2" BEL
        "image_rx/image_buffer/chan_6_3" BEL "image_rx/image_buffer/chan_6_4"
        BEL "image_rx/image_buffer/chan_6_5" BEL
        "image_rx/image_buffer/chan_6_6" BEL "image_rx/image_buffer/chan_6_7"
        BEL "image_rx/image_buffer/chan_7_0" BEL
        "image_rx/image_buffer/chan_7_1" BEL "image_rx/image_buffer/chan_7_2"
        BEL "image_rx/image_buffer/chan_7_3" BEL
        "image_rx/image_buffer/chan_7_4" BEL "image_rx/image_buffer/chan_7_5"
        BEL "image_rx/image_buffer/chan_7_6" BEL
        "image_rx/image_buffer/chan_7_7" BEL
        "image_rx/image_buffer/fsm_gen_lval_FSM_FFd1" BEL
        "image_rx/image_buffer/rd_addr_0" BEL
        "image_rx/image_buffer/rd_addr_1" BEL
        "image_rx/image_buffer/rd_addr_2" BEL
        "image_rx/image_buffer/rd_addr_3" BEL
        "image_rx/image_buffer/rd_addr_4" BEL
        "image_rx/image_buffer/rd_addr_5" BEL
        "image_rx/image_buffer/rd_addr_6" BEL
        "image_rx/image_buffer/rd_addr_7" BEL
        "image_rx/image_buffer/fval_image" PIN
        "image_rx/image_buffer/dram7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL "clocking/rst_pll_n_pipe_0" BEL "clocking/rst_pll_n_pipe_1" BEL
        "clocking/rst_pll_n_pipe_2" BEL "clocking/rst_pll_n_pipe_3" BEL
        "clocking/rst_pll_n_pipe_4" BEL "clocking/BUFG_INST" PIN
        "image_tx/loop[14].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[14].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[13].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[13].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[12].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[12].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[11].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[11].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[10].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[10].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[9].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[9].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[8].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[8].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[7].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[7].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[6].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[6].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[5].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[5].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[4].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[4].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[3].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[3].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[2].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[2].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[1].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[1].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "image_tx/loop[0].odes2ser_inst/OSERDES2_master_pins<1>" PIN
        "image_tx/loop[0].odes2ser_inst/OSERDES2_slave_pins<1>" PIN
        "test/gclk_2_gpio_2/ODDR2_INST_pins<1>" PIN
        "test/gclk_2_gpio_2/ODDR2_INST_pins<2>" PIN
        "test/gclk_2_gpio_2/ODDR2_INST_pins<1>" PIN
        "test/gclk_2_gpio_2/ODDR2_INST_pins<2>";
PIN
        cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP clocking_clk_dcm4_unbuf = BEL "clocking/rst_dcm4_n_pipe_0" BEL
        "clocking/rst_dcm4_n_pipe_1" BEL "clocking/rst_dcm4_n_pipe_2" BEL
        "clocking/rst_dcm4_n_pipe_3" BEL "clocking/rst_dcm4_n_pipe_4" BEL
        "clocking/clk_dcm4_unbuf_BUFG" BEL
        "cl_serial/fifo_mapping/fifo_train_ren" BEL
        "cl_serial/fifo_mapping/fifo_sensor_ren" BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PIN
        "cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PIN
        "cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "cl_serial/cl_protocol_decoder/reg_frames_0" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_1" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_2" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_3" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_4" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_5" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_6" BEL
        "cl_serial/cl_protocol_decoder/reg_frames_7" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_0" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_1" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_2" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_3" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_4" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_5" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_6" BEL
        "cl_serial/cl_protocol_decoder/cnt_t3_7" BEL
        "cl_serial/cl_protocol_decoder/cmd_rd_sensor_spi" BEL
        "cl_serial/cl_protocol_decoder/cmd_wr_sensor_spi" BEL
        "cl_serial/cl_protocol_decoder/training_word_0" BEL
        "cl_serial/cl_protocol_decoder/training_word_1" BEL
        "cl_serial/cl_protocol_decoder/training_word_2" BEL
        "cl_serial/cl_protocol_decoder/training_word_3" BEL
        "cl_serial/cl_protocol_decoder/training_word_4" BEL
        "cl_serial/cl_protocol_decoder/training_word_5" BEL
        "cl_serial/cl_protocol_decoder/training_word_6" BEL
        "cl_serial/cl_protocol_decoder/training_word_7" BEL
        "cl_serial/cl_protocol_decoder/training_word_8" BEL
        "cl_serial/cl_protocol_decoder/training_word_9" BEL
        "cl_serial/cl_protocol_decoder/training_word_10" BEL
        "cl_serial/cl_protocol_decoder/training_word_11" BEL
        "cl_serial/cl_protocol_decoder/reg_ctrl_led" BEL
        "cl_serial/cl_protocol_decoder/window_column_sel_0" BEL
        "cl_serial/cl_protocol_decoder/window_column_sel_1" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_din_0" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_din_1" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_din_2" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_din_3" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_din_4" BEL
        "cl_serial/cl_protocol_decoder/reg_camera_control_2" BEL
        "cl_serial/cl_protocol_decoder/reg_camera_control_3" BEL
        "cl_serial/cl_protocol_decoder/reg_camera_control_4" BEL
        "cl_serial/cl_protocol_decoder/reg_camera_control_7" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_0" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_1" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_2" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_3" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_4" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_5" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_6" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_7" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_8" BEL
        "cl_serial/cl_protocol_decoder/reg_cnt_timing_cycle_9" BEL
        "cl_serial/cl_protocol_decoder/spi_register_0" BEL
        "cl_serial/cl_protocol_decoder/spi_register_1" BEL
        "cl_serial/cl_protocol_decoder/spi_register_2" BEL
        "cl_serial/cl_protocol_decoder/spi_register_3" BEL
        "cl_serial/cl_protocol_decoder/spi_register_4" BEL
        "cl_serial/cl_protocol_decoder/spi_register_5" BEL
        "cl_serial/cl_protocol_decoder/spi_register_6" BEL
        "cl_serial/cl_protocol_decoder/spi_register_7" BEL
        "cl_serial/cl_protocol_decoder/spi_register_8" BEL
        "cl_serial/cl_protocol_decoder/spi_register_9" BEL
        "cl_serial/cl_protocol_decoder/spi_register_10" BEL
        "cl_serial/cl_protocol_decoder/spi_register_11" BEL
        "cl_serial/cl_protocol_decoder/spi_register_12" BEL
        "cl_serial/cl_protocol_decoder/spi_register_13" BEL
        "cl_serial/cl_protocol_decoder/spi_register_14" BEL
        "cl_serial/cl_protocol_decoder/spi_register_15" BEL
        "cl_serial/cl_protocol_decoder/spi_register_16" BEL
        "cl_serial/cl_protocol_decoder/spi_register_17" BEL
        "cl_serial/cl_protocol_decoder/spi_register_18" BEL
        "cl_serial/cl_protocol_decoder/spi_register_19" BEL
        "cl_serial/cl_protocol_decoder/spi_register_20" BEL
        "cl_serial/cl_protocol_decoder/spi_register_21" BEL
        "cl_serial/cl_protocol_decoder/spi_register_22" BEL
        "cl_serial/cl_protocol_decoder/spi_register_23" BEL
        "cl_serial/cl_protocol_decoder/spi_register_24" BEL
        "cl_serial/cl_protocol_decoder/spi_register_25" BEL
        "cl_serial/cl_protocol_decoder/spi_register_26" BEL
        "cl_serial/cl_protocol_decoder/spi_register_27" BEL
        "cl_serial/cl_protocol_decoder/spi_register_28" BEL
        "cl_serial/cl_protocol_decoder/spi_register_29" BEL
        "cl_serial/cl_protocol_decoder/spi_register_30" BEL
        "cl_serial/cl_protocol_decoder/spi_register_31" BEL
        "cl_serial/cl_protocol_decoder/spi_register_32" BEL
        "cl_serial/cl_protocol_decoder/spi_register_33" BEL
        "cl_serial/cl_protocol_decoder/spi_register_34" BEL
        "cl_serial/cl_protocol_decoder/spi_register_35" BEL
        "cl_serial/cl_protocol_decoder/spi_register_36" BEL
        "cl_serial/cl_protocol_decoder/spi_register_37" BEL
        "cl_serial/cl_protocol_decoder/spi_register_38" BEL
        "cl_serial/cl_protocol_decoder/spi_register_39" BEL
        "cl_serial/cl_protocol_decoder/spi_register_40" BEL
        "cl_serial/cl_protocol_decoder/spi_register_41" BEL
        "cl_serial/cl_protocol_decoder/spi_register_42" BEL
        "cl_serial/cl_protocol_decoder/spi_register_43" BEL
        "cl_serial/cl_protocol_decoder/spi_register_44" BEL
        "cl_serial/cl_protocol_decoder/spi_register_45" BEL
        "cl_serial/cl_protocol_decoder/spi_register_46" BEL
        "cl_serial/cl_protocol_decoder/spi_register_47" BEL
        "cl_serial/cl_protocol_decoder/spi_register_48" BEL
        "cl_serial/cl_protocol_decoder/spi_register_49" BEL
        "cl_serial/cl_protocol_decoder/spi_register_50" BEL
        "cl_serial/cl_protocol_decoder/spi_register_51" BEL
        "cl_serial/cl_protocol_decoder/spi_register_52" BEL
        "cl_serial/cl_protocol_decoder/spi_register_53" BEL
        "cl_serial/cl_protocol_decoder/spi_register_54" BEL
        "cl_serial/cl_protocol_decoder/spi_register_55" BEL
        "cl_serial/cl_protocol_decoder/spi_register_56" BEL
        "cl_serial/cl_protocol_decoder/spi_register_57" BEL
        "cl_serial/cl_protocol_decoder/spi_register_58" BEL
        "cl_serial/cl_protocol_decoder/spi_register_59" BEL
        "cl_serial/cl_protocol_decoder/spi_register_60" BEL
        "cl_serial/cl_protocol_decoder/spi_register_61" BEL
        "cl_serial/cl_protocol_decoder/spi_register_62" BEL
        "cl_serial/cl_protocol_decoder/spi_register_63" BEL
        "cl_serial/cl_protocol_decoder/spi_register_64" BEL
        "cl_serial/cl_protocol_decoder/spi_register_65" BEL
        "cl_serial/cl_protocol_decoder/spi_register_66" BEL
        "cl_serial/cl_protocol_decoder/spi_register_67" BEL
        "cl_serial/cl_protocol_decoder/spi_register_68" BEL
        "cl_serial/cl_protocol_decoder/spi_register_69" BEL
        "cl_serial/cl_protocol_decoder/spi_register_70" BEL
        "cl_serial/cl_protocol_decoder/spi_register_71" BEL
        "cl_serial/cl_protocol_decoder/spi_register_72" BEL
        "cl_serial/cl_protocol_decoder/spi_register_73" BEL
        "cl_serial/cl_protocol_decoder/spi_register_74" BEL
        "cl_serial/cl_protocol_decoder/spi_register_75" BEL
        "cl_serial/cl_protocol_decoder/spi_register_76" BEL
        "cl_serial/cl_protocol_decoder/spi_register_77" BEL
        "cl_serial/cl_protocol_decoder/spi_register_78" BEL
        "cl_serial/cl_protocol_decoder/spi_register_79" BEL
        "cl_serial/cl_protocol_decoder/spi_register_80" BEL
        "cl_serial/cl_protocol_decoder/spi_register_81" BEL
        "cl_serial/cl_protocol_decoder/spi_register_82" BEL
        "cl_serial/cl_protocol_decoder/spi_register_83" BEL
        "cl_serial/cl_protocol_decoder/spi_register_84" BEL
        "cl_serial/cl_protocol_decoder/spi_register_85" BEL
        "cl_serial/cl_protocol_decoder/spi_register_86" BEL
        "cl_serial/cl_protocol_decoder/spi_register_87" BEL
        "cl_serial/cl_protocol_decoder/spi_register_88" BEL
        "cl_serial/cl_protocol_decoder/spi_register_89" BEL
        "cl_serial/cl_protocol_decoder/spi_register_90" BEL
        "cl_serial/cl_protocol_decoder/spi_register_91" BEL
        "cl_serial/cl_protocol_decoder/spi_register_92" BEL
        "cl_serial/cl_protocol_decoder/spi_register_93" BEL
        "cl_serial/cl_protocol_decoder/spi_register_94" BEL
        "cl_serial/cl_protocol_decoder/spi_register_95" BEL
        "cl_serial/cl_protocol_decoder/spi_register_96" BEL
        "cl_serial/cl_protocol_decoder/spi_register_97" BEL
        "cl_serial/cl_protocol_decoder/spi_register_98" BEL
        "cl_serial/cl_protocol_decoder/spi_register_99" BEL
        "cl_serial/cl_protocol_decoder/spi_register_100" BEL
        "cl_serial/cl_protocol_decoder/spi_register_101" BEL
        "cl_serial/cl_protocol_decoder/spi_register_102" BEL
        "cl_serial/cl_protocol_decoder/spi_register_103" BEL
        "cl_serial/cl_protocol_decoder/spi_register_104" BEL
        "cl_serial/cl_protocol_decoder/spi_register_105" BEL
        "cl_serial/cl_protocol_decoder/spi_register_106" BEL
        "cl_serial/cl_protocol_decoder/spi_register_107" BEL
        "cl_serial/cl_protocol_decoder/spi_register_108" BEL
        "cl_serial/cl_protocol_decoder/spi_register_109" BEL
        "cl_serial/cl_protocol_decoder/spi_register_110" BEL
        "cl_serial/cl_protocol_decoder/spi_register_111" BEL
        "cl_serial/cl_protocol_decoder/spi_register_112" BEL
        "cl_serial/cl_protocol_decoder/spi_register_113" BEL
        "cl_serial/cl_protocol_decoder/spi_register_114" BEL
        "cl_serial/cl_protocol_decoder/spi_register_115" BEL
        "cl_serial/cl_protocol_decoder/spi_register_116" BEL
        "cl_serial/cl_protocol_decoder/spi_register_117" BEL
        "cl_serial/cl_protocol_decoder/spi_register_118" BEL
        "cl_serial/cl_protocol_decoder/spi_register_119" BEL
        "cl_serial/cl_protocol_decoder/spi_register_120" BEL
        "cl_serial/cl_protocol_decoder/spi_register_121" BEL
        "cl_serial/cl_protocol_decoder/spi_register_122" BEL
        "cl_serial/cl_protocol_decoder/spi_register_123" BEL
        "cl_serial/cl_protocol_decoder/spi_register_124" BEL
        "cl_serial/cl_protocol_decoder/spi_register_125" BEL
        "cl_serial/cl_protocol_decoder/spi_register_126" BEL
        "cl_serial/cl_protocol_decoder/spi_register_127" BEL
        "cl_serial/cl_protocol_decoder/spi_register_128" BEL
        "cl_serial/cl_protocol_decoder/spi_register_129" BEL
        "cl_serial/cl_protocol_decoder/spi_register_130" BEL
        "cl_serial/cl_protocol_decoder/spi_register_131" BEL
        "cl_serial/cl_protocol_decoder/spi_register_132" BEL
        "cl_serial/cl_protocol_decoder/spi_register_133" BEL
        "cl_serial/cl_protocol_decoder/spi_register_134" BEL
        "cl_serial/cl_protocol_decoder/spi_register_135" BEL
        "cl_serial/cl_protocol_decoder/spi_register_136" BEL
        "cl_serial/cl_protocol_decoder/spi_register_137" BEL
        "cl_serial/cl_protocol_decoder/spi_register_138" BEL
        "cl_serial/cl_protocol_decoder/spi_register_139" BEL
        "cl_serial/cl_protocol_decoder/spi_register_140" BEL
        "cl_serial/cl_protocol_decoder/spi_register_141" BEL
        "cl_serial/cl_protocol_decoder/spi_register_142" BEL
        "cl_serial/cl_protocol_decoder/spi_register_143" BEL
        "cl_serial/cl_protocol_decoder/spi_register_144" BEL
        "cl_serial/cl_protocol_decoder/spi_register_145" BEL
        "cl_serial/cl_protocol_decoder/spi_register_146" BEL
        "cl_serial/cl_protocol_decoder/spi_register_147" BEL
        "cl_serial/cl_protocol_decoder/spi_register_148" BEL
        "cl_serial/cl_protocol_decoder/spi_register_149" BEL
        "cl_serial/cl_protocol_decoder/spi_register_150" BEL
        "cl_serial/cl_protocol_decoder/spi_register_151" BEL
        "cl_serial/cl_protocol_decoder/spi_register_152" BEL
        "cl_serial/cl_protocol_decoder/spi_register_153" BEL
        "cl_serial/cl_protocol_decoder/spi_register_154" BEL
        "cl_serial/cl_protocol_decoder/spi_register_155" BEL
        "cl_serial/cl_protocol_decoder/spi_register_156" BEL
        "cl_serial/cl_protocol_decoder/spi_register_157" BEL
        "cl_serial/cl_protocol_decoder/spi_register_158" BEL
        "cl_serial/cl_protocol_decoder/spi_register_159" BEL
        "cl_serial/cl_protocol_decoder/spi_register_160" BEL
        "cl_serial/cl_protocol_decoder/spi_register_161" BEL
        "cl_serial/cl_protocol_decoder/spi_register_162" BEL
        "cl_serial/cl_protocol_decoder/spi_register_163" BEL
        "cl_serial/cl_protocol_decoder/spi_register_164" BEL
        "cl_serial/cl_protocol_decoder/spi_register_165" BEL
        "cl_serial/cl_protocol_decoder/spi_register_166" BEL
        "cl_serial/cl_protocol_decoder/spi_register_167" BEL
        "cl_serial/cl_protocol_decoder/spi_register_168" BEL
        "cl_serial/cl_protocol_decoder/spi_register_169" BEL
        "cl_serial/cl_protocol_decoder/spi_register_170" BEL
        "cl_serial/cl_protocol_decoder/spi_register_171" BEL
        "cl_serial/cl_protocol_decoder/spi_register_172" BEL
        "cl_serial/cl_protocol_decoder/spi_register_173" BEL
        "cl_serial/cl_protocol_decoder/spi_register_174" BEL
        "cl_serial/cl_protocol_decoder/spi_register_175" BEL
        "cl_serial/cl_protocol_decoder/spi_register_176" BEL
        "cl_serial/cl_protocol_decoder/spi_register_177" BEL
        "cl_serial/cl_protocol_decoder/spi_register_178" BEL
        "cl_serial/cl_protocol_decoder/spi_register_179" BEL
        "cl_serial/cl_protocol_decoder/spi_register_180" BEL
        "cl_serial/cl_protocol_decoder/spi_register_181" BEL
        "cl_serial/cl_protocol_decoder/spi_register_182" BEL
        "cl_serial/cl_protocol_decoder/spi_register_183" BEL
        "cl_serial/cl_protocol_decoder/spi_register_184" BEL
        "cl_serial/cl_protocol_decoder/spi_register_185" BEL
        "cl_serial/cl_protocol_decoder/spi_register_186" BEL
        "cl_serial/cl_protocol_decoder/spi_register_187" BEL
        "cl_serial/cl_protocol_decoder/spi_register_188" BEL
        "cl_serial/cl_protocol_decoder/spi_register_189" BEL
        "cl_serial/cl_protocol_decoder/spi_register_190" BEL
        "cl_serial/cl_protocol_decoder/spi_register_191" BEL
        "cl_serial/cl_protocol_decoder/spi_register_192" BEL
        "cl_serial/cl_protocol_decoder/spi_register_193" BEL
        "cl_serial/cl_protocol_decoder/spi_register_194" BEL
        "cl_serial/cl_protocol_decoder/spi_register_195" BEL
        "cl_serial/cl_protocol_decoder/spi_register_196" BEL
        "cl_serial/cl_protocol_decoder/spi_register_197" BEL
        "cl_serial/cl_protocol_decoder/spi_register_198" BEL
        "cl_serial/cl_protocol_decoder/spi_register_199" BEL
        "cl_serial/cl_protocol_decoder/spi_register_200" BEL
        "cl_serial/cl_protocol_decoder/spi_register_201" BEL
        "cl_serial/cl_protocol_decoder/spi_register_202" BEL
        "cl_serial/cl_protocol_decoder/spi_register_203" BEL
        "cl_serial/cl_protocol_decoder/spi_register_204" BEL
        "cl_serial/cl_protocol_decoder/spi_register_205" BEL
        "cl_serial/cl_protocol_decoder/spi_register_206" BEL
        "cl_serial/cl_protocol_decoder/spi_register_207" BEL
        "cl_serial/cl_protocol_decoder/spi_register_208" BEL
        "cl_serial/cl_protocol_decoder/spi_register_209" BEL
        "cl_serial/cl_protocol_decoder/spi_register_210" BEL
        "cl_serial/cl_protocol_decoder/spi_register_211" BEL
        "cl_serial/cl_protocol_decoder/spi_register_212" BEL
        "cl_serial/cl_protocol_decoder/spi_register_213" BEL
        "cl_serial/cl_protocol_decoder/spi_register_214" BEL
        "cl_serial/cl_protocol_decoder/spi_register_215" BEL
        "cl_serial/cl_protocol_decoder/spi_register_216" BEL
        "cl_serial/cl_protocol_decoder/spi_register_217" BEL
        "cl_serial/cl_protocol_decoder/spi_register_218" BEL
        "cl_serial/cl_protocol_decoder/spi_register_219" BEL
        "cl_serial/cl_protocol_decoder/spi_register_220" BEL
        "cl_serial/cl_protocol_decoder/spi_register_221" BEL
        "cl_serial/cl_protocol_decoder/spi_register_222" BEL
        "cl_serial/cl_protocol_decoder/spi_register_223" BEL
        "cl_serial/cl_protocol_decoder/spi_register_224" BEL
        "cl_serial/cl_protocol_decoder/spi_register_225" BEL
        "cl_serial/cl_protocol_decoder/spi_register_226" BEL
        "cl_serial/cl_protocol_decoder/spi_register_227" BEL
        "cl_serial/cl_protocol_decoder/spi_register_228" BEL
        "cl_serial/cl_protocol_decoder/spi_register_229" BEL
        "cl_serial/cl_protocol_decoder/spi_register_230" BEL
        "cl_serial/cl_protocol_decoder/spi_register_231" BEL
        "cl_serial/cl_protocol_decoder/spi_register_232" BEL
        "cl_serial/cl_protocol_decoder/spi_register_233" BEL
        "cl_serial/cl_protocol_decoder/spi_register_234" BEL
        "cl_serial/cl_protocol_decoder/spi_register_235" BEL
        "cl_serial/cl_protocol_decoder/spi_register_236" BEL
        "cl_serial/cl_protocol_decoder/spi_register_237" BEL
        "cl_serial/cl_protocol_decoder/spi_register_238" BEL
        "cl_serial/cl_protocol_decoder/spi_register_239" BEL
        "cl_serial/cl_protocol_decoder/spi_register_240" BEL
        "cl_serial/cl_protocol_decoder/spi_register_241" BEL
        "cl_serial/cl_protocol_decoder/spi_register_242" BEL
        "cl_serial/cl_protocol_decoder/spi_register_243" BEL
        "cl_serial/cl_protocol_decoder/spi_register_244" BEL
        "cl_serial/cl_protocol_decoder/spi_register_245" BEL
        "cl_serial/cl_protocol_decoder/spi_register_246" BEL
        "cl_serial/cl_protocol_decoder/spi_register_247" BEL
        "cl_serial/cl_protocol_decoder/spi_register_248" BEL
        "cl_serial/cl_protocol_decoder/spi_register_249" BEL
        "cl_serial/cl_protocol_decoder/spi_register_250" BEL
        "cl_serial/cl_protocol_decoder/spi_register_251" BEL
        "cl_serial/cl_protocol_decoder/spi_register_252" BEL
        "cl_serial/cl_protocol_decoder/spi_register_253" BEL
        "cl_serial/cl_protocol_decoder/spi_register_254" BEL
        "cl_serial/cl_protocol_decoder/spi_register_255" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_0" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_1" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_2" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_3" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_4" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_5" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_6" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_7" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_8" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_9" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_start_10" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_0" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_1" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_2" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_3" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_4" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_5" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_6" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_7" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_8" BEL
        "cl_serial/cl_protocol_decoder/reg_timing_addr_9" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_0" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_1" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_2" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_3" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_4" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_5" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_6" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_7" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_8" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_9" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_10" BEL
        "cl_serial/cl_protocol_decoder/reg_window_row_length_11" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_0" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_1" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_2" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_3" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_4" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_5" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_6" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_7" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_8" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_9" BEL
        "cl_serial/cl_protocol_decoder/reg_fot_sig_wr_addr_10" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_0" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_1" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_2" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_3" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_4" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_5" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_6" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_7" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_8" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_9" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_timing_cycle_10" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_0" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_1" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_2" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_3" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_4" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_5" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_6" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_7" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_8" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_wr_addr_9" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_0" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_1" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_2" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_3" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_4" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_5" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_6" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_7" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_8" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_9" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_10" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_11" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_12" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_13" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_14" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_15" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_16" BEL
        "cl_serial/cl_protocol_decoder/timing_bram_din_17" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_0" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_1" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_2" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_3" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_4" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_5" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_6" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_7" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_8" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_9" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_10" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_11" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_12" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_13" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_14" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_15" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_16" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_17" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_18" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_19" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_20" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_21" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_22" BEL
        "cl_serial/cl_protocol_decoder/reg_integration_23" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_0" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_1" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_2" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_3" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_4" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_5" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_6" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_7" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_8" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_9" BEL
        "cl_serial/cl_protocol_decoder/fot_sig_bram_wr_addr_10" PIN
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL "cl_serial/cl_serial_in/rx_cnt_byte_0" BEL
        "cl_serial/cl_serial_in/rx_cnt_byte_1" BEL
        "cl_serial/cl_serial_in/measured_baud_0" BEL
        "cl_serial/cl_serial_in/measured_baud_1" BEL
        "cl_serial/cl_serial_in/measured_baud_2" BEL
        "cl_serial/cl_serial_in/measured_baud_3" BEL
        "cl_serial/cl_serial_in/measured_baud_4" BEL
        "cl_serial/cl_serial_in/measured_baud_5" BEL
        "cl_serial/cl_serial_in/measured_baud_6" BEL
        "cl_serial/cl_serial_in/measured_baud_7" BEL
        "cl_serial/cl_serial_in/measured_baud_8" BEL
        "cl_serial/cl_serial_in/measured_baud_9" BEL
        "cl_serial/cl_serial_in/measured_baud_10" BEL
        "cl_serial/cl_serial_in/measured_baud_11" BEL
        "cl_serial/cl_serial_in/measured_baud_12" BEL
        "cl_serial/cl_serial_in/measured_baud_13" BEL
        "cl_serial/cl_serial_in/measured_baud_14" BEL
        "cl_serial/cl_serial_in/measured_baud_15" BEL
        "cl_serial/cl_serial_in/reg_addr_0" BEL
        "cl_serial/cl_serial_in/reg_addr_1" BEL
        "cl_serial/cl_serial_in/reg_addr_2" BEL
        "cl_serial/cl_serial_in/reg_addr_3" BEL
        "cl_serial/cl_serial_in/reg_addr_4" BEL
        "cl_serial/cl_serial_in/reg_addr_5" BEL
        "cl_serial/cl_serial_in/reg_addr_6" BEL
        "cl_serial/cl_serial_in/reg_addr_7" BEL
        "cl_serial/cl_serial_in/rb2_wen" BEL "cl_serial/cl_serial_in/rb1_wen"
        BEL "cl_serial/cl_serial_in/rb3_wen" BEL
        "cl_serial/cl_serial_in/rb4_wen" BEL
        "cl_serial/cl_serial_in/reg_data_0" BEL
        "cl_serial/cl_serial_in/reg_data_1" BEL
        "cl_serial/cl_serial_in/reg_data_2" BEL
        "cl_serial/cl_serial_in/reg_data_3" BEL
        "cl_serial/cl_serial_in/reg_data_4" BEL
        "cl_serial/cl_serial_in/reg_data_5" BEL
        "cl_serial/cl_serial_in/reg_data_6" BEL
        "cl_serial/cl_serial_in/reg_data_7" BEL
        "cl_serial/cl_serial_in/deglitch_0" BEL
        "cl_serial/cl_serial_in/deglitch_1" BEL
        "cl_serial/cl_serial_in/deglitch_2" BEL
        "cl_serial/cl_serial_in/deglitch_3" BEL
        "cl_serial/cl_serial_in/rx_byte_0" BEL
        "cl_serial/cl_serial_in/rx_byte_1" BEL
        "cl_serial/cl_serial_in/rx_byte_2" BEL
        "cl_serial/cl_serial_in/rx_byte_3" BEL
        "cl_serial/cl_serial_in/rx_byte_4" BEL
        "cl_serial/cl_serial_in/rx_byte_5" BEL
        "cl_serial/cl_serial_in/rx_byte_6" BEL
        "cl_serial/cl_serial_in/rx_byte_7" BEL
        "cl_serial/cl_serial_in/reg_rb_0" BEL
        "cl_serial/cl_serial_in/reg_rb_1" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_0" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_1" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_2" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_3" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_4" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_5" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_6" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_7" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_8" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_9" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_10" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_11" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_12" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_13" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_14" BEL
        "cl_serial/cl_serial_in/rx_cnt_baud_15" BEL
        "cl_serial/cl_serial_in/fsm_sertc_FSM_FFd3" BEL
        "cl_serial/cl_serial_in/rx_cnt_bit_0" BEL
        "cl_serial/cl_serial_in/rx_cnt_bit_1" BEL
        "cl_serial/cl_serial_in/rx_cnt_bit_2" BEL
        "cl_serial/cl_serial_in/fsm_sertc_FSM_FFd2" BEL
        "cl_serial/cl_serial_in/fsm_sertc_FSM_FFd1" BEL
        "cl_serial/cl_serial_in/sertc_deglitch" BEL
        "cl_serial/cl_serial_out/fifo_ren" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_0" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_1" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_2" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_3" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_4" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_5" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_6" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_7" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_8" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_9" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_10" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_11" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_12" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_13" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_14" BEL
        "cl_serial/cl_serial_out/tx_cnt_baud_15" BEL
        "cl_serial/cl_serial_out/tx_cnt_bit_0" BEL
        "cl_serial/cl_serial_out/tx_cnt_bit_1" BEL
        "cl_serial/cl_serial_out/tx_cnt_bit_2" BEL
        "cl_serial/cl_serial_out/fsm_sertfg_FSM_FFd2" BEL
        "cl_serial/cl_serial_out/fsm_sertfg_FSM_FFd1" BEL
        "cl_serial/cl_serial_out/cl_sertfg" BEL "sensor_spi/spi_clk_out" BEL
        "sensor_spi/cmd_wr_sensor_spi_q" BEL "sensor_spi/cmd_rd_sensor_spi_q"
        BEL "sensor_spi/wr_flag" BEL "sensor_spi/rd_flag" BEL
        "sensor_spi/cnt_spi_clk_1" BEL "sensor_spi/cnt_spi_clk_2" BEL
        "sensor_spi/cnt_spi_clk_3" BEL "sensor_spi/cnt_spi_clk_4" BEL
        "sensor_spi/cnt_spi_clk_5" BEL "sensor_spi/cnt_spi_clk_6" BEL
        "sensor_spi/cnt_spi_clk_7" BEL "sensor_spi/cnt_spi_clk_8" BEL
        "sensor_spi/cnt_spi_clk_9" BEL "sensor_spi/fsm_gen_spi_clk_FSM_FFd2"
        BEL "sensor_spi/fsm_gen_spi_clk_FSM_FFd1" BEL
        "sensor_controller/reg_camera_control_q_2" BEL
        "sensor_controller/reg_camera_control_q_3" BEL
        "sensor_controller/reg_camera_control_q_4" BEL
        "sensor_controller/reg_camera_control_q_7" BEL
        "sensor_controller/training_done_q" BEL
        "sensor_controller/cmd_start_training" BEL
        "sensor_controller/frame_req" BEL "sensor_controller/cnt_reset_0" BEL
        "sensor_controller/cnt_reset_1" BEL "sensor_controller/cnt_reset_2"
        BEL "sensor_controller/cnt_reset_3" BEL
        "sensor_controller/cnt_reset_4" BEL "sensor_controller/cnt_reset_5"
        BEL "sensor_controller/cnt_reset_6" BEL
        "sensor_controller/cnt_reset_7" BEL
        "sensor_controller/training_done_qq" BEL
        "sensor_controller/fsm_controller_FSM_FFd1" BEL
        "sensor_controller/fsm_controller_FSM_FFd2" BEL
        "sensor_controller/cnt_frame_req_0" BEL
        "sensor_controller/cnt_frame_req_1" BEL
        "sensor_controller/cnt_frame_req_2" BEL
        "sensor_controller/cnt_frame_req_3" BEL
        "sensor_controller/sensor_reset_n";
TIMEGRP clocking_clk_dcm3_unbuf = BEL "clocking/rst_dcm3_n_pipe_0" BEL
        "clocking/rst_dcm3_n_pipe_1" BEL "clocking/rst_dcm3_n_pipe_2" BEL
        "clocking/rst_dcm3_n_pipe_3" BEL "clocking/rst_dcm3_n_pipe_4" BEL
        "clocking/clk_dcm3_unbuf_BUFG";
PIN clocking/DCM_SP_DCM8_pins<3> = BEL "clocking/DCM_SP_DCM8" PINNAME CLKIN;
PIN clocking/DCM_SP_DCM4_pins<3> = BEL "clocking/DCM_SP_DCM4" PINNAME CLKIN;
PIN clocking/DCM_SP_DCM3_pins<3> = BEL "clocking/DCM_SP_DCM3" PINNAME CLKIN;
PIN clocking/gclk_2_gpio_2/ODDR2_INST_pins<1> = BEL
        "clocking/gclk_2_gpio_2/ODDR2_INST" PINNAME CK0;
PIN clocking/gclk_2_gpio_2/ODDR2_INST_pins<2> = BEL
        "clocking/gclk_2_gpio_2/ODDR2_INST" PINNAME CK1;
TIMEGRP clk_50M = BEL "clocking/BUFG_INPUT_CLOCK" PIN
        "clocking/DCM_SP_DCM8_pins<3>" PIN "clocking/DCM_SP_DCM4_pins<3>" PIN
        "clocking/DCM_SP_DCM3_pins<3>" PIN
        "clocking/gclk_2_gpio_2/ODDR2_INST_pins<1>" PIN
        "clocking/gclk_2_gpio_2/ODDR2_INST_pins<2>" PIN
        "clocking/gclk_2_gpio_2/ODDR2_INST_pins<1>" PIN
        "clocking/gclk_2_gpio_2/ODDR2_INST_pins<2>";
PIN clocking/_i000001/ODDR2_INST_pins<1> = BEL "clocking/_i000001/ODDR2_INST"
        PINNAME CK0;
PIN clocking/_i000001/ODDR2_INST_pins<2> = BEL "clocking/_i000001/ODDR2_INST"
        PINNAME CK1;
TIMEGRP clocking_clk_lvds_sdr_in_unbuf = BEL "clocking/BUFG_INST11" PIN
        "clocking/_i000001/ODDR2_INST_pins<1>" PIN
        "clocking/_i000001/ODDR2_INST_pins<2>" PIN
        "clocking/_i000001/ODDR2_INST_pins<1>" PIN
        "clocking/_i000001/ODDR2_INST_pins<2>";
PIN image_tx/loop[14].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[14].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[14].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[14].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[13].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[13].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[13].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[13].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[12].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[12].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[12].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[12].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[11].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[11].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[11].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[11].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[10].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[10].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[10].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[10].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[9].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[9].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[9].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[9].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[8].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[8].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[8].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[8].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[7].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[7].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[7].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[7].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[6].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[6].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[6].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[6].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[5].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[5].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[5].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[5].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[4].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[4].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[4].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[4].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[3].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[3].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[3].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[3].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[2].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[2].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[2].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[2].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[1].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[1].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[1].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[1].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
PIN image_tx/loop[0].odes2ser_inst/OSERDES2_master_pins<0> = BEL
        "image_tx/loop[0].odes2ser_inst/OSERDES2_master" PINNAME CLK0;
PIN image_tx/loop[0].odes2ser_inst/OSERDES2_slave_pins<0> = BEL
        "image_tx/loop[0].odes2ser_inst/OSERDES2_slave" PINNAME CLK0;
TIMEGRP clocking_clk_txio_unbuf = PIN
        "image_tx/loop[14].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[14].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[13].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[13].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[12].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[12].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[11].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[11].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[10].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[10].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[9].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[9].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[8].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[8].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[7].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[7].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[6].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[6].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[5].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[5].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[4].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[4].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[3].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[3].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[2].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[2].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[1].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[1].odes2ser_inst/OSERDES2_slave_pins<0>" PIN
        "image_tx/loop[0].odes2ser_inst/OSERDES2_master_pins<0>" PIN
        "image_tx/loop[0].odes2ser_inst/OSERDES2_slave_pins<0>";
TS_clk_50M = PERIOD TIMEGRP "clk_50M" 20 ns HIGH 50%;
TS_clk_col_out = PERIOD TIMEGRP "clk_col_out" 20 ns HIGH 50%;
TS_clocking_clk_dcm4_unbuf = PERIOD TIMEGRP "clocking_clk_dcm4_unbuf"
        TS_clk_50M / 0.357142857 HIGH 50%;
TS_clocking_clk_lvds_sdr_in_unbuf = PERIOD TIMEGRP
        "clocking_clk_lvds_sdr_in_unbuf" TS_clk_50M / 3 HIGH 50%;
TS_clocking_clk_dcm3_unbuf = PERIOD TIMEGRP "clocking_clk_dcm3_unbuf"
        TS_clk_50M HIGH 50%;
TS_image_rx_clock_generator_b1_gclk2_unbuf = PERIOD TIMEGRP
        "image_rx_clock_generator_b1_gclk2_unbuf" TS_clk_col_out / 2 HIGH 50%;
TS_image_rx_clock_generator_b1_ioclk_unbuf = PERIOD TIMEGRP
        "image_rx_clock_generator_b1_ioclk_unbuf" TS_clk_col_out / 12 HIGH
        50%;
TS_clocking_clk_txg_unbuf = PERIOD TIMEGRP "clocking_clk_txg_unbuf"
        TS_clk_col_out / 1.5 HIGH 50%;
TS_clocking_clk_txio_unbuf = PERIOD TIMEGRP "clocking_clk_txio_unbuf"
        TS_clk_col_out / 10.5 HIGH 50%;
SCHEMATIC END;

