
${HEADER}

library ieee;
use ieee.std_logic_1164.all;

entity ${object.name} is 
port (
    clk			: in	  std_logic); 
     
end ${object.name};     
        







