// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "11/06/2012 14:57:44"

// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	SEG_OUT,
	SEG_SEL,
	CLK,
	N_RST);
output 	[63:0] SEG_OUT;
output 	[7:0] SEG_SEL;
input 	CLK;
input 	N_RST;

// Design Ports Information
// SEG_OUT[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[1]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[2]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[3]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[4]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[5]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[6]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[7]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[8]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[9]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[10]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[11]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[12]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[13]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[14]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[15]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[16]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[17]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[18]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[19]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[20]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[21]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[22]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[23]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[24]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[25]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[26]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[27]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[28]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[29]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[30]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[31]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[32]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[33]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[34]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[35]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[36]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[37]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[38]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[39]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[40]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[41]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[42]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[43]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[44]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[45]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[46]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[47]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[48]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[49]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[50]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[51]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[52]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[53]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[54]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[55]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[56]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[57]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[58]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[59]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[60]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[61]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[62]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[63]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[0]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[1]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[2]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[4]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[5]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[6]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[7]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N_RST	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_top_v.sdo");
// synopsys translate_on

wire \N_RST~combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~2_combout ;
wire \ir[25]~0_combout ;
wire \Decoder1~1_combout ;
wire \alu|Add0~0_combout ;
wire \Mux2~0_combout ;
wire \CLK~combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~5_combout ;
wire \alu|Add0~7 ;
wire \alu|Add0~7COUT1_186 ;
wire \alu|Add0~12 ;
wire \alu|Add0~12COUT1_188 ;
wire \alu|Add0~17 ;
wire \alu|Add0~17COUT1_190 ;
wire \alu|Add0~37 ;
wire \alu|Add0~37COUT1_192 ;
wire \alu|Add0~32 ;
wire \alu|Add0~27 ;
wire \alu|Add0~27COUT1_194 ;
wire \alu|Add0~22 ;
wire \alu|Add0~22COUT1_196 ;
wire \alu|Add0~57 ;
wire \alu|Add0~57COUT1_198 ;
wire \alu|Add0~52 ;
wire \alu|Add0~52COUT1_200 ;
wire \alu|Add0~47 ;
wire \alu|Add0~40_combout ;
wire \dr[1]~0 ;
wire \dr[1]~1_combout ;
wire \register|rf[0][11]~regout ;
wire \alu|Add0~45_combout ;
wire \register|rf[0][10]~regout ;
wire \alu|Add0~50_combout ;
wire \register|rf[0][9]~regout ;
wire \alu|Add0~55_combout ;
wire \register|rf[0][8]~regout ;
wire \alu|Add0~25_combout ;
wire \register|rf[0][6]~regout ;
wire \alu|Add0~30_combout ;
wire \register|rf[0][5]~regout ;
wire \alu|Add0~20_combout ;
wire \register|rf[0][7]~regout ;
wire \alu|Add0~35_combout ;
wire \register|rf[0][4]~regout ;
wire \register|rf[0][1]~regout ;
wire \register|rf[0][0]~regout ;
wire \alu|Add0~10_combout ;
wire \register|rf[0][2]~regout ;
wire \alu|Add0~15_combout ;
wire \register|rf[0][3]~regout ;
wire \Decoder9~1 ;
wire \Decoder66~0 ;
wire \Decoder66~1 ;
wire \Selector84~0 ;
wire \Decoder66~3 ;
wire \Decoder66~2 ;
wire \Decoder9~0 ;
wire \Decoder9~2 ;
wire \Selector88~0_combout ;
wire \Selector82~2_combout ;
wire \Selector85~0_combout ;
wire \Decoder9~3_combout ;
wire \Decoder9~4_combout ;
wire \Selector87~0_combout ;
wire \Decoder9~5_combout ;
wire \Selector85~1_combout ;
wire \Selector86~0_combout ;
wire \Selector86~1_combout ;
wire \Selector85~2_combout ;
wire \Selector85~3_combout ;
wire \Selector84~1_combout ;
wire \WideOr53~0_combout ;
wire \Selector84~2 ;
wire \Selector84~3_combout ;
wire \Selector84~4_combout ;
wire \Selector84~5_combout ;
wire \WideOr52~0_combout ;
wire \Selector83~0_combout ;
wire \Selector82~4_combout ;
wire \Selector82~3_combout ;
wire \Selector81~0 ;
wire \Selector81~1_combout ;
wire \WideOr49~0 ;
wire \Selector80~0_combout ;
wire \WideOr48~0 ;
wire \Selector79~0_combout ;
wire \WideOr47~0 ;
wire \Selector78~0_combout ;
wire \WideOr46~0_combout ;
wire \Selector77~0_combout ;
wire \WideOr45~0_combout ;
wire \Selector76~0_combout ;
wire \WideOr44~0_combout ;
wire \Selector75~0_combout ;
wire \Selector74~0 ;
wire \Selector74~1_combout ;
wire \WideOr42~0 ;
wire \Selector73~0_combout ;
wire \WideOr41~0 ;
wire \Selector72~0_combout ;
wire \WideOr40~0 ;
wire \Selector71~0_combout ;
wire \WideOr39~0_combout ;
wire \Selector70~0_combout ;
wire \WideOr38~0_combout ;
wire \Selector69~0_combout ;
wire \WideOr37~0_combout ;
wire \Selector68~0_combout ;
wire \alu|Add0~42 ;
wire \alu|Add0~42COUT1_202 ;
wire \alu|Add0~77 ;
wire \alu|Add0~77COUT1_204 ;
wire \alu|Add0~72 ;
wire \alu|Add0~72COUT1_206 ;
wire \alu|Add0~67 ;
wire \alu|Add0~67COUT1_208 ;
wire \alu|Add0~60_combout ;
wire \register|rf[0][15]~regout ;
wire \alu|Add0~70_combout ;
wire \register|rf[0][13]~regout ;
wire \alu|Add0~65_combout ;
wire \register|rf[0][14]~regout ;
wire \alu|Add0~75_combout ;
wire \register|rf[0][12]~regout ;
wire \Selector67~0 ;
wire \Selector67~1_combout ;
wire \WideOr35~0 ;
wire \Selector66~0_combout ;
wire \WideOr34~0 ;
wire \Selector65~0_combout ;
wire \WideOr33~0 ;
wire \Selector64~0_combout ;
wire \WideOr32~0_combout ;
wire \Selector63~0_combout ;
wire \WideOr31~0_combout ;
wire \Selector62~0_combout ;
wire \WideOr30~0_combout ;
wire \Selector61~0_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~97 ;
wire \alu|Add0~97COUT1_210 ;
wire \alu|Add0~90_combout ;
wire \register|rf[0][17]~regout ;
wire \alu|Add0~92 ;
wire \alu|Add0~92COUT1_212 ;
wire \alu|Add0~85_combout ;
wire \register|rf[0][18]~regout ;
wire \alu|Add0~87 ;
wire \alu|Add0~87COUT1_214 ;
wire \alu|Add0~80_combout ;
wire \register|rf[0][19]~regout ;
wire \alu|Add0~95_combout ;
wire \register|rf[0][16]~regout ;
wire \Selector60~0 ;
wire \Selector60~1_combout ;
wire \WideOr28~0 ;
wire \Selector59~0_combout ;
wire \WideOr27~0 ;
wire \Selector58~0_combout ;
wire \WideOr26~0 ;
wire \Selector57~0_combout ;
wire \WideOr25~0_combout ;
wire \Selector56~0_combout ;
wire \WideOr24~0_combout ;
wire \Selector55~0_combout ;
wire \WideOr23~0_combout ;
wire \Selector54~0_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~82COUT1_216 ;
wire \alu|Add0~117 ;
wire \alu|Add0~110_combout ;
wire \register|rf[0][21]~regout ;
wire \alu|Add0~112 ;
wire \alu|Add0~112COUT1_218 ;
wire \alu|Add0~107 ;
wire \alu|Add0~107COUT1_220 ;
wire \alu|Add0~100_combout ;
wire \register|rf[0][23]~regout ;
wire \alu|Add0~105_combout ;
wire \register|rf[0][22]~regout ;
wire \alu|Add0~115_combout ;
wire \register|rf[0][20]~regout ;
wire \Selector53~0 ;
wire \Selector53~1_combout ;
wire \WideOr21~0 ;
wire \Selector52~0_combout ;
wire \WideOr20~0 ;
wire \Selector51~0_combout ;
wire \WideOr19~0 ;
wire \Selector50~0_combout ;
wire \WideOr18~0_combout ;
wire \Selector49~0_combout ;
wire \WideOr17~0_combout ;
wire \Selector48~0_combout ;
wire \WideOr16~0_combout ;
wire \Selector47~0_combout ;
wire \alu|Add0~102 ;
wire \alu|Add0~102COUT1_222 ;
wire \alu|Add0~137 ;
wire \alu|Add0~137COUT1_224 ;
wire \alu|Add0~130_combout ;
wire \register|rf[0][25]~regout ;
wire \alu|Add0~135_combout ;
wire \register|rf[0][24]~regout ;
wire \alu|Add0~132 ;
wire \alu|Add0~127 ;
wire \alu|Add0~127COUT1_226 ;
wire \alu|Add0~120_combout ;
wire \register|rf[0][27]~regout ;
wire \alu|Add0~125_combout ;
wire \register|rf[0][26]~regout ;
wire \Selector46~0 ;
wire \Selector46~1_combout ;
wire \WideOr14~0 ;
wire \Selector45~0_combout ;
wire \WideOr13~0 ;
wire \Selector44~0_combout ;
wire \WideOr12~0 ;
wire \Selector43~0_combout ;
wire \WideOr11~0_combout ;
wire \Selector42~0_combout ;
wire \WideOr10~0_combout ;
wire \Selector41~0_combout ;
wire \WideOr9~0_combout ;
wire \Selector40~0_combout ;
wire \alu|Add0~122 ;
wire \alu|Add0~122COUT1_228 ;
wire \alu|Add0~157 ;
wire \alu|Add0~157COUT1_230 ;
wire \alu|Add0~150_combout ;
wire \register|rf[0][29]~regout ;
wire \alu|Add0~152 ;
wire \alu|Add0~152COUT1_232 ;
wire \alu|Add0~147 ;
wire \alu|Add0~140_combout ;
wire \register|rf[0][31]~regout ;
wire \alu|Add0~145_combout ;
wire \register|rf[0][30]~regout ;
wire \alu|Add0~155_combout ;
wire \register|rf[0][28]~regout ;
wire \Selector39~0 ;
wire \Selector39~1_combout ;
wire \WideOr7~0 ;
wire \Selector38~0_combout ;
wire \WideOr6~0 ;
wire \Selector37~0_combout ;
wire \WideOr5~0 ;
wire \Selector36~0_combout ;
wire \WideOr4~0_combout ;
wire \Selector35~0_combout ;
wire \WideOr3~0_combout ;
wire \Selector34~0_combout ;
wire \WideOr2~0_combout ;
wire \Selector33~0_combout ;
wire [2:0] \pg|n_rst_d ;
wire [4:0] \pg|phase ;
wire [31:0] dr;
wire [31:0] ir;
wire [7:0] r_controller;
wire [31:0] sr;
wire [2:0] teststate;
wire [31:0] tr;
wire [31:0] \memory|altsyncram_component|auto_generated|q_b ;

wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [3:0] \memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \memory|altsyncram_component|auto_generated|q_b [0] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [1] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [2] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [3] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [7] = \memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [6] = \memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [5] = \memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [4] = \memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [11] = \memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [10] = \memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [9] = \memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [8] = \memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [15] = \memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [14] = \memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [13] = \memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [12] = \memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [19] = \memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [18] = \memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [17] = \memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [16] = \memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [23] = \memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [22] = \memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [21] = \memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [20] = \memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [27] = \memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [26] = \memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [25] = \memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [24] = \memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];

assign \memory|altsyncram_component|auto_generated|q_b [31] = \memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [30] = \memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [29] = \memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [28] = \memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [3];

// Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \N_RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N_RST~combout ),
	.regout(),
	.padio(N_RST));
// synopsys translate_off
defparam \N_RST~I .input_async_reset = "none";
defparam \N_RST~I .input_power_up = "low";
defparam \N_RST~I .input_register_mode = "none";
defparam \N_RST~I .input_sync_reset = "none";
defparam \N_RST~I .oe_async_reset = "none";
defparam \N_RST~I .oe_power_up = "low";
defparam \N_RST~I .oe_register_mode = "none";
defparam \N_RST~I .oe_sync_reset = "none";
defparam \N_RST~I .operation_mode = "input";
defparam \N_RST~I .output_async_reset = "none";
defparam \N_RST~I .output_power_up = "low";
defparam \N_RST~I .output_register_mode = "none";
defparam \N_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X20_Y9_N5
cyclone_lcell \pg|n_rst_d[0] (
// Equation(s):
// \pg|n_rst_d [0] = DFFEAS((((\N_RST~combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\N_RST~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[0] .lut_mask = "ff00";
defparam \pg|n_rst_d[0] .operation_mode = "normal";
defparam \pg|n_rst_d[0] .output_mode = "reg_only";
defparam \pg|n_rst_d[0] .register_cascade_mode = "off";
defparam \pg|n_rst_d[0] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N6
cyclone_lcell \pg|n_rst_d[1] (
// Equation(s):
// \pg|n_rst_d [1] = DFFEAS((((\pg|n_rst_d [0]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pg|n_rst_d [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[1] .lut_mask = "ff00";
defparam \pg|n_rst_d[1] .operation_mode = "normal";
defparam \pg|n_rst_d[1] .output_mode = "reg_only";
defparam \pg|n_rst_d[1] .register_cascade_mode = "off";
defparam \pg|n_rst_d[1] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N3
cyclone_lcell \pg|n_rst_d[2] (
// Equation(s):
// \pg|n_rst_d [2] = DFFEAS((((\pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pg|n_rst_d [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[2] .lut_mask = "ff00";
defparam \pg|n_rst_d[2] .operation_mode = "normal";
defparam \pg|n_rst_d[2] .output_mode = "reg_only";
defparam \pg|n_rst_d[2] .register_cascade_mode = "off";
defparam \pg|n_rst_d[2] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N5
cyclone_lcell \pg|phase[2] (
// Equation(s):
// \pg|phase [2] = DFFEAS((\pg|phase [1] & ((\pg|n_rst_d [2]) # ((!\pg|n_rst_d [1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(\pg|phase [1]),
	.datac(vcc),
	.datad(\pg|n_rst_d [1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[2] .lut_mask = "88cc";
defparam \pg|phase[2] .operation_mode = "normal";
defparam \pg|phase[2] .output_mode = "reg_only";
defparam \pg|phase[2] .register_cascade_mode = "off";
defparam \pg|phase[2] .sum_lutc_input = "datac";
defparam \pg|phase[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N7
cyclone_lcell \pg|phase[3] (
// Equation(s):
// \pg|phase [3] = DFFEAS((\pg|phase [2] & ((\pg|n_rst_d [2]) # ((!\pg|n_rst_d [1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(\pg|phase [2]),
	.datac(vcc),
	.datad(\pg|n_rst_d [1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[3] .lut_mask = "88cc";
defparam \pg|phase[3] .operation_mode = "normal";
defparam \pg|phase[3] .output_mode = "reg_only";
defparam \pg|phase[3] .register_cascade_mode = "off";
defparam \pg|phase[3] .sum_lutc_input = "datac";
defparam \pg|phase[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y9_N4
cyclone_lcell \pg|phase[4] (
// Equation(s):
// \pg|phase [4] = DFFEAS((\pg|phase [3] & (((\pg|n_rst_d [2])) # (!\pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [1]),
	.datab(\pg|phase [3]),
	.datac(vcc),
	.datad(\pg|n_rst_d [2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[4] .lut_mask = "cc44";
defparam \pg|phase[4] .operation_mode = "normal";
defparam \pg|phase[4] .output_mode = "reg_only";
defparam \pg|phase[4] .register_cascade_mode = "off";
defparam \pg|phase[4] .sum_lutc_input = "datac";
defparam \pg|phase[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N1
cyclone_lcell \pg|phase[0] (
// Equation(s):
// \pg|phase [0] = DFFEAS((\pg|phase [4]) # ((!\pg|n_rst_d [2] & ((\pg|n_rst_d [1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(\pg|phase [4]),
	.datac(vcc),
	.datad(\pg|n_rst_d [1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[0] .lut_mask = "ddcc";
defparam \pg|phase[0] .operation_mode = "normal";
defparam \pg|phase[0] .output_mode = "reg_only";
defparam \pg|phase[0] .register_cascade_mode = "off";
defparam \pg|phase[0] .sum_lutc_input = "datac";
defparam \pg|phase[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N3
cyclone_lcell \pg|phase[1] (
// Equation(s):
// \pg|phase [1] = DFFEAS((\pg|phase [0] & (((\pg|n_rst_d [2])) # (!\pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|phase [0]),
	.datab(\pg|n_rst_d [1]),
	.datac(vcc),
	.datad(\pg|n_rst_d [2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[1] .lut_mask = "aa22";
defparam \pg|phase[1] .operation_mode = "normal";
defparam \pg|phase[1] .output_mode = "reg_only";
defparam \pg|phase[1] .register_cascade_mode = "off";
defparam \pg|phase[1] .sum_lutc_input = "datac";
defparam \pg|phase[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N9
cyclone_lcell \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ((!\pg|phase [2] & (!\pg|phase [3] & !\pg|phase [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pg|phase [2]),
	.datac(\pg|phase [3]),
	.datad(\pg|phase [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = "0003";
defparam \Decoder1~0 .operation_mode = "normal";
defparam \Decoder1~0 .output_mode = "comb_only";
defparam \Decoder1~0 .register_cascade_mode = "off";
defparam \Decoder1~0 .sum_lutc_input = "datac";
defparam \Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N4
cyclone_lcell \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = (!\pg|phase [1] & (!\pg|phase [0] & ((\Decoder1~0_combout ))))

	.clk(gnd),
	.dataa(\pg|phase [1]),
	.datab(\pg|phase [0]),
	.datac(vcc),
	.datad(\Decoder1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder1~2 .lut_mask = "1100";
defparam \Decoder1~2 .operation_mode = "normal";
defparam \Decoder1~2 .output_mode = "comb_only";
defparam \Decoder1~2 .register_cascade_mode = "off";
defparam \Decoder1~2 .sum_lutc_input = "datac";
defparam \Decoder1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
cyclone_lcell \teststate[0] (
// Equation(s):
// teststate[0] = DFFEAS(((!teststate[0] & ((teststate[2]) # (!teststate[1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(teststate[0]),
	.datac(teststate[1]),
	.datad(teststate[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(teststate[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \teststate[0] .lut_mask = "3303";
defparam \teststate[0] .operation_mode = "normal";
defparam \teststate[0] .output_mode = "reg_only";
defparam \teststate[0] .register_cascade_mode = "off";
defparam \teststate[0] .sum_lutc_input = "datac";
defparam \teststate[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
cyclone_lcell \teststate[1] (
// Equation(s):
// teststate[1] = DFFEAS(((teststate[0] & (!teststate[1])) # (!teststate[0] & (teststate[1] & teststate[2]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(teststate[0]),
	.datac(teststate[1]),
	.datad(teststate[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(teststate[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \teststate[1] .lut_mask = "3c0c";
defparam \teststate[1] .operation_mode = "normal";
defparam \teststate[1] .output_mode = "reg_only";
defparam \teststate[1] .register_cascade_mode = "off";
defparam \teststate[1] .sum_lutc_input = "datac";
defparam \teststate[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
cyclone_lcell \teststate[2] (
// Equation(s):
// teststate[2] = DFFEAS(teststate[2] $ (((teststate[1] & (teststate[0] & \Decoder1~2_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(teststate[2]),
	.datab(teststate[1]),
	.datac(teststate[0]),
	.datad(\Decoder1~2_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(teststate[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \teststate[2] .lut_mask = "6aaa";
defparam \teststate[2] .operation_mode = "normal";
defparam \teststate[2] .output_mode = "reg_only";
defparam \teststate[2] .register_cascade_mode = "off";
defparam \teststate[2] .sum_lutc_input = "datac";
defparam \teststate[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
cyclone_lcell \ir[25]~0 (
// Equation(s):
// \ir[25]~0_combout  = (!teststate[2] & (\Decoder1~2_combout  & ((!teststate[1]) # (!teststate[0]))))

	.clk(gnd),
	.dataa(teststate[2]),
	.datab(teststate[0]),
	.datac(teststate[1]),
	.datad(\Decoder1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir[25]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir[25]~0 .lut_mask = "1500";
defparam \ir[25]~0 .operation_mode = "normal";
defparam \ir[25]~0 .output_mode = "comb_only";
defparam \ir[25]~0 .register_cascade_mode = "off";
defparam \ir[25]~0 .sum_lutc_input = "datac";
defparam \ir[25]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
cyclone_lcell \ir[16] (
// Equation(s):
// ir[16] = DFFEAS(VCC, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \ir[25]~0_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir[25]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(ir[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir[16] .lut_mask = "ffff";
defparam \ir[16] .operation_mode = "normal";
defparam \ir[16] .output_mode = "reg_only";
defparam \ir[16] .register_cascade_mode = "off";
defparam \ir[16] .sum_lutc_input = "datac";
defparam \ir[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N5
cyclone_lcell \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!\pg|phase [1] & (\Decoder1~0_combout  & ((\pg|phase [0]))))

	.clk(gnd),
	.dataa(\pg|phase [1]),
	.datab(\Decoder1~0_combout ),
	.datac(vcc),
	.datad(\pg|phase [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = "4400";
defparam \Decoder1~1 .operation_mode = "normal";
defparam \Decoder1~1 .output_mode = "comb_only";
defparam \Decoder1~1 .register_cascade_mode = "off";
defparam \Decoder1~1 .sum_lutc_input = "datac";
defparam \Decoder1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
cyclone_lcell \sr[0] (
// Equation(s):
// sr[0] = DFFEAS((((ir[16])) # (!\register|rf[0][0]~regout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][0]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[0] .lut_mask = "ff33";
defparam \sr[0] .operation_mode = "normal";
defparam \sr[0] .output_mode = "reg_only";
defparam \sr[0] .register_cascade_mode = "off";
defparam \sr[0] .sum_lutc_input = "datac";
defparam \sr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
cyclone_lcell \tr[0] (
// Equation(s):
// tr[0] = DFFEAS((((!\register|rf[0][0]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][0]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[0] .lut_mask = "00ff";
defparam \tr[0] .operation_mode = "normal";
defparam \tr[0] .output_mode = "reg_only";
defparam \tr[0] .register_cascade_mode = "off";
defparam \tr[0] .sum_lutc_input = "datac";
defparam \tr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
cyclone_lcell \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = sr[0] $ ((tr[0]))
// \alu|Add0~2  = CARRY((sr[0] & (tr[0])))

	.clk(gnd),
	.dataa(sr[0]),
	.datab(tr[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~0_combout ),
	.regout(),
	.cout(\alu|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = "6688";
defparam \alu|Add0~0 .operation_mode = "arithmetic";
defparam \alu|Add0~0 .output_mode = "comb_only";
defparam \alu|Add0~0 .register_cascade_mode = "off";
defparam \alu|Add0~0 .sum_lutc_input = "datac";
defparam \alu|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
cyclone_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((teststate[0]) # ((teststate[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(teststate[0]),
	.datac(teststate[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "fcfc";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
cyclone_lcell \ir[25] (
// Equation(s):
// ir[25] = DFFEAS((((!\Mux2~0_combout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \ir[25]~0_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux2~0_combout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir[25]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(ir[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir[25] .lut_mask = "0f0f";
defparam \ir[25] .operation_mode = "normal";
defparam \ir[25] .output_mode = "reg_only";
defparam \ir[25] .register_cascade_mode = "off";
defparam \ir[25] .sum_lutc_input = "datac";
defparam \ir[25] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X16_Y10_N1
cyclone_lcell \tr[1] (
// Equation(s):
// tr[1] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][1]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][1]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[1] .lut_mask = "0000";
defparam \tr[1] .operation_mode = "normal";
defparam \tr[1] .output_mode = "reg_only";
defparam \tr[1] .register_cascade_mode = "off";
defparam \tr[1] .sum_lutc_input = "datac";
defparam \tr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N5
cyclone_lcell \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_combout  = tr[1] $ (sr[1] $ ((\alu|Add0~2 )))
// \alu|Add0~7  = CARRY((tr[1] & (!sr[1] & !\alu|Add0~2 )) # (!tr[1] & ((!\alu|Add0~2 ) # (!sr[1]))))
// \alu|Add0~7COUT1_186  = CARRY((tr[1] & (!sr[1] & !\alu|Add0~2 )) # (!tr[1] & ((!\alu|Add0~2 ) # (!sr[1]))))

	.clk(gnd),
	.dataa(tr[1]),
	.datab(sr[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~7 ),
	.cout1(\alu|Add0~7COUT1_186 ));
// synopsys translate_off
defparam \alu|Add0~5 .cin_used = "true";
defparam \alu|Add0~5 .lut_mask = "9617";
defparam \alu|Add0~5 .operation_mode = "arithmetic";
defparam \alu|Add0~5 .output_mode = "comb_only";
defparam \alu|Add0~5 .register_cascade_mode = "off";
defparam \alu|Add0~5 .sum_lutc_input = "cin";
defparam \alu|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
cyclone_lcell \sr[2] (
// Equation(s):
// sr[2] = DFFEAS(((\register|rf[0][2]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][2]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[2] .lut_mask = "00cc";
defparam \sr[2] .operation_mode = "normal";
defparam \sr[2] .output_mode = "reg_only";
defparam \sr[2] .register_cascade_mode = "off";
defparam \sr[2] .sum_lutc_input = "datac";
defparam \sr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
cyclone_lcell \sr[3] (
// Equation(s):
// sr[3] = DFFEAS(((\register|rf[0][3]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][3]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[3] .lut_mask = "00cc";
defparam \sr[3] .operation_mode = "normal";
defparam \sr[3] .output_mode = "reg_only";
defparam \sr[3] .register_cascade_mode = "off";
defparam \sr[3] .sum_lutc_input = "datac";
defparam \sr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
cyclone_lcell \tr[5] (
// Equation(s):
// tr[5] = DFFEAS((((\register|rf[0][5]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][5]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[5] .lut_mask = "ff00";
defparam \tr[5] .operation_mode = "normal";
defparam \tr[5] .output_mode = "reg_only";
defparam \tr[5] .register_cascade_mode = "off";
defparam \tr[5] .sum_lutc_input = "datac";
defparam \tr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
cyclone_lcell \tr[7] (
// Equation(s):
// tr[7] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][7]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][7]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[7] .lut_mask = "0000";
defparam \tr[7] .operation_mode = "normal";
defparam \tr[7] .output_mode = "reg_only";
defparam \tr[7] .register_cascade_mode = "off";
defparam \tr[7] .sum_lutc_input = "datac";
defparam \tr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N1
cyclone_lcell \sr[5] (
// Equation(s):
// sr[5] = DFFEAS(((!ir[16] & ((\register|rf[0][5]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(vcc),
	.datad(\register|rf[0][5]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[5] .lut_mask = "3300";
defparam \sr[5] .operation_mode = "normal";
defparam \sr[5] .output_mode = "reg_only";
defparam \sr[5] .register_cascade_mode = "off";
defparam \sr[5] .sum_lutc_input = "datac";
defparam \sr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
cyclone_lcell \tr[6] (
// Equation(s):
// tr[6] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][6]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][6]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[6] .lut_mask = "0000";
defparam \tr[6] .operation_mode = "normal";
defparam \tr[6] .output_mode = "reg_only";
defparam \tr[6] .register_cascade_mode = "off";
defparam \tr[6] .sum_lutc_input = "datac";
defparam \tr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N5
cyclone_lcell \sr[7] (
// Equation(s):
// sr[7] = DFFEAS(((\register|rf[0][7]~regout  & (!ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][7]~regout ),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[7] .lut_mask = "0c0c";
defparam \sr[7] .operation_mode = "normal";
defparam \sr[7] .output_mode = "reg_only";
defparam \sr[7] .register_cascade_mode = "off";
defparam \sr[7] .sum_lutc_input = "datac";
defparam \sr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
cyclone_lcell \tr[10] (
// Equation(s):
// tr[10] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][10]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][10]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[10] .lut_mask = "0000";
defparam \tr[10] .operation_mode = "normal";
defparam \tr[10] .output_mode = "reg_only";
defparam \tr[10] .register_cascade_mode = "off";
defparam \tr[10] .sum_lutc_input = "datac";
defparam \tr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y5_N1
cyclone_lcell \sr[9] (
// Equation(s):
// sr[9] = DFFEAS((((\register|rf[0][9]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][9]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[9] .lut_mask = "00f0";
defparam \sr[9] .operation_mode = "normal";
defparam \sr[9] .output_mode = "reg_only";
defparam \sr[9] .register_cascade_mode = "off";
defparam \sr[9] .sum_lutc_input = "datac";
defparam \sr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
cyclone_lcell \tr[9] (
// Equation(s):
// tr[9] = DFFEAS((((\register|rf[0][9]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][9]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[9] .lut_mask = "ff00";
defparam \tr[9] .operation_mode = "normal";
defparam \tr[9] .output_mode = "reg_only";
defparam \tr[9] .register_cascade_mode = "off";
defparam \tr[9] .sum_lutc_input = "datac";
defparam \tr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
cyclone_lcell \tr[8] (
// Equation(s):
// tr[8] = DFFEAS((((\register|rf[0][8]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][8]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[8] .lut_mask = "ff00";
defparam \tr[8] .operation_mode = "normal";
defparam \tr[8] .output_mode = "reg_only";
defparam \tr[8] .register_cascade_mode = "off";
defparam \tr[8] .sum_lutc_input = "datac";
defparam \tr[8] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y8
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[8],tr[9],tr[10],tr[11]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X15_Y8_N1
cyclone_lcell \sr[11] (
// Equation(s):
// sr[11] = DFFEAS(((\register|rf[0][11]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][11]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[11] .lut_mask = "00cc";
defparam \sr[11] .operation_mode = "normal";
defparam \sr[11] .output_mode = "reg_only";
defparam \sr[11] .register_cascade_mode = "off";
defparam \sr[11] .sum_lutc_input = "datac";
defparam \sr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
cyclone_lcell \sr[10] (
// Equation(s):
// sr[10] = DFFEAS((((\register|rf[0][10]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][10]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[10] .lut_mask = "00f0";
defparam \sr[10] .operation_mode = "normal";
defparam \sr[10] .output_mode = "reg_only";
defparam \sr[10] .register_cascade_mode = "off";
defparam \sr[10] .sum_lutc_input = "datac";
defparam \sr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
cyclone_lcell \tr[4] (
// Equation(s):
// tr[4] = DFFEAS((((\register|rf[0][4]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][4]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[4] .lut_mask = "ff00";
defparam \tr[4] .operation_mode = "normal";
defparam \tr[4] .output_mode = "reg_only";
defparam \tr[4] .register_cascade_mode = "off";
defparam \tr[4] .sum_lutc_input = "datac";
defparam \tr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
cyclone_lcell \tr[3] (
// Equation(s):
// tr[3] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][3]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][3]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[3] .lut_mask = "0000";
defparam \tr[3] .operation_mode = "normal";
defparam \tr[3] .output_mode = "reg_only";
defparam \tr[3] .register_cascade_mode = "off";
defparam \tr[3] .sum_lutc_input = "datac";
defparam \tr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N4
cyclone_lcell \tr[2] (
// Equation(s):
// tr[2] = DFFEAS((((\register|rf[0][2]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][2]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[2] .lut_mask = "ff00";
defparam \tr[2] .operation_mode = "normal";
defparam \tr[2] .output_mode = "reg_only";
defparam \tr[2] .register_cascade_mode = "off";
defparam \tr[2] .sum_lutc_input = "datac";
defparam \tr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
cyclone_lcell \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = sr[2] $ (tr[2] $ ((!(!\alu|Add0~2  & \alu|Add0~7 ) # (\alu|Add0~2  & \alu|Add0~7COUT1_186 ))))
// \alu|Add0~12  = CARRY((sr[2] & ((tr[2]) # (!\alu|Add0~7 ))) # (!sr[2] & (tr[2] & !\alu|Add0~7 )))
// \alu|Add0~12COUT1_188  = CARRY((sr[2] & ((tr[2]) # (!\alu|Add0~7COUT1_186 ))) # (!sr[2] & (tr[2] & !\alu|Add0~7COUT1_186 )))

	.clk(gnd),
	.dataa(sr[2]),
	.datab(tr[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~2 ),
	.cin0(\alu|Add0~7 ),
	.cin1(\alu|Add0~7COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~12 ),
	.cout1(\alu|Add0~12COUT1_188 ));
// synopsys translate_off
defparam \alu|Add0~10 .cin0_used = "true";
defparam \alu|Add0~10 .cin1_used = "true";
defparam \alu|Add0~10 .cin_used = "true";
defparam \alu|Add0~10 .lut_mask = "698e";
defparam \alu|Add0~10 .operation_mode = "arithmetic";
defparam \alu|Add0~10 .output_mode = "comb_only";
defparam \alu|Add0~10 .register_cascade_mode = "off";
defparam \alu|Add0~10 .sum_lutc_input = "cin";
defparam \alu|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
cyclone_lcell \alu|Add0~15 (
// Equation(s):
// \alu|Add0~15_combout  = sr[3] $ (tr[3] $ (((!\alu|Add0~2  & \alu|Add0~12 ) # (\alu|Add0~2  & \alu|Add0~12COUT1_188 ))))
// \alu|Add0~17  = CARRY((sr[3] & (!tr[3] & !\alu|Add0~12 )) # (!sr[3] & ((!\alu|Add0~12 ) # (!tr[3]))))
// \alu|Add0~17COUT1_190  = CARRY((sr[3] & (!tr[3] & !\alu|Add0~12COUT1_188 )) # (!sr[3] & ((!\alu|Add0~12COUT1_188 ) # (!tr[3]))))

	.clk(gnd),
	.dataa(sr[3]),
	.datab(tr[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~2 ),
	.cin0(\alu|Add0~12 ),
	.cin1(\alu|Add0~12COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~17 ),
	.cout1(\alu|Add0~17COUT1_190 ));
// synopsys translate_off
defparam \alu|Add0~15 .cin0_used = "true";
defparam \alu|Add0~15 .cin1_used = "true";
defparam \alu|Add0~15 .cin_used = "true";
defparam \alu|Add0~15 .lut_mask = "9617";
defparam \alu|Add0~15 .operation_mode = "arithmetic";
defparam \alu|Add0~15 .output_mode = "comb_only";
defparam \alu|Add0~15 .register_cascade_mode = "off";
defparam \alu|Add0~15 .sum_lutc_input = "cin";
defparam \alu|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
cyclone_lcell \alu|Add0~35 (
// Equation(s):
// \alu|Add0~35_combout  = tr[4] $ (sr[4] $ ((!(!\alu|Add0~2  & \alu|Add0~17 ) # (\alu|Add0~2  & \alu|Add0~17COUT1_190 ))))
// \alu|Add0~37  = CARRY((tr[4] & ((sr[4]) # (!\alu|Add0~17 ))) # (!tr[4] & (sr[4] & !\alu|Add0~17 )))
// \alu|Add0~37COUT1_192  = CARRY((tr[4] & ((sr[4]) # (!\alu|Add0~17COUT1_190 ))) # (!tr[4] & (sr[4] & !\alu|Add0~17COUT1_190 )))

	.clk(gnd),
	.dataa(tr[4]),
	.datab(sr[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~2 ),
	.cin0(\alu|Add0~17 ),
	.cin1(\alu|Add0~17COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~37 ),
	.cout1(\alu|Add0~37COUT1_192 ));
// synopsys translate_off
defparam \alu|Add0~35 .cin0_used = "true";
defparam \alu|Add0~35 .cin1_used = "true";
defparam \alu|Add0~35 .cin_used = "true";
defparam \alu|Add0~35 .lut_mask = "698e";
defparam \alu|Add0~35 .operation_mode = "arithmetic";
defparam \alu|Add0~35 .output_mode = "comb_only";
defparam \alu|Add0~35 .register_cascade_mode = "off";
defparam \alu|Add0~35 .sum_lutc_input = "cin";
defparam \alu|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
cyclone_lcell \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = tr[5] $ (sr[5] $ (((!\alu|Add0~2  & \alu|Add0~37 ) # (\alu|Add0~2  & \alu|Add0~37COUT1_192 ))))
// \alu|Add0~32  = CARRY((tr[5] & (!sr[5] & !\alu|Add0~37COUT1_192 )) # (!tr[5] & ((!\alu|Add0~37COUT1_192 ) # (!sr[5]))))

	.clk(gnd),
	.dataa(tr[5]),
	.datab(sr[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~2 ),
	.cin0(\alu|Add0~37 ),
	.cin1(\alu|Add0~37COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~30_combout ),
	.regout(),
	.cout(\alu|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~30 .cin0_used = "true";
defparam \alu|Add0~30 .cin1_used = "true";
defparam \alu|Add0~30 .cin_used = "true";
defparam \alu|Add0~30 .lut_mask = "9617";
defparam \alu|Add0~30 .operation_mode = "arithmetic";
defparam \alu|Add0~30 .output_mode = "comb_only";
defparam \alu|Add0~30 .register_cascade_mode = "off";
defparam \alu|Add0~30 .sum_lutc_input = "cin";
defparam \alu|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
cyclone_lcell \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_combout  = sr[6] $ (tr[6] $ ((!\alu|Add0~32 )))
// \alu|Add0~27  = CARRY((sr[6] & ((tr[6]) # (!\alu|Add0~32 ))) # (!sr[6] & (tr[6] & !\alu|Add0~32 )))
// \alu|Add0~27COUT1_194  = CARRY((sr[6] & ((tr[6]) # (!\alu|Add0~32 ))) # (!sr[6] & (tr[6] & !\alu|Add0~32 )))

	.clk(gnd),
	.dataa(sr[6]),
	.datab(tr[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~27 ),
	.cout1(\alu|Add0~27COUT1_194 ));
// synopsys translate_off
defparam \alu|Add0~25 .cin_used = "true";
defparam \alu|Add0~25 .lut_mask = "698e";
defparam \alu|Add0~25 .operation_mode = "arithmetic";
defparam \alu|Add0~25 .output_mode = "comb_only";
defparam \alu|Add0~25 .register_cascade_mode = "off";
defparam \alu|Add0~25 .sum_lutc_input = "cin";
defparam \alu|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
cyclone_lcell \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = tr[7] $ (sr[7] $ (((!\alu|Add0~32  & \alu|Add0~27 ) # (\alu|Add0~32  & \alu|Add0~27COUT1_194 ))))
// \alu|Add0~22  = CARRY((tr[7] & (!sr[7] & !\alu|Add0~27 )) # (!tr[7] & ((!\alu|Add0~27 ) # (!sr[7]))))
// \alu|Add0~22COUT1_196  = CARRY((tr[7] & (!sr[7] & !\alu|Add0~27COUT1_194 )) # (!tr[7] & ((!\alu|Add0~27COUT1_194 ) # (!sr[7]))))

	.clk(gnd),
	.dataa(tr[7]),
	.datab(sr[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~32 ),
	.cin0(\alu|Add0~27 ),
	.cin1(\alu|Add0~27COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~22 ),
	.cout1(\alu|Add0~22COUT1_196 ));
// synopsys translate_off
defparam \alu|Add0~20 .cin0_used = "true";
defparam \alu|Add0~20 .cin1_used = "true";
defparam \alu|Add0~20 .cin_used = "true";
defparam \alu|Add0~20 .lut_mask = "9617";
defparam \alu|Add0~20 .operation_mode = "arithmetic";
defparam \alu|Add0~20 .output_mode = "comb_only";
defparam \alu|Add0~20 .register_cascade_mode = "off";
defparam \alu|Add0~20 .sum_lutc_input = "cin";
defparam \alu|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N2
cyclone_lcell \alu|Add0~55 (
// Equation(s):
// \alu|Add0~55_combout  = sr[8] $ (tr[8] $ ((!(!\alu|Add0~32  & \alu|Add0~22 ) # (\alu|Add0~32  & \alu|Add0~22COUT1_196 ))))
// \alu|Add0~57  = CARRY((sr[8] & ((tr[8]) # (!\alu|Add0~22 ))) # (!sr[8] & (tr[8] & !\alu|Add0~22 )))
// \alu|Add0~57COUT1_198  = CARRY((sr[8] & ((tr[8]) # (!\alu|Add0~22COUT1_196 ))) # (!sr[8] & (tr[8] & !\alu|Add0~22COUT1_196 )))

	.clk(gnd),
	.dataa(sr[8]),
	.datab(tr[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~32 ),
	.cin0(\alu|Add0~22 ),
	.cin1(\alu|Add0~22COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~57 ),
	.cout1(\alu|Add0~57COUT1_198 ));
// synopsys translate_off
defparam \alu|Add0~55 .cin0_used = "true";
defparam \alu|Add0~55 .cin1_used = "true";
defparam \alu|Add0~55 .cin_used = "true";
defparam \alu|Add0~55 .lut_mask = "698e";
defparam \alu|Add0~55 .operation_mode = "arithmetic";
defparam \alu|Add0~55 .output_mode = "comb_only";
defparam \alu|Add0~55 .register_cascade_mode = "off";
defparam \alu|Add0~55 .sum_lutc_input = "cin";
defparam \alu|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N3
cyclone_lcell \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = sr[9] $ (tr[9] $ (((!\alu|Add0~32  & \alu|Add0~57 ) # (\alu|Add0~32  & \alu|Add0~57COUT1_198 ))))
// \alu|Add0~52  = CARRY((sr[9] & (!tr[9] & !\alu|Add0~57 )) # (!sr[9] & ((!\alu|Add0~57 ) # (!tr[9]))))
// \alu|Add0~52COUT1_200  = CARRY((sr[9] & (!tr[9] & !\alu|Add0~57COUT1_198 )) # (!sr[9] & ((!\alu|Add0~57COUT1_198 ) # (!tr[9]))))

	.clk(gnd),
	.dataa(sr[9]),
	.datab(tr[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~32 ),
	.cin0(\alu|Add0~57 ),
	.cin1(\alu|Add0~57COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~52 ),
	.cout1(\alu|Add0~52COUT1_200 ));
// synopsys translate_off
defparam \alu|Add0~50 .cin0_used = "true";
defparam \alu|Add0~50 .cin1_used = "true";
defparam \alu|Add0~50 .cin_used = "true";
defparam \alu|Add0~50 .lut_mask = "9617";
defparam \alu|Add0~50 .operation_mode = "arithmetic";
defparam \alu|Add0~50 .output_mode = "comb_only";
defparam \alu|Add0~50 .register_cascade_mode = "off";
defparam \alu|Add0~50 .sum_lutc_input = "cin";
defparam \alu|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
cyclone_lcell \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_combout  = sr[10] $ (tr[10] $ ((!(!\alu|Add0~32  & \alu|Add0~52 ) # (\alu|Add0~32  & \alu|Add0~52COUT1_200 ))))
// \alu|Add0~47  = CARRY((sr[10] & ((tr[10]) # (!\alu|Add0~52COUT1_200 ))) # (!sr[10] & (tr[10] & !\alu|Add0~52COUT1_200 )))

	.clk(gnd),
	.dataa(sr[10]),
	.datab(tr[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~32 ),
	.cin0(\alu|Add0~52 ),
	.cin1(\alu|Add0~52COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~45_combout ),
	.regout(),
	.cout(\alu|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~45 .cin0_used = "true";
defparam \alu|Add0~45 .cin1_used = "true";
defparam \alu|Add0~45 .cin_used = "true";
defparam \alu|Add0~45 .lut_mask = "698e";
defparam \alu|Add0~45 .operation_mode = "arithmetic";
defparam \alu|Add0~45 .output_mode = "comb_only";
defparam \alu|Add0~45 .register_cascade_mode = "off";
defparam \alu|Add0~45 .sum_lutc_input = "cin";
defparam \alu|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
cyclone_lcell \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = sr[11] $ (tr[11] $ ((\alu|Add0~47 )))
// \alu|Add0~42  = CARRY((sr[11] & (!tr[11] & !\alu|Add0~47 )) # (!sr[11] & ((!\alu|Add0~47 ) # (!tr[11]))))
// \alu|Add0~42COUT1_202  = CARRY((sr[11] & (!tr[11] & !\alu|Add0~47 )) # (!sr[11] & ((!\alu|Add0~47 ) # (!tr[11]))))

	.clk(gnd),
	.dataa(sr[11]),
	.datab(tr[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~42 ),
	.cout1(\alu|Add0~42COUT1_202 ));
// synopsys translate_off
defparam \alu|Add0~40 .cin_used = "true";
defparam \alu|Add0~40 .lut_mask = "9617";
defparam \alu|Add0~40 .operation_mode = "arithmetic";
defparam \alu|Add0~40 .output_mode = "comb_only";
defparam \alu|Add0~40 .register_cascade_mode = "off";
defparam \alu|Add0~40 .sum_lutc_input = "cin";
defparam \alu|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
cyclone_lcell \ir[23] (
// Equation(s):
// \dr[1]~0  = (((ir[23]) # (!ir[16])) # (!ir[25]))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[25]),
	.datac(\Mux2~0_combout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir[25]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dr[1]~0 ),
	.regout(ir[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir[23] .lut_mask = "f3ff";
defparam \ir[23] .operation_mode = "normal";
defparam \ir[23] .output_mode = "comb_only";
defparam \ir[23] .register_cascade_mode = "off";
defparam \ir[23] .sum_lutc_input = "qfbk";
defparam \ir[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N6
cyclone_lcell \dr[1]~1 (
// Equation(s):
// \dr[1]~1_combout  = (\pg|phase [1] & (\Decoder1~0_combout  & ((!\pg|phase [0]) # (!\dr[1]~0 ))))

	.clk(gnd),
	.dataa(\pg|phase [1]),
	.datab(\Decoder1~0_combout ),
	.datac(\dr[1]~0 ),
	.datad(\pg|phase [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dr[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[1]~1 .lut_mask = "0888";
defparam \dr[1]~1 .operation_mode = "normal";
defparam \dr[1]~1 .output_mode = "comb_only";
defparam \dr[1]~1 .register_cascade_mode = "off";
defparam \dr[1]~1 .sum_lutc_input = "datac";
defparam \dr[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N8
cyclone_lcell \dr[11] (
// Equation(s):
// dr[11] = DFFEAS((ir[25] & (tr[11])) # (!ir[25] & (((\alu|Add0~40_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [11], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[11]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [11]),
	.datad(\alu|Add0~40_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[11] .lut_mask = "dd88";
defparam \dr[11] .operation_mode = "normal";
defparam \dr[11] .output_mode = "reg_only";
defparam \dr[11] .register_cascade_mode = "off";
defparam \dr[11] .sum_lutc_input = "datac";
defparam \dr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N0
cyclone_lcell \register|rf[0][11] (
// Equation(s):
// \Selector74~0  = (F1_rf[0][11]) # ((\register|rf[0][10]~regout  & ((!\register|rf[0][9]~regout ) # (!\register|rf[0][8]~regout ))) # (!\register|rf[0][10]~regout  & ((\register|rf[0][9]~regout ))))
// \register|rf[0][11]~regout  = DFFEAS(\Selector74~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[11], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][8]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[11]),
	.datad(\register|rf[0][9]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector74~0 ),
	.regout(\register|rf[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][11] .lut_mask = "f7fc";
defparam \register|rf[0][11] .operation_mode = "normal";
defparam \register|rf[0][11] .output_mode = "reg_and_comb";
defparam \register|rf[0][11] .register_cascade_mode = "off";
defparam \register|rf[0][11] .sum_lutc_input = "qfbk";
defparam \register|rf[0][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N3
cyclone_lcell \tr[11] (
// Equation(s):
// tr[11] = DFFEAS((((\register|rf[0][11]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][11]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[11] .lut_mask = "ff00";
defparam \tr[11] .operation_mode = "normal";
defparam \tr[11] .output_mode = "reg_only";
defparam \tr[11] .register_cascade_mode = "off";
defparam \tr[11] .sum_lutc_input = "datac";
defparam \tr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N5
cyclone_lcell \dr[10] (
// Equation(s):
// dr[10] = DFFEAS((ir[25] & (tr[10])) # (!ir[25] & (((\alu|Add0~45_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [10], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[10]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [10]),
	.datad(\alu|Add0~45_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[10] .lut_mask = "dd88";
defparam \dr[10] .operation_mode = "normal";
defparam \dr[10] .output_mode = "reg_only";
defparam \dr[10] .register_cascade_mode = "off";
defparam \dr[10] .sum_lutc_input = "datac";
defparam \dr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
cyclone_lcell \register|rf[0][10] (
// Equation(s):
// \WideOr42~0  = (\register|rf[0][9]~regout  & (!\register|rf[0][11]~regout  & ((\register|rf[0][8]~regout ) # (!F1_rf[0][10])))) # (!\register|rf[0][9]~regout  & ((F1_rf[0][10] & ((\register|rf[0][11]~regout ))) # (!F1_rf[0][10] & 
// (\register|rf[0][8]~regout  & !\register|rf[0][11]~regout ))))
// \register|rf[0][10]~regout  = DFFEAS(\WideOr42~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[10], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][8]~regout ),
	.datab(\register|rf[0][9]~regout ),
	.datac(dr[10]),
	.datad(\register|rf[0][11]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr42~0 ),
	.regout(\register|rf[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][10] .lut_mask = "308e";
defparam \register|rf[0][10] .operation_mode = "normal";
defparam \register|rf[0][10] .output_mode = "reg_and_comb";
defparam \register|rf[0][10] .register_cascade_mode = "off";
defparam \register|rf[0][10] .sum_lutc_input = "qfbk";
defparam \register|rf[0][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N2
cyclone_lcell \dr[9] (
// Equation(s):
// dr[9] = DFFEAS((ir[25] & (tr[9])) # (!ir[25] & (((\alu|Add0~50_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [9], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[9]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [9]),
	.datad(\alu|Add0~50_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[9] .lut_mask = "dd88";
defparam \dr[9] .operation_mode = "normal";
defparam \dr[9] .output_mode = "reg_only";
defparam \dr[9] .register_cascade_mode = "off";
defparam \dr[9] .sum_lutc_input = "datac";
defparam \dr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N7
cyclone_lcell \register|rf[0][9] (
// Equation(s):
// \WideOr41~0  = (F1_rf[0][9] & (\register|rf[0][8]~regout  & ((!\register|rf[0][11]~regout )))) # (!F1_rf[0][9] & ((\register|rf[0][10]~regout  & ((!\register|rf[0][11]~regout ))) # (!\register|rf[0][10]~regout  & (\register|rf[0][8]~regout ))))
// \register|rf[0][9]~regout  = DFFEAS(\WideOr41~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[9], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][8]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[9]),
	.datad(\register|rf[0][11]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr41~0 ),
	.regout(\register|rf[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][9] .lut_mask = "02ae";
defparam \register|rf[0][9] .operation_mode = "normal";
defparam \register|rf[0][9] .output_mode = "reg_and_comb";
defparam \register|rf[0][9] .register_cascade_mode = "off";
defparam \register|rf[0][9] .sum_lutc_input = "qfbk";
defparam \register|rf[0][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N4
cyclone_lcell \dr[8] (
// Equation(s):
// dr[8] = DFFEAS((ir[25] & (tr[8])) # (!ir[25] & (((\alu|Add0~55_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [8], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[8]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [8]),
	.datad(\alu|Add0~55_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[8] .lut_mask = "dd88";
defparam \dr[8] .operation_mode = "normal";
defparam \dr[8] .output_mode = "reg_only";
defparam \dr[8] .register_cascade_mode = "off";
defparam \dr[8] .sum_lutc_input = "datac";
defparam \dr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N2
cyclone_lcell \register|rf[0][8] (
// Equation(s):
// \WideOr40~0  = (\register|rf[0][9]~regout  & ((\register|rf[0][10]~regout  & (F1_rf[0][8])) # (!\register|rf[0][10]~regout  & (!F1_rf[0][8] & \register|rf[0][11]~regout )))) # (!\register|rf[0][9]~regout  & (!\register|rf[0][11]~regout  & 
// (\register|rf[0][10]~regout  $ (F1_rf[0][8]))))
// \register|rf[0][8]~regout  = DFFEAS(\WideOr40~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[8], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][9]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[8]),
	.datad(\register|rf[0][11]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr40~0 ),
	.regout(\register|rf[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][8] .lut_mask = "8294";
defparam \register|rf[0][8] .operation_mode = "normal";
defparam \register|rf[0][8] .output_mode = "reg_and_comb";
defparam \register|rf[0][8] .register_cascade_mode = "off";
defparam \register|rf[0][8] .sum_lutc_input = "qfbk";
defparam \register|rf[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
cyclone_lcell \sr[8] (
// Equation(s):
// sr[8] = DFFEAS((((\register|rf[0][8]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][8]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[8] .lut_mask = "00f0";
defparam \sr[8] .operation_mode = "normal";
defparam \sr[8] .output_mode = "reg_only";
defparam \sr[8] .register_cascade_mode = "off";
defparam \sr[8] .sum_lutc_input = "datac";
defparam \sr[8] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y9
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[4],tr[5],tr[6],tr[7]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y9_N8
cyclone_lcell \dr[6] (
// Equation(s):
// dr[6] = DFFEAS((ir[25] & (tr[6])) # (!ir[25] & (((\alu|Add0~25_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [6], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[6]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [6]),
	.datad(\alu|Add0~25_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[6] .lut_mask = "dd88";
defparam \dr[6] .operation_mode = "normal";
defparam \dr[6] .output_mode = "reg_only";
defparam \dr[6] .register_cascade_mode = "off";
defparam \dr[6] .sum_lutc_input = "datac";
defparam \dr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N5
cyclone_lcell \register|rf[0][6] (
// Equation(s):
// \WideOr49~0  = (\register|rf[0][7]~regout  & (!\register|rf[0][5]~regout  & (F1_rf[0][6]))) # (!\register|rf[0][7]~regout  & ((\register|rf[0][5]~regout  & ((\register|rf[0][4]~regout ) # (!F1_rf[0][6]))) # (!\register|rf[0][5]~regout  & (!F1_rf[0][6] & 
// \register|rf[0][4]~regout ))))
// \register|rf[0][6]~regout  = DFFEAS(\WideOr49~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][7]~regout ),
	.datab(\register|rf[0][5]~regout ),
	.datac(dr[6]),
	.datad(\register|rf[0][4]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr49~0 ),
	.regout(\register|rf[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][6] .lut_mask = "6524";
defparam \register|rf[0][6] .operation_mode = "normal";
defparam \register|rf[0][6] .output_mode = "reg_and_comb";
defparam \register|rf[0][6] .register_cascade_mode = "off";
defparam \register|rf[0][6] .sum_lutc_input = "qfbk";
defparam \register|rf[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N8
cyclone_lcell \sr[6] (
// Equation(s):
// sr[6] = DFFEAS((((\register|rf[0][6]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][6]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[6] .lut_mask = "00f0";
defparam \sr[6] .operation_mode = "normal";
defparam \sr[6] .output_mode = "reg_only";
defparam \sr[6] .register_cascade_mode = "off";
defparam \sr[6] .sum_lutc_input = "datac";
defparam \sr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N6
cyclone_lcell \dr[5] (
// Equation(s):
// dr[5] = DFFEAS((ir[25] & (tr[5])) # (!ir[25] & (((\alu|Add0~30_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [5], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[5]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [5]),
	.datad(\alu|Add0~30_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[5] .lut_mask = "dd88";
defparam \dr[5] .operation_mode = "normal";
defparam \dr[5] .output_mode = "reg_only";
defparam \dr[5] .register_cascade_mode = "off";
defparam \dr[5] .sum_lutc_input = "datac";
defparam \dr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
cyclone_lcell \register|rf[0][5] (
// Equation(s):
// \WideOr48~0  = (F1_rf[0][5] & (!\register|rf[0][7]~regout  & (\register|rf[0][4]~regout ))) # (!F1_rf[0][5] & ((\register|rf[0][6]~regout  & (!\register|rf[0][7]~regout )) # (!\register|rf[0][6]~regout  & ((\register|rf[0][4]~regout )))))
// \register|rf[0][5]~regout  = DFFEAS(\WideOr48~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][7]~regout ),
	.datab(\register|rf[0][4]~regout ),
	.datac(dr[5]),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr48~0 ),
	.regout(\register|rf[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][5] .lut_mask = "454c";
defparam \register|rf[0][5] .operation_mode = "normal";
defparam \register|rf[0][5] .output_mode = "reg_and_comb";
defparam \register|rf[0][5] .register_cascade_mode = "off";
defparam \register|rf[0][5] .sum_lutc_input = "qfbk";
defparam \register|rf[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N0
cyclone_lcell \dr[7] (
// Equation(s):
// dr[7] = DFFEAS((ir[25] & (tr[7])) # (!ir[25] & (((\alu|Add0~20_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [7], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[7]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [7]),
	.datad(\alu|Add0~20_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[7] .lut_mask = "dd88";
defparam \dr[7] .operation_mode = "normal";
defparam \dr[7] .output_mode = "reg_only";
defparam \dr[7] .register_cascade_mode = "off";
defparam \dr[7] .sum_lutc_input = "datac";
defparam \dr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N2
cyclone_lcell \register|rf[0][7] (
// Equation(s):
// \Selector81~0  = (F1_rf[0][7]) # ((\register|rf[0][5]~regout  & ((!\register|rf[0][6]~regout ) # (!\register|rf[0][4]~regout ))) # (!\register|rf[0][5]~regout  & ((\register|rf[0][6]~regout ))))
// \register|rf[0][7]~regout  = DFFEAS(\Selector81~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[7], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][4]~regout ),
	.datab(\register|rf[0][5]~regout ),
	.datac(dr[7]),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector81~0 ),
	.regout(\register|rf[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][7] .lut_mask = "f7fc";
defparam \register|rf[0][7] .operation_mode = "normal";
defparam \register|rf[0][7] .output_mode = "reg_and_comb";
defparam \register|rf[0][7] .register_cascade_mode = "off";
defparam \register|rf[0][7] .sum_lutc_input = "qfbk";
defparam \register|rf[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y9_N4
cyclone_lcell \dr[4] (
// Equation(s):
// dr[4] = DFFEAS((ir[25] & (tr[4])) # (!ir[25] & (((\alu|Add0~35_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [4], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[4]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [4]),
	.datad(\alu|Add0~35_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[4] .lut_mask = "dd88";
defparam \dr[4] .operation_mode = "normal";
defparam \dr[4] .output_mode = "reg_only";
defparam \dr[4] .register_cascade_mode = "off";
defparam \dr[4] .sum_lutc_input = "datac";
defparam \dr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N9
cyclone_lcell \register|rf[0][4] (
// Equation(s):
// \WideOr47~0  = (\register|rf[0][5]~regout  & ((F1_rf[0][4] & ((\register|rf[0][6]~regout ))) # (!F1_rf[0][4] & (\register|rf[0][7]~regout  & !\register|rf[0][6]~regout )))) # (!\register|rf[0][5]~regout  & (!\register|rf[0][7]~regout  & (F1_rf[0][4] $ 
// (\register|rf[0][6]~regout ))))
// \register|rf[0][4]~regout  = DFFEAS(\WideOr47~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][7]~regout ),
	.datab(\register|rf[0][5]~regout ),
	.datac(dr[4]),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr47~0 ),
	.regout(\register|rf[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][4] .lut_mask = "c118";
defparam \register|rf[0][4] .operation_mode = "normal";
defparam \register|rf[0][4] .output_mode = "reg_and_comb";
defparam \register|rf[0][4] .register_cascade_mode = "off";
defparam \register|rf[0][4] .sum_lutc_input = "qfbk";
defparam \register|rf[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N1
cyclone_lcell \sr[4] (
// Equation(s):
// sr[4] = DFFEAS(((\register|rf[0][4]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][4]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[4] .lut_mask = "00cc";
defparam \sr[4] .operation_mode = "normal";
defparam \sr[4] .output_mode = "reg_only";
defparam \sr[4] .register_cascade_mode = "off";
defparam \sr[4] .sum_lutc_input = "datac";
defparam \sr[4] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y10
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[3],tr[2],tr[1],tr[0]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y10_N1
cyclone_lcell \dr[1] (
// Equation(s):
// dr[1] = DFFEAS((ir[25] & (((tr[1])))) # (!ir[25] & (\alu|Add0~5_combout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [1], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(\alu|Add0~5_combout ),
	.datab(ir[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [1]),
	.datad(tr[1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[1] .lut_mask = "ee22";
defparam \dr[1] .operation_mode = "normal";
defparam \dr[1] .output_mode = "reg_only";
defparam \dr[1] .register_cascade_mode = "off";
defparam \dr[1] .sum_lutc_input = "datac";
defparam \dr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N5
cyclone_lcell \register|rf[0][1] (
// Equation(s):
// \Decoder9~0  = (!\register|rf[0][2]~regout  & (\register|rf[0][0]~regout  & (!F1_rf[0][1] & !\register|rf[0][3]~regout )))
// \register|rf[0][1]~regout  = DFFEAS(\Decoder9~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(dr[1]),
	.datad(\register|rf[0][3]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~0 ),
	.regout(\register|rf[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][1] .lut_mask = "0004";
defparam \register|rf[0][1] .operation_mode = "normal";
defparam \register|rf[0][1] .output_mode = "reg_and_comb";
defparam \register|rf[0][1] .register_cascade_mode = "off";
defparam \register|rf[0][1] .sum_lutc_input = "qfbk";
defparam \register|rf[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N0
cyclone_lcell \sr[1] (
// Equation(s):
// sr[1] = DFFEAS((((\register|rf[0][1]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][1]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[1] .lut_mask = "00f0";
defparam \sr[1] .operation_mode = "normal";
defparam \sr[1] .output_mode = "reg_only";
defparam \sr[1] .register_cascade_mode = "off";
defparam \sr[1] .sum_lutc_input = "datac";
defparam \sr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N2
cyclone_lcell \dr[0] (
// Equation(s):
// dr[0] = DFFEAS((ir[25] & (((tr[0])))) # (!ir[25] & (\alu|Add0~0_combout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [0], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(\alu|Add0~0_combout ),
	.datab(ir[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [0]),
	.datad(tr[0]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[0] .lut_mask = "ee22";
defparam \dr[0] .operation_mode = "normal";
defparam \dr[0] .output_mode = "reg_only";
defparam \dr[0] .register_cascade_mode = "off";
defparam \dr[0] .sum_lutc_input = "datac";
defparam \dr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N6
cyclone_lcell \register|rf[0][0] (
// Equation(s):
// \register|rf[0][0]~regout  = DFFEAS((((!dr[0]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(dr[0]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\register|rf[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][0] .lut_mask = "00ff";
defparam \register|rf[0][0] .operation_mode = "normal";
defparam \register|rf[0][0] .output_mode = "reg_only";
defparam \register|rf[0][0] .register_cascade_mode = "off";
defparam \register|rf[0][0] .sum_lutc_input = "datac";
defparam \register|rf[0][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y10_N8
cyclone_lcell \dr[2] (
// Equation(s):
// dr[2] = DFFEAS((ir[25] & (((tr[2])))) # (!ir[25] & (\alu|Add0~10_combout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [2], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(\alu|Add0~10_combout ),
	.datab(ir[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [2]),
	.datad(tr[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[2] .lut_mask = "ee22";
defparam \dr[2] .operation_mode = "normal";
defparam \dr[2] .output_mode = "reg_only";
defparam \dr[2] .register_cascade_mode = "off";
defparam \dr[2] .sum_lutc_input = "datac";
defparam \dr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N1
cyclone_lcell \register|rf[0][2] (
// Equation(s):
// \Decoder9~1  = (!\register|rf[0][3]~regout  & (!\register|rf[0][0]~regout  & (F1_rf[0][2] & \register|rf[0][1]~regout )))
// \register|rf[0][2]~regout  = DFFEAS(\Decoder9~1 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[2], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][3]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(dr[2]),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~1 ),
	.regout(\register|rf[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][2] .lut_mask = "1000";
defparam \register|rf[0][2] .operation_mode = "normal";
defparam \register|rf[0][2] .output_mode = "reg_and_comb";
defparam \register|rf[0][2] .register_cascade_mode = "off";
defparam \register|rf[0][2] .sum_lutc_input = "qfbk";
defparam \register|rf[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N3
cyclone_lcell \dr[3] (
// Equation(s):
// dr[3] = DFFEAS((ir[25] & (tr[3])) # (!ir[25] & (((\alu|Add0~15_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [3], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(tr[3]),
	.datab(ir[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [3]),
	.datad(\alu|Add0~15_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[3] .lut_mask = "bb88";
defparam \dr[3] .operation_mode = "normal";
defparam \dr[3] .output_mode = "reg_only";
defparam \dr[3] .register_cascade_mode = "off";
defparam \dr[3] .sum_lutc_input = "datac";
defparam \dr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N0
cyclone_lcell \register|rf[0][3] (
// Equation(s):
// \Decoder9~2  = (!\register|rf[0][2]~regout  & (!\register|rf[0][0]~regout  & (!F1_rf[0][3] & !\register|rf[0][1]~regout )))
// \register|rf[0][3]~regout  = DFFEAS(\Decoder9~2 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(dr[3]),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~2 ),
	.regout(\register|rf[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][3] .lut_mask = "0001";
defparam \register|rf[0][3] .operation_mode = "normal";
defparam \register|rf[0][3] .output_mode = "reg_and_comb";
defparam \register|rf[0][3] .register_cascade_mode = "off";
defparam \register|rf[0][3] .sum_lutc_input = "qfbk";
defparam \register|rf[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
cyclone_lcell \r_controller[2] (
// Equation(s):
// \Selector84~2  = ((r_controller[3] & (!r_controller[2] & !r_controller[1])) # (!r_controller[3] & (r_controller[2] $ (r_controller[1]))))
// r_controller[2] = DFFEAS(\Selector84~2 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(r_controller[3]),
	.datac(r_controller[1]),
	.datad(r_controller[1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~2 ),
	.regout(r_controller[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[2] .lut_mask = "033c";
defparam \r_controller[2] .operation_mode = "normal";
defparam \r_controller[2] .output_mode = "reg_and_comb";
defparam \r_controller[2] .register_cascade_mode = "off";
defparam \r_controller[2] .sum_lutc_input = "qfbk";
defparam \r_controller[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
cyclone_lcell \r_controller[5] (
// Equation(s):
// \Decoder66~0  = (!r_controller[3] & (!r_controller[2] & (!r_controller[5] & !r_controller[1])))
// r_controller[5] = DFFEAS(\Decoder66~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[3]),
	.datab(r_controller[2]),
	.datac(r_controller[4]),
	.datad(r_controller[1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder66~0 ),
	.regout(r_controller[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[5] .lut_mask = "0001";
defparam \r_controller[5] .operation_mode = "normal";
defparam \r_controller[5] .output_mode = "reg_and_comb";
defparam \r_controller[5] .register_cascade_mode = "off";
defparam \r_controller[5] .sum_lutc_input = "qfbk";
defparam \r_controller[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N3
cyclone_lcell \r_controller[7] (
// Equation(s):
// \Decoder66~1  = ((r_controller[0] & (!r_controller[7])))
// r_controller[7] = DFFEAS(\Decoder66~1 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(r_controller[0]),
	.datac(r_controller[6]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder66~1 ),
	.regout(r_controller[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[7] .lut_mask = "0c0c";
defparam \r_controller[7] .operation_mode = "normal";
defparam \r_controller[7] .output_mode = "reg_and_comb";
defparam \r_controller[7] .register_cascade_mode = "off";
defparam \r_controller[7] .sum_lutc_input = "qfbk";
defparam \r_controller[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N9
cyclone_lcell \r_controller[6] (
// Equation(s):
// \Decoder66~2  = (!r_controller[4] & (\Decoder66~0  & (!r_controller[6] & \Decoder66~1 )))
// r_controller[6] = DFFEAS(\Decoder66~2 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[4]),
	.datab(\Decoder66~0 ),
	.datac(r_controller[5]),
	.datad(\Decoder66~1 ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder66~2 ),
	.regout(r_controller[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[6] .lut_mask = "0400";
defparam \r_controller[6] .operation_mode = "normal";
defparam \r_controller[6] .output_mode = "reg_and_comb";
defparam \r_controller[6] .register_cascade_mode = "off";
defparam \r_controller[6] .sum_lutc_input = "qfbk";
defparam \r_controller[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
cyclone_lcell \r_controller[3] (
// Equation(s):
// \Selector84~0  = ((!r_controller[1] & (!r_controller[3] & !r_controller[2])))
// r_controller[3] = DFFEAS(\Selector84~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[2], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(r_controller[1]),
	.datac(r_controller[2]),
	.datad(r_controller[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~0 ),
	.regout(r_controller[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[3] .lut_mask = "0003";
defparam \r_controller[3] .operation_mode = "normal";
defparam \r_controller[3] .output_mode = "reg_and_comb";
defparam \r_controller[3] .register_cascade_mode = "off";
defparam \r_controller[3] .sum_lutc_input = "qfbk";
defparam \r_controller[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
cyclone_lcell \r_controller[4] (
// Equation(s):
// \Decoder66~3  = ((!r_controller[5] & (!r_controller[4] & \Selector84~0 )))
// r_controller[4] = DFFEAS(\Decoder66~3 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(r_controller[5]),
	.datac(r_controller[3]),
	.datad(\Selector84~0 ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder66~3 ),
	.regout(r_controller[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[4] .lut_mask = "0300";
defparam \r_controller[4] .operation_mode = "normal";
defparam \r_controller[4] .output_mode = "reg_and_comb";
defparam \r_controller[4] .register_cascade_mode = "off";
defparam \r_controller[4] .sum_lutc_input = "qfbk";
defparam \r_controller[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
cyclone_lcell \r_controller[0] (
// Equation(s):
// r_controller[0] = DFFEAS((r_controller[7]) # ((!r_controller[6] & (!r_controller[0] & \Decoder66~3 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(r_controller[6]),
	.datab(r_controller[7]),
	.datac(r_controller[0]),
	.datad(\Decoder66~3 ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(r_controller[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[0] .lut_mask = "cdcc";
defparam \r_controller[0] .operation_mode = "normal";
defparam \r_controller[0] .output_mode = "reg_only";
defparam \r_controller[0] .register_cascade_mode = "off";
defparam \r_controller[0] .sum_lutc_input = "datac";
defparam \r_controller[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
cyclone_lcell \r_controller[1] (
// Equation(s):
// r_controller[1] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[0], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(r_controller[0]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(r_controller[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[1] .lut_mask = "0000";
defparam \r_controller[1] .operation_mode = "normal";
defparam \r_controller[1] .output_mode = "reg_only";
defparam \r_controller[1] .register_cascade_mode = "off";
defparam \r_controller[1] .sum_lutc_input = "datac";
defparam \r_controller[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N8
cyclone_lcell \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (!\Decoder9~1  & (\Decoder66~2  & (!\Decoder9~0  & !\Decoder9~2 )))

	.clk(gnd),
	.dataa(\Decoder9~1 ),
	.datab(\Decoder66~2 ),
	.datac(\Decoder9~0 ),
	.datad(\Decoder9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector88~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = "0004";
defparam \Selector88~0 .operation_mode = "normal";
defparam \Selector88~0 .output_mode = "comb_only";
defparam \Selector88~0 .register_cascade_mode = "off";
defparam \Selector88~0 .sum_lutc_input = "datac";
defparam \Selector88~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
cyclone_lcell \Selector82~2 (
// Equation(s):
// \Selector82~2_combout  = (((\register|rf[0][1]~regout )) # (!\register|rf[0][3]~regout )) # (!\register|rf[0][2]~regout )

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(\register|rf[0][1]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector82~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector82~2 .lut_mask = "f7f7";
defparam \Selector82~2 .operation_mode = "normal";
defparam \Selector82~2 .output_mode = "comb_only";
defparam \Selector82~2 .register_cascade_mode = "off";
defparam \Selector82~2 .sum_lutc_input = "datac";
defparam \Selector82~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
cyclone_lcell \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (!\Decoder9~1  & (\Decoder66~2  & ((!\Decoder9~2 ))))

	.clk(gnd),
	.dataa(\Decoder9~1 ),
	.datab(\Decoder66~2 ),
	.datac(vcc),
	.datad(\Decoder9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector85~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = "0044";
defparam \Selector85~0 .operation_mode = "normal";
defparam \Selector85~0 .output_mode = "comb_only";
defparam \Selector85~0 .register_cascade_mode = "off";
defparam \Selector85~0 .sum_lutc_input = "datac";
defparam \Selector85~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
cyclone_lcell \Decoder9~3 (
// Equation(s):
// \Decoder9~3_combout  = (!\register|rf[0][2]~regout  & (\register|rf[0][0]~regout  & (\register|rf[0][1]~regout  & !\register|rf[0][3]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][1]~regout ),
	.datad(\register|rf[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder9~3 .lut_mask = "0040";
defparam \Decoder9~3 .operation_mode = "normal";
defparam \Decoder9~3 .output_mode = "comb_only";
defparam \Decoder9~3 .register_cascade_mode = "off";
defparam \Decoder9~3 .sum_lutc_input = "datac";
defparam \Decoder9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
cyclone_lcell \Decoder9~4 (
// Equation(s):
// \Decoder9~4_combout  = (!\register|rf[0][2]~regout  & (!\register|rf[0][0]~regout  & (!\register|rf[0][3]~regout  & \register|rf[0][1]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][3]~regout ),
	.datad(\register|rf[0][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder9~4 .lut_mask = "0100";
defparam \Decoder9~4 .operation_mode = "normal";
defparam \Decoder9~4 .output_mode = "comb_only";
defparam \Decoder9~4 .register_cascade_mode = "off";
defparam \Decoder9~4 .sum_lutc_input = "datac";
defparam \Decoder9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
cyclone_lcell \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (\Selector82~2_combout  & (\Selector85~0_combout  & (!\Decoder9~3_combout  & !\Decoder9~4_combout )))

	.clk(gnd),
	.dataa(\Selector82~2_combout ),
	.datab(\Selector85~0_combout ),
	.datac(\Decoder9~3_combout ),
	.datad(\Decoder9~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector87~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = "0008";
defparam \Selector87~0 .operation_mode = "normal";
defparam \Selector87~0 .output_mode = "comb_only";
defparam \Selector87~0 .register_cascade_mode = "off";
defparam \Selector87~0 .sum_lutc_input = "datac";
defparam \Selector87~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
cyclone_lcell \Decoder9~5 (
// Equation(s):
// \Decoder9~5_combout  = (\register|rf[0][2]~regout  & (\register|rf[0][0]~regout  & (!\register|rf[0][3]~regout  & !\register|rf[0][1]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][3]~regout ),
	.datad(\register|rf[0][1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder9~5 .lut_mask = "0008";
defparam \Decoder9~5 .operation_mode = "normal";
defparam \Decoder9~5 .output_mode = "comb_only";
defparam \Decoder9~5 .register_cascade_mode = "off";
defparam \Decoder9~5 .sum_lutc_input = "datac";
defparam \Decoder9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
cyclone_lcell \Selector85~1 (
// Equation(s):
// \Selector85~1_combout  = (!\Decoder9~1  & (\Decoder66~2  & (!\Decoder9~5_combout  & !\Decoder9~2 )))

	.clk(gnd),
	.dataa(\Decoder9~1 ),
	.datab(\Decoder66~2 ),
	.datac(\Decoder9~5_combout ),
	.datad(\Decoder9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector85~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector85~1 .lut_mask = "0004";
defparam \Selector85~1 .operation_mode = "normal";
defparam \Selector85~1 .output_mode = "comb_only";
defparam \Selector85~1 .register_cascade_mode = "off";
defparam \Selector85~1 .sum_lutc_input = "datac";
defparam \Selector85~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
cyclone_lcell \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = ((!\register|rf[0][1]~regout  & (\register|rf[0][2]~regout  $ (\register|rf[0][3]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(vcc),
	.datac(\register|rf[0][1]~regout ),
	.datad(\register|rf[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector86~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = "050a";
defparam \Selector86~0 .operation_mode = "normal";
defparam \Selector86~0 .output_mode = "comb_only";
defparam \Selector86~0 .register_cascade_mode = "off";
defparam \Selector86~0 .sum_lutc_input = "datac";
defparam \Selector86~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
cyclone_lcell \Selector86~1 (
// Equation(s):
// \Selector86~1_combout  = (\Selector85~1_combout  & (!\Decoder9~4_combout  & ((\register|rf[0][0]~regout ) # (!\Selector86~0_combout ))))

	.clk(gnd),
	.dataa(\register|rf[0][0]~regout ),
	.datab(\Selector85~1_combout ),
	.datac(\Selector86~0_combout ),
	.datad(\Decoder9~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector86~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector86~1 .lut_mask = "008c";
defparam \Selector86~1 .operation_mode = "normal";
defparam \Selector86~1 .output_mode = "comb_only";
defparam \Selector86~1 .register_cascade_mode = "off";
defparam \Selector86~1 .sum_lutc_input = "datac";
defparam \Selector86~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
cyclone_lcell \Selector85~2 (
// Equation(s):
// \Selector85~2_combout  = ((\register|rf[0][3]~regout  & (\register|rf[0][0]~regout  $ (\register|rf[0][2]~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][3]~regout ),
	.datad(\register|rf[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector85~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector85~2 .lut_mask = "30c0";
defparam \Selector85~2 .operation_mode = "normal";
defparam \Selector85~2 .output_mode = "comb_only";
defparam \Selector85~2 .register_cascade_mode = "off";
defparam \Selector85~2 .sum_lutc_input = "datac";
defparam \Selector85~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
cyclone_lcell \Selector85~3 (
// Equation(s):
// \Selector85~3_combout  = ((\Selector85~1_combout  & ((!\register|rf[0][1]~regout ) # (!\Selector85~2_combout ))))

	.clk(gnd),
	.dataa(\Selector85~2_combout ),
	.datab(vcc),
	.datac(\register|rf[0][1]~regout ),
	.datad(\Selector85~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector85~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector85~3 .lut_mask = "5f00";
defparam \Selector85~3 .operation_mode = "normal";
defparam \Selector85~3 .output_mode = "comb_only";
defparam \Selector85~3 .register_cascade_mode = "off";
defparam \Selector85~3 .sum_lutc_input = "datac";
defparam \Selector85~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
cyclone_lcell \Selector84~1 (
// Equation(s):
// \Selector84~1_combout  = (\Decoder66~3  & (!r_controller[0] & (r_controller[6] $ (r_controller[7]))))

	.clk(gnd),
	.dataa(\Decoder66~3 ),
	.datab(r_controller[0]),
	.datac(r_controller[6]),
	.datad(r_controller[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector84~1 .lut_mask = "0220";
defparam \Selector84~1 .operation_mode = "normal";
defparam \Selector84~1 .output_mode = "comb_only";
defparam \Selector84~1 .register_cascade_mode = "off";
defparam \Selector84~1 .sum_lutc_input = "datac";
defparam \Selector84~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
cyclone_lcell \WideOr53~0 (
// Equation(s):
// \WideOr53~0_combout  = (\register|rf[0][2]~regout  & (\register|rf[0][3]~regout  & ((\register|rf[0][0]~regout ) # (\register|rf[0][1]~regout )))) # (!\register|rf[0][2]~regout  & (\register|rf[0][0]~regout  & (\register|rf[0][1]~regout  & 
// !\register|rf[0][3]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][1]~regout ),
	.datad(\register|rf[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr53~0 .lut_mask = "a840";
defparam \WideOr53~0 .operation_mode = "normal";
defparam \WideOr53~0 .output_mode = "comb_only";
defparam \WideOr53~0 .register_cascade_mode = "off";
defparam \WideOr53~0 .sum_lutc_input = "datac";
defparam \WideOr53~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
cyclone_lcell \Selector84~3 (
// Equation(s):
// \Selector84~3_combout  = (r_controller[5] & (((!r_controller[4] & \Selector84~0 )))) # (!r_controller[5] & ((r_controller[4] & ((\Selector84~0 ))) # (!r_controller[4] & (\Selector84~2 ))))

	.clk(gnd),
	.dataa(\Selector84~2 ),
	.datab(r_controller[5]),
	.datac(r_controller[4]),
	.datad(\Selector84~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector84~3 .lut_mask = "3e02";
defparam \Selector84~3 .operation_mode = "normal";
defparam \Selector84~3 .output_mode = "comb_only";
defparam \Selector84~3 .register_cascade_mode = "off";
defparam \Selector84~3 .sum_lutc_input = "datac";
defparam \Selector84~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
cyclone_lcell \Selector84~4 (
// Equation(s):
// \Selector84~4_combout  = (!r_controller[6] & (!r_controller[0] & (\Selector84~3_combout  & !r_controller[7])))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(r_controller[0]),
	.datac(\Selector84~3_combout ),
	.datad(r_controller[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector84~4 .lut_mask = "0010";
defparam \Selector84~4 .operation_mode = "normal";
defparam \Selector84~4 .output_mode = "comb_only";
defparam \Selector84~4 .register_cascade_mode = "off";
defparam \Selector84~4 .sum_lutc_input = "datac";
defparam \Selector84~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
cyclone_lcell \Selector84~5 (
// Equation(s):
// \Selector84~5_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr53~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr53~0_combout ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector84~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector84~5 .lut_mask = "ffae";
defparam \Selector84~5 .operation_mode = "normal";
defparam \Selector84~5 .output_mode = "comb_only";
defparam \Selector84~5 .register_cascade_mode = "off";
defparam \Selector84~5 .sum_lutc_input = "datac";
defparam \Selector84~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
cyclone_lcell \WideOr52~0 (
// Equation(s):
// \WideOr52~0_combout  = (\register|rf[0][1]~regout  & ((\register|rf[0][0]~regout  & (\register|rf[0][2]~regout )) # (!\register|rf[0][0]~regout  & ((\register|rf[0][3]~regout ))))) # (!\register|rf[0][1]~regout  & (\register|rf[0][2]~regout  & 
// (\register|rf[0][0]~regout  $ (!\register|rf[0][3]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][1]~regout ),
	.datad(\register|rf[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr52~0 .lut_mask = "b882";
defparam \WideOr52~0 .operation_mode = "normal";
defparam \WideOr52~0 .output_mode = "comb_only";
defparam \WideOr52~0 .register_cascade_mode = "off";
defparam \WideOr52~0 .sum_lutc_input = "datac";
defparam \WideOr52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
cyclone_lcell \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((!\WideOr52~0_combout  & \Decoder66~2 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\WideOr52~0_combout ),
	.datac(\Decoder66~2 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector83~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = "ffba";
defparam \Selector83~0 .operation_mode = "normal";
defparam \Selector83~0 .output_mode = "comb_only";
defparam \Selector83~0 .register_cascade_mode = "off";
defparam \Selector83~0 .sum_lutc_input = "datac";
defparam \Selector83~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
cyclone_lcell \Selector82~4 (
// Equation(s):
// \Selector82~4_combout  = (\register|rf[0][2]~regout  & (((\register|rf[0][1]~regout ) # (\register|rf[0][3]~regout )) # (!\register|rf[0][0]~regout ))) # (!\register|rf[0][2]~regout  & ((\register|rf[0][0]~regout ) # ((!\register|rf[0][3]~regout ) # 
// (!\register|rf[0][1]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][0]~regout ),
	.datac(\register|rf[0][1]~regout ),
	.datad(\register|rf[0][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector82~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector82~4 .lut_mask = "eff7";
defparam \Selector82~4 .operation_mode = "normal";
defparam \Selector82~4 .output_mode = "comb_only";
defparam \Selector82~4 .register_cascade_mode = "off";
defparam \Selector82~4 .sum_lutc_input = "datac";
defparam \Selector82~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
cyclone_lcell \Selector82~3 (
// Equation(s):
// \Selector82~3_combout  = (\Selector82~2_combout  & (\Selector82~4_combout  & (\Decoder66~2  & !\Decoder9~2 )))

	.clk(gnd),
	.dataa(\Selector82~2_combout ),
	.datab(\Selector82~4_combout ),
	.datac(\Decoder66~2 ),
	.datad(\Decoder9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector82~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector82~3 .lut_mask = "0080";
defparam \Selector82~3 .operation_mode = "normal";
defparam \Selector82~3 .output_mode = "comb_only";
defparam \Selector82~3 .register_cascade_mode = "off";
defparam \Selector82~3 .sum_lutc_input = "datac";
defparam \Selector82~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
cyclone_lcell \Selector81~1 (
// Equation(s):
// \Selector81~1_combout  = ((\Decoder66~2  & ((\Selector81~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder66~2 ),
	.datac(vcc),
	.datad(\Selector81~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector81~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector81~1 .lut_mask = "cc00";
defparam \Selector81~1 .operation_mode = "normal";
defparam \Selector81~1 .output_mode = "comb_only";
defparam \Selector81~1 .register_cascade_mode = "off";
defparam \Selector81~1 .sum_lutc_input = "datac";
defparam \Selector81~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
cyclone_lcell \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr49~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr49~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector80~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = "fcfe";
defparam \Selector80~0 .operation_mode = "normal";
defparam \Selector80~0 .output_mode = "comb_only";
defparam \Selector80~0 .register_cascade_mode = "off";
defparam \Selector80~0 .sum_lutc_input = "datac";
defparam \Selector80~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
cyclone_lcell \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr48~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr48~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector79~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = "fcfe";
defparam \Selector79~0 .operation_mode = "normal";
defparam \Selector79~0 .output_mode = "comb_only";
defparam \Selector79~0 .register_cascade_mode = "off";
defparam \Selector79~0 .sum_lutc_input = "datac";
defparam \Selector79~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
cyclone_lcell \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr47~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr47~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector78~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = "fcfe";
defparam \Selector78~0 .operation_mode = "normal";
defparam \Selector78~0 .output_mode = "comb_only";
defparam \Selector78~0 .register_cascade_mode = "off";
defparam \Selector78~0 .sum_lutc_input = "datac";
defparam \Selector78~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
cyclone_lcell \WideOr46~0 (
// Equation(s):
// \WideOr46~0_combout  = (\register|rf[0][7]~regout  & (\register|rf[0][6]~regout  & ((\register|rf[0][5]~regout ) # (!\register|rf[0][4]~regout )))) # (!\register|rf[0][7]~regout  & (!\register|rf[0][4]~regout  & (\register|rf[0][5]~regout  & 
// !\register|rf[0][6]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][4]~regout ),
	.datab(\register|rf[0][7]~regout ),
	.datac(\register|rf[0][5]~regout ),
	.datad(\register|rf[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr46~0 .lut_mask = "c410";
defparam \WideOr46~0 .operation_mode = "normal";
defparam \WideOr46~0 .output_mode = "comb_only";
defparam \WideOr46~0 .register_cascade_mode = "off";
defparam \WideOr46~0 .sum_lutc_input = "datac";
defparam \WideOr46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
cyclone_lcell \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr46~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr46~0_combout ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector77~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = "ffae";
defparam \Selector77~0 .operation_mode = "normal";
defparam \Selector77~0 .output_mode = "comb_only";
defparam \Selector77~0 .register_cascade_mode = "off";
defparam \Selector77~0 .sum_lutc_input = "datac";
defparam \Selector77~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
cyclone_lcell \WideOr45~0 (
// Equation(s):
// \WideOr45~0_combout  = (\register|rf[0][7]~regout  & ((\register|rf[0][4]~regout  & (\register|rf[0][5]~regout )) # (!\register|rf[0][4]~regout  & ((\register|rf[0][6]~regout ))))) # (!\register|rf[0][7]~regout  & (\register|rf[0][6]~regout  & 
// (\register|rf[0][4]~regout  $ (\register|rf[0][5]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][4]~regout ),
	.datab(\register|rf[0][7]~regout ),
	.datac(\register|rf[0][5]~regout ),
	.datad(\register|rf[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr45~0 .lut_mask = "d680";
defparam \WideOr45~0 .operation_mode = "normal";
defparam \WideOr45~0 .output_mode = "comb_only";
defparam \WideOr45~0 .register_cascade_mode = "off";
defparam \WideOr45~0 .sum_lutc_input = "datac";
defparam \WideOr45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
cyclone_lcell \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr45~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr45~0_combout ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector76~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = "ffae";
defparam \Selector76~0 .operation_mode = "normal";
defparam \Selector76~0 .output_mode = "comb_only";
defparam \Selector76~0 .register_cascade_mode = "off";
defparam \Selector76~0 .sum_lutc_input = "datac";
defparam \Selector76~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
cyclone_lcell \WideOr44~0 (
// Equation(s):
// \WideOr44~0_combout  = (\register|rf[0][5]~regout  & (\register|rf[0][4]~regout  & (\register|rf[0][7]~regout  & !\register|rf[0][6]~regout ))) # (!\register|rf[0][5]~regout  & (\register|rf[0][6]~regout  $ (((\register|rf[0][4]~regout  & 
// !\register|rf[0][7]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][4]~regout ),
	.datab(\register|rf[0][7]~regout ),
	.datac(\register|rf[0][5]~regout ),
	.datad(\register|rf[0][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr44~0 .lut_mask = "0d82";
defparam \WideOr44~0 .operation_mode = "normal";
defparam \WideOr44~0 .output_mode = "comb_only";
defparam \WideOr44~0 .register_cascade_mode = "off";
defparam \WideOr44~0 .sum_lutc_input = "datac";
defparam \WideOr44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
cyclone_lcell \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr44~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr44~0_combout ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector75~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = "ffae";
defparam \Selector75~0 .operation_mode = "normal";
defparam \Selector75~0 .output_mode = "comb_only";
defparam \Selector75~0 .register_cascade_mode = "off";
defparam \Selector75~0 .sum_lutc_input = "datac";
defparam \Selector75~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
cyclone_lcell \Selector74~1 (
// Equation(s):
// \Selector74~1_combout  = (\Selector74~0  & (((\Decoder66~2 ))))

	.clk(gnd),
	.dataa(\Selector74~0 ),
	.datab(vcc),
	.datac(\Decoder66~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector74~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector74~1 .lut_mask = "a0a0";
defparam \Selector74~1 .operation_mode = "normal";
defparam \Selector74~1 .output_mode = "comb_only";
defparam \Selector74~1 .register_cascade_mode = "off";
defparam \Selector74~1 .sum_lutc_input = "datac";
defparam \Selector74~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
cyclone_lcell \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr42~0 )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Selector84~1_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr42~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector73~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = "eefe";
defparam \Selector73~0 .operation_mode = "normal";
defparam \Selector73~0 .output_mode = "comb_only";
defparam \Selector73~0 .register_cascade_mode = "off";
defparam \Selector73~0 .sum_lutc_input = "datac";
defparam \Selector73~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
cyclone_lcell \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr41~0 )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Selector84~1_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr41~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector72~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = "eefe";
defparam \Selector72~0 .operation_mode = "normal";
defparam \Selector72~0 .output_mode = "comb_only";
defparam \Selector72~0 .register_cascade_mode = "off";
defparam \Selector72~0 .sum_lutc_input = "datac";
defparam \Selector72~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
cyclone_lcell \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr40~0 )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Selector84~1_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr40~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector71~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = "eefe";
defparam \Selector71~0 .operation_mode = "normal";
defparam \Selector71~0 .output_mode = "comb_only";
defparam \Selector71~0 .register_cascade_mode = "off";
defparam \Selector71~0 .sum_lutc_input = "datac";
defparam \Selector71~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
cyclone_lcell \WideOr39~0 (
// Equation(s):
// \WideOr39~0_combout  = (\register|rf[0][10]~regout  & (\register|rf[0][11]~regout  & ((\register|rf[0][9]~regout ) # (!\register|rf[0][8]~regout )))) # (!\register|rf[0][10]~regout  & (\register|rf[0][9]~regout  & (!\register|rf[0][8]~regout  & 
// !\register|rf[0][11]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][10]~regout ),
	.datab(\register|rf[0][9]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr39~0 .lut_mask = "8a04";
defparam \WideOr39~0 .operation_mode = "normal";
defparam \WideOr39~0 .output_mode = "comb_only";
defparam \WideOr39~0 .register_cascade_mode = "off";
defparam \WideOr39~0 .sum_lutc_input = "datac";
defparam \WideOr39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
cyclone_lcell \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr39~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Selector84~4_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector70~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = "eefe";
defparam \Selector70~0 .operation_mode = "normal";
defparam \Selector70~0 .output_mode = "comb_only";
defparam \Selector70~0 .register_cascade_mode = "off";
defparam \Selector70~0 .sum_lutc_input = "datac";
defparam \Selector70~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
cyclone_lcell \WideOr38~0 (
// Equation(s):
// \WideOr38~0_combout  = (\register|rf[0][9]~regout  & ((\register|rf[0][8]~regout  & ((\register|rf[0][11]~regout ))) # (!\register|rf[0][8]~regout  & (\register|rf[0][10]~regout )))) # (!\register|rf[0][9]~regout  & (\register|rf[0][10]~regout  & 
// (\register|rf[0][8]~regout  $ (\register|rf[0][11]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][10]~regout ),
	.datab(\register|rf[0][9]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr38~0 .lut_mask = "ca28";
defparam \WideOr38~0 .operation_mode = "normal";
defparam \WideOr38~0 .output_mode = "comb_only";
defparam \WideOr38~0 .register_cascade_mode = "off";
defparam \WideOr38~0 .sum_lutc_input = "datac";
defparam \WideOr38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
cyclone_lcell \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr38~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Selector84~1_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr38~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector69~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = "eefe";
defparam \Selector69~0 .operation_mode = "normal";
defparam \Selector69~0 .output_mode = "comb_only";
defparam \Selector69~0 .register_cascade_mode = "off";
defparam \Selector69~0 .sum_lutc_input = "datac";
defparam \Selector69~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
cyclone_lcell \WideOr37~0 (
// Equation(s):
// \WideOr37~0_combout  = (\register|rf[0][10]~regout  & (!\register|rf[0][9]~regout  & ((\register|rf[0][11]~regout ) # (!\register|rf[0][8]~regout )))) # (!\register|rf[0][10]~regout  & (\register|rf[0][8]~regout  & (\register|rf[0][9]~regout  $ 
// (!\register|rf[0][11]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][10]~regout ),
	.datab(\register|rf[0][9]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr37~0 .lut_mask = "6212";
defparam \WideOr37~0 .operation_mode = "normal";
defparam \WideOr37~0 .output_mode = "comb_only";
defparam \WideOr37~0 .register_cascade_mode = "off";
defparam \WideOr37~0 .sum_lutc_input = "datac";
defparam \WideOr37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
cyclone_lcell \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr37~0_combout )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Selector84~4_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr37~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector68~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = "eefe";
defparam \Selector68~0 .operation_mode = "normal";
defparam \Selector68~0 .output_mode = "comb_only";
defparam \Selector68~0 .register_cascade_mode = "off";
defparam \Selector68~0 .sum_lutc_input = "datac";
defparam \Selector68~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
cyclone_lcell \tr[15] (
// Equation(s):
// tr[15] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][15]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][15]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[15] .lut_mask = "0000";
defparam \tr[15] .operation_mode = "normal";
defparam \tr[15] .output_mode = "reg_only";
defparam \tr[15] .register_cascade_mode = "off";
defparam \tr[15] .sum_lutc_input = "datac";
defparam \tr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N6
cyclone_lcell \tr[14] (
// Equation(s):
// tr[14] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][14]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][14]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[14] .lut_mask = "0000";
defparam \tr[14] .operation_mode = "normal";
defparam \tr[14] .output_mode = "reg_only";
defparam \tr[14] .register_cascade_mode = "off";
defparam \tr[14] .sum_lutc_input = "datac";
defparam \tr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N4
cyclone_lcell \tr[13] (
// Equation(s):
// tr[13] = DFFEAS((((\register|rf[0][13]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][13]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[13] .lut_mask = "ff00";
defparam \tr[13] .operation_mode = "normal";
defparam \tr[13] .output_mode = "reg_only";
defparam \tr[13] .register_cascade_mode = "off";
defparam \tr[13] .sum_lutc_input = "datac";
defparam \tr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N2
cyclone_lcell \tr[12] (
// Equation(s):
// tr[12] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][12]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][12]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[12] .lut_mask = "0000";
defparam \tr[12] .operation_mode = "normal";
defparam \tr[12] .output_mode = "reg_only";
defparam \tr[12] .register_cascade_mode = "off";
defparam \tr[12] .sum_lutc_input = "datac";
defparam \tr[12] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X17_Y6
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[12],tr[13],tr[14],tr[15]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 12;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 12;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y6_N8
cyclone_lcell \sr[15] (
// Equation(s):
// sr[15] = DFFEAS((((\register|rf[0][15]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][15]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[15] .lut_mask = "00f0";
defparam \sr[15] .operation_mode = "normal";
defparam \sr[15] .output_mode = "reg_only";
defparam \sr[15] .register_cascade_mode = "off";
defparam \sr[15] .sum_lutc_input = "datac";
defparam \sr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
cyclone_lcell \sr[14] (
// Equation(s):
// sr[14] = DFFEAS((((\register|rf[0][14]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][14]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[14] .lut_mask = "00f0";
defparam \sr[14] .operation_mode = "normal";
defparam \sr[14] .output_mode = "reg_only";
defparam \sr[14] .register_cascade_mode = "off";
defparam \sr[14] .sum_lutc_input = "datac";
defparam \sr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N0
cyclone_lcell \sr[13] (
// Equation(s):
// sr[13] = DFFEAS(((!ir[16] & ((\register|rf[0][13]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(vcc),
	.datad(\register|rf[0][13]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[13] .lut_mask = "3300";
defparam \sr[13] .operation_mode = "normal";
defparam \sr[13] .output_mode = "reg_only";
defparam \sr[13] .register_cascade_mode = "off";
defparam \sr[13] .sum_lutc_input = "datac";
defparam \sr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N9
cyclone_lcell \sr[12] (
// Equation(s):
// sr[12] = DFFEAS((\register|rf[0][12]~regout  & (((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[12] .lut_mask = "00aa";
defparam \sr[12] .operation_mode = "normal";
defparam \sr[12] .output_mode = "reg_only";
defparam \sr[12] .register_cascade_mode = "off";
defparam \sr[12] .sum_lutc_input = "datac";
defparam \sr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
cyclone_lcell \alu|Add0~75 (
// Equation(s):
// \alu|Add0~75_combout  = sr[12] $ (tr[12] $ ((!(!\alu|Add0~47  & \alu|Add0~42 ) # (\alu|Add0~47  & \alu|Add0~42COUT1_202 ))))
// \alu|Add0~77  = CARRY((sr[12] & ((tr[12]) # (!\alu|Add0~42 ))) # (!sr[12] & (tr[12] & !\alu|Add0~42 )))
// \alu|Add0~77COUT1_204  = CARRY((sr[12] & ((tr[12]) # (!\alu|Add0~42COUT1_202 ))) # (!sr[12] & (tr[12] & !\alu|Add0~42COUT1_202 )))

	.clk(gnd),
	.dataa(sr[12]),
	.datab(tr[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~47 ),
	.cin0(\alu|Add0~42 ),
	.cin1(\alu|Add0~42COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~77 ),
	.cout1(\alu|Add0~77COUT1_204 ));
// synopsys translate_off
defparam \alu|Add0~75 .cin0_used = "true";
defparam \alu|Add0~75 .cin1_used = "true";
defparam \alu|Add0~75 .cin_used = "true";
defparam \alu|Add0~75 .lut_mask = "698e";
defparam \alu|Add0~75 .operation_mode = "arithmetic";
defparam \alu|Add0~75 .output_mode = "comb_only";
defparam \alu|Add0~75 .register_cascade_mode = "off";
defparam \alu|Add0~75 .sum_lutc_input = "cin";
defparam \alu|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
cyclone_lcell \alu|Add0~70 (
// Equation(s):
// \alu|Add0~70_combout  = sr[13] $ (tr[13] $ (((!\alu|Add0~47  & \alu|Add0~77 ) # (\alu|Add0~47  & \alu|Add0~77COUT1_204 ))))
// \alu|Add0~72  = CARRY((sr[13] & (!tr[13] & !\alu|Add0~77 )) # (!sr[13] & ((!\alu|Add0~77 ) # (!tr[13]))))
// \alu|Add0~72COUT1_206  = CARRY((sr[13] & (!tr[13] & !\alu|Add0~77COUT1_204 )) # (!sr[13] & ((!\alu|Add0~77COUT1_204 ) # (!tr[13]))))

	.clk(gnd),
	.dataa(sr[13]),
	.datab(tr[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~47 ),
	.cin0(\alu|Add0~77 ),
	.cin1(\alu|Add0~77COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~72 ),
	.cout1(\alu|Add0~72COUT1_206 ));
// synopsys translate_off
defparam \alu|Add0~70 .cin0_used = "true";
defparam \alu|Add0~70 .cin1_used = "true";
defparam \alu|Add0~70 .cin_used = "true";
defparam \alu|Add0~70 .lut_mask = "9617";
defparam \alu|Add0~70 .operation_mode = "arithmetic";
defparam \alu|Add0~70 .output_mode = "comb_only";
defparam \alu|Add0~70 .register_cascade_mode = "off";
defparam \alu|Add0~70 .sum_lutc_input = "cin";
defparam \alu|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
cyclone_lcell \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_combout  = tr[14] $ (sr[14] $ ((!(!\alu|Add0~47  & \alu|Add0~72 ) # (\alu|Add0~47  & \alu|Add0~72COUT1_206 ))))
// \alu|Add0~67  = CARRY((tr[14] & ((sr[14]) # (!\alu|Add0~72 ))) # (!tr[14] & (sr[14] & !\alu|Add0~72 )))
// \alu|Add0~67COUT1_208  = CARRY((tr[14] & ((sr[14]) # (!\alu|Add0~72COUT1_206 ))) # (!tr[14] & (sr[14] & !\alu|Add0~72COUT1_206 )))

	.clk(gnd),
	.dataa(tr[14]),
	.datab(sr[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~47 ),
	.cin0(\alu|Add0~72 ),
	.cin1(\alu|Add0~72COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~67 ),
	.cout1(\alu|Add0~67COUT1_208 ));
// synopsys translate_off
defparam \alu|Add0~65 .cin0_used = "true";
defparam \alu|Add0~65 .cin1_used = "true";
defparam \alu|Add0~65 .cin_used = "true";
defparam \alu|Add0~65 .lut_mask = "698e";
defparam \alu|Add0~65 .operation_mode = "arithmetic";
defparam \alu|Add0~65 .output_mode = "comb_only";
defparam \alu|Add0~65 .register_cascade_mode = "off";
defparam \alu|Add0~65 .sum_lutc_input = "cin";
defparam \alu|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
cyclone_lcell \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = sr[15] $ (tr[15] $ (((!\alu|Add0~47  & \alu|Add0~67 ) # (\alu|Add0~47  & \alu|Add0~67COUT1_208 ))))
// \alu|Add0~62  = CARRY((sr[15] & (!tr[15] & !\alu|Add0~67COUT1_208 )) # (!sr[15] & ((!\alu|Add0~67COUT1_208 ) # (!tr[15]))))

	.clk(gnd),
	.dataa(sr[15]),
	.datab(tr[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~47 ),
	.cin0(\alu|Add0~67 ),
	.cin1(\alu|Add0~67COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~60_combout ),
	.regout(),
	.cout(\alu|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~60 .cin0_used = "true";
defparam \alu|Add0~60 .cin1_used = "true";
defparam \alu|Add0~60 .cin_used = "true";
defparam \alu|Add0~60 .lut_mask = "9617";
defparam \alu|Add0~60 .operation_mode = "arithmetic";
defparam \alu|Add0~60 .output_mode = "comb_only";
defparam \alu|Add0~60 .register_cascade_mode = "off";
defparam \alu|Add0~60 .sum_lutc_input = "cin";
defparam \alu|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N4
cyclone_lcell \dr[15] (
// Equation(s):
// dr[15] = DFFEAS((ir[25] & (tr[15])) # (!ir[25] & (((\alu|Add0~60_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [15], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[15]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [15]),
	.datad(\alu|Add0~60_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[15] .lut_mask = "dd88";
defparam \dr[15] .operation_mode = "normal";
defparam \dr[15] .output_mode = "reg_only";
defparam \dr[15] .register_cascade_mode = "off";
defparam \dr[15] .sum_lutc_input = "datac";
defparam \dr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N3
cyclone_lcell \register|rf[0][15] (
// Equation(s):
// \Selector67~0  = (F1_rf[0][15]) # ((\register|rf[0][13]~regout  & ((!\register|rf[0][14]~regout ) # (!\register|rf[0][12]~regout ))) # (!\register|rf[0][13]~regout  & ((\register|rf[0][14]~regout ))))
// \register|rf[0][15]~regout  = DFFEAS(\Selector67~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[15], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][13]~regout ),
	.datac(dr[15]),
	.datad(\register|rf[0][14]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector67~0 ),
	.regout(\register|rf[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][15] .lut_mask = "f7fc";
defparam \register|rf[0][15] .operation_mode = "normal";
defparam \register|rf[0][15] .output_mode = "reg_and_comb";
defparam \register|rf[0][15] .register_cascade_mode = "off";
defparam \register|rf[0][15] .sum_lutc_input = "qfbk";
defparam \register|rf[0][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N6
cyclone_lcell \dr[13] (
// Equation(s):
// dr[13] = DFFEAS((ir[25] & (tr[13])) # (!ir[25] & (((\alu|Add0~70_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [13], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[13]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [13]),
	.datad(\alu|Add0~70_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[13] .lut_mask = "dd88";
defparam \dr[13] .operation_mode = "normal";
defparam \dr[13] .output_mode = "reg_only";
defparam \dr[13] .register_cascade_mode = "off";
defparam \dr[13] .sum_lutc_input = "datac";
defparam \dr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N9
cyclone_lcell \register|rf[0][13] (
// Equation(s):
// \WideOr34~0  = (F1_rf[0][13] & (!\register|rf[0][15]~regout  & ((\register|rf[0][12]~regout )))) # (!F1_rf[0][13] & ((\register|rf[0][14]~regout  & (!\register|rf[0][15]~regout )) # (!\register|rf[0][14]~regout  & ((\register|rf[0][12]~regout )))))
// \register|rf[0][13]~regout  = DFFEAS(\WideOr34~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[13], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][15]~regout ),
	.datab(\register|rf[0][14]~regout ),
	.datac(dr[13]),
	.datad(\register|rf[0][12]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr34~0 ),
	.regout(\register|rf[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][13] .lut_mask = "5704";
defparam \register|rf[0][13] .operation_mode = "normal";
defparam \register|rf[0][13] .output_mode = "reg_and_comb";
defparam \register|rf[0][13] .register_cascade_mode = "off";
defparam \register|rf[0][13] .sum_lutc_input = "qfbk";
defparam \register|rf[0][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N8
cyclone_lcell \dr[14] (
// Equation(s):
// dr[14] = DFFEAS((ir[25] & (tr[14])) # (!ir[25] & (((\alu|Add0~65_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [14], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[14]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [14]),
	.datad(\alu|Add0~65_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[14] .lut_mask = "dd88";
defparam \dr[14] .operation_mode = "normal";
defparam \dr[14] .output_mode = "reg_only";
defparam \dr[14] .register_cascade_mode = "off";
defparam \dr[14] .sum_lutc_input = "datac";
defparam \dr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N6
cyclone_lcell \register|rf[0][14] (
// Equation(s):
// \WideOr35~0  = (\register|rf[0][13]~regout  & (!\register|rf[0][15]~regout  & ((\register|rf[0][12]~regout ) # (!F1_rf[0][14])))) # (!\register|rf[0][13]~regout  & ((F1_rf[0][14] & ((\register|rf[0][15]~regout ))) # (!F1_rf[0][14] & 
// (\register|rf[0][12]~regout  & !\register|rf[0][15]~regout ))))
// \register|rf[0][14]~regout  = DFFEAS(\WideOr35~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[14], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][13]~regout ),
	.datac(dr[14]),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr35~0 ),
	.regout(\register|rf[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][14] .lut_mask = "308e";
defparam \register|rf[0][14] .operation_mode = "normal";
defparam \register|rf[0][14] .output_mode = "reg_and_comb";
defparam \register|rf[0][14] .register_cascade_mode = "off";
defparam \register|rf[0][14] .sum_lutc_input = "qfbk";
defparam \register|rf[0][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N5
cyclone_lcell \dr[12] (
// Equation(s):
// dr[12] = DFFEAS((ir[25] & (((tr[12])))) # (!ir[25] & (\alu|Add0~75_combout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [12], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(\alu|Add0~75_combout ),
	.datac(\memory|altsyncram_component|auto_generated|q_b [12]),
	.datad(tr[12]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[12] .lut_mask = "ee44";
defparam \dr[12] .operation_mode = "normal";
defparam \dr[12] .output_mode = "reg_only";
defparam \dr[12] .register_cascade_mode = "off";
defparam \dr[12] .sum_lutc_input = "datac";
defparam \dr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N7
cyclone_lcell \register|rf[0][12] (
// Equation(s):
// \WideOr33~0  = (\register|rf[0][13]~regout  & ((\register|rf[0][14]~regout  & ((F1_rf[0][12]))) # (!\register|rf[0][14]~regout  & (\register|rf[0][15]~regout  & !F1_rf[0][12])))) # (!\register|rf[0][13]~regout  & (!\register|rf[0][15]~regout  & 
// (\register|rf[0][14]~regout  $ (F1_rf[0][12]))))
// \register|rf[0][12]~regout  = DFFEAS(\WideOr33~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[12], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][14]~regout ),
	.datab(\register|rf[0][15]~regout ),
	.datac(dr[12]),
	.datad(\register|rf[0][13]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr33~0 ),
	.regout(\register|rf[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][12] .lut_mask = "a412";
defparam \register|rf[0][12] .operation_mode = "normal";
defparam \register|rf[0][12] .output_mode = "reg_and_comb";
defparam \register|rf[0][12] .register_cascade_mode = "off";
defparam \register|rf[0][12] .sum_lutc_input = "qfbk";
defparam \register|rf[0][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N9
cyclone_lcell \Selector67~1 (
// Equation(s):
// \Selector67~1_combout  = (((\Decoder66~2  & \Selector67~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Decoder66~2 ),
	.datad(\Selector67~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector67~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector67~1 .lut_mask = "f000";
defparam \Selector67~1 .operation_mode = "normal";
defparam \Selector67~1 .output_mode = "comb_only";
defparam \Selector67~1 .register_cascade_mode = "off";
defparam \Selector67~1 .sum_lutc_input = "datac";
defparam \Selector67~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
cyclone_lcell \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr35~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr35~0 ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector66~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = "ffce";
defparam \Selector66~0 .operation_mode = "normal";
defparam \Selector66~0 .output_mode = "comb_only";
defparam \Selector66~0 .register_cascade_mode = "off";
defparam \Selector66~0 .sum_lutc_input = "datac";
defparam \Selector66~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
cyclone_lcell \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr34~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr34~0 ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = "ffce";
defparam \Selector65~0 .operation_mode = "normal";
defparam \Selector65~0 .output_mode = "comb_only";
defparam \Selector65~0 .register_cascade_mode = "off";
defparam \Selector65~0 .sum_lutc_input = "datac";
defparam \Selector65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
cyclone_lcell \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr33~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Selector84~4_combout ),
	.datac(\Decoder66~2 ),
	.datad(\WideOr33~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = "eefe";
defparam \Selector64~0 .operation_mode = "normal";
defparam \Selector64~0 .output_mode = "comb_only";
defparam \Selector64~0 .register_cascade_mode = "off";
defparam \Selector64~0 .sum_lutc_input = "datac";
defparam \Selector64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
cyclone_lcell \WideOr32~0 (
// Equation(s):
// \WideOr32~0_combout  = (\register|rf[0][14]~regout  & (\register|rf[0][15]~regout  & ((\register|rf[0][13]~regout ) # (!\register|rf[0][12]~regout )))) # (!\register|rf[0][14]~regout  & (!\register|rf[0][12]~regout  & (!\register|rf[0][15]~regout  & 
// \register|rf[0][13]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][14]~regout ),
	.datac(\register|rf[0][15]~regout ),
	.datad(\register|rf[0][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr32~0 .lut_mask = "c140";
defparam \WideOr32~0 .operation_mode = "normal";
defparam \WideOr32~0 .output_mode = "comb_only";
defparam \WideOr32~0 .register_cascade_mode = "off";
defparam \WideOr32~0 .sum_lutc_input = "datac";
defparam \WideOr32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
cyclone_lcell \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr32~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr32~0_combout ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = "ffce";
defparam \Selector63~0 .operation_mode = "normal";
defparam \Selector63~0 .output_mode = "comb_only";
defparam \Selector63~0 .register_cascade_mode = "off";
defparam \Selector63~0 .sum_lutc_input = "datac";
defparam \Selector63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
cyclone_lcell \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = (\register|rf[0][15]~regout  & ((\register|rf[0][12]~regout  & ((\register|rf[0][13]~regout ))) # (!\register|rf[0][12]~regout  & (\register|rf[0][14]~regout )))) # (!\register|rf[0][15]~regout  & (\register|rf[0][14]~regout  & 
// (\register|rf[0][12]~regout  $ (\register|rf[0][13]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][14]~regout ),
	.datac(\register|rf[0][15]~regout ),
	.datad(\register|rf[0][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr31~0 .lut_mask = "e448";
defparam \WideOr31~0 .operation_mode = "normal";
defparam \WideOr31~0 .output_mode = "comb_only";
defparam \WideOr31~0 .register_cascade_mode = "off";
defparam \WideOr31~0 .sum_lutc_input = "datac";
defparam \WideOr31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
cyclone_lcell \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr31~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr31~0_combout ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = "ffce";
defparam \Selector62~0 .operation_mode = "normal";
defparam \Selector62~0 .output_mode = "comb_only";
defparam \Selector62~0 .register_cascade_mode = "off";
defparam \Selector62~0 .sum_lutc_input = "datac";
defparam \Selector62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
cyclone_lcell \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = (\register|rf[0][14]~regout  & (!\register|rf[0][13]~regout  & ((\register|rf[0][15]~regout ) # (!\register|rf[0][12]~regout )))) # (!\register|rf[0][14]~regout  & (\register|rf[0][12]~regout  & (\register|rf[0][15]~regout  $ 
// (!\register|rf[0][13]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][14]~regout ),
	.datac(\register|rf[0][15]~regout ),
	.datad(\register|rf[0][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr30~0 .lut_mask = "20c6";
defparam \WideOr30~0 .operation_mode = "normal";
defparam \WideOr30~0 .output_mode = "comb_only";
defparam \WideOr30~0 .register_cascade_mode = "off";
defparam \WideOr30~0 .sum_lutc_input = "datac";
defparam \WideOr30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
cyclone_lcell \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr30~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr30~0_combout ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector61~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = "ffce";
defparam \Selector61~0 .operation_mode = "normal";
defparam \Selector61~0 .output_mode = "comb_only";
defparam \Selector61~0 .register_cascade_mode = "off";
defparam \Selector61~0 .sum_lutc_input = "datac";
defparam \Selector61~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N0
cyclone_lcell \tr[17] (
// Equation(s):
// tr[17] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][17]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][17]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[17] .lut_mask = "0000";
defparam \tr[17] .operation_mode = "normal";
defparam \tr[17] .output_mode = "reg_only";
defparam \tr[17] .register_cascade_mode = "off";
defparam \tr[17] .sum_lutc_input = "datac";
defparam \tr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N1
cyclone_lcell \tr[19] (
// Equation(s):
// tr[19] = DFFEAS((((\register|rf[0][19]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][19]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[19] .lut_mask = "ff00";
defparam \tr[19] .operation_mode = "normal";
defparam \tr[19] .output_mode = "reg_only";
defparam \tr[19] .register_cascade_mode = "off";
defparam \tr[19] .sum_lutc_input = "datac";
defparam \tr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N1
cyclone_lcell \tr[18] (
// Equation(s):
// tr[18] = DFFEAS((((\register|rf[0][18]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[18] .lut_mask = "ff00";
defparam \tr[18] .operation_mode = "normal";
defparam \tr[18] .output_mode = "reg_only";
defparam \tr[18] .register_cascade_mode = "off";
defparam \tr[18] .sum_lutc_input = "datac";
defparam \tr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N5
cyclone_lcell \tr[16] (
// Equation(s):
// tr[16] = DFFEAS((((\register|rf[0][16]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][16]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[16] .lut_mask = "ff00";
defparam \tr[16] .operation_mode = "normal";
defparam \tr[16] .output_mode = "reg_only";
defparam \tr[16] .register_cascade_mode = "off";
defparam \tr[16] .sum_lutc_input = "datac";
defparam \tr[16] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y7
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[16],tr[17],tr[18],tr[19]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 16;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 16;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y6_N9
cyclone_lcell \sr[17] (
// Equation(s):
// sr[17] = DFFEAS((((\register|rf[0][17]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][17]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[17] .lut_mask = "00f0";
defparam \sr[17] .operation_mode = "normal";
defparam \sr[17] .output_mode = "reg_only";
defparam \sr[17] .register_cascade_mode = "off";
defparam \sr[17] .sum_lutc_input = "datac";
defparam \sr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N2
cyclone_lcell \sr[16] (
// Equation(s):
// sr[16] = DFFEAS((!ir[16] & (((\register|rf[0][16]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][16]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[16] .lut_mask = "5500";
defparam \sr[16] .operation_mode = "normal";
defparam \sr[16] .output_mode = "reg_only";
defparam \sr[16] .register_cascade_mode = "off";
defparam \sr[16] .sum_lutc_input = "datac";
defparam \sr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
cyclone_lcell \alu|Add0~95 (
// Equation(s):
// \alu|Add0~95_combout  = sr[16] $ (tr[16] $ ((!\alu|Add0~62 )))
// \alu|Add0~97  = CARRY((sr[16] & ((tr[16]) # (!\alu|Add0~62 ))) # (!sr[16] & (tr[16] & !\alu|Add0~62 )))
// \alu|Add0~97COUT1_210  = CARRY((sr[16] & ((tr[16]) # (!\alu|Add0~62 ))) # (!sr[16] & (tr[16] & !\alu|Add0~62 )))

	.clk(gnd),
	.dataa(sr[16]),
	.datab(tr[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~97 ),
	.cout1(\alu|Add0~97COUT1_210 ));
// synopsys translate_off
defparam \alu|Add0~95 .cin_used = "true";
defparam \alu|Add0~95 .lut_mask = "698e";
defparam \alu|Add0~95 .operation_mode = "arithmetic";
defparam \alu|Add0~95 .output_mode = "comb_only";
defparam \alu|Add0~95 .register_cascade_mode = "off";
defparam \alu|Add0~95 .sum_lutc_input = "cin";
defparam \alu|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
cyclone_lcell \alu|Add0~90 (
// Equation(s):
// \alu|Add0~90_combout  = sr[17] $ (tr[17] $ (((!\alu|Add0~62  & \alu|Add0~97 ) # (\alu|Add0~62  & \alu|Add0~97COUT1_210 ))))
// \alu|Add0~92  = CARRY((sr[17] & (!tr[17] & !\alu|Add0~97 )) # (!sr[17] & ((!\alu|Add0~97 ) # (!tr[17]))))
// \alu|Add0~92COUT1_212  = CARRY((sr[17] & (!tr[17] & !\alu|Add0~97COUT1_210 )) # (!sr[17] & ((!\alu|Add0~97COUT1_210 ) # (!tr[17]))))

	.clk(gnd),
	.dataa(sr[17]),
	.datab(tr[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~62 ),
	.cin0(\alu|Add0~97 ),
	.cin1(\alu|Add0~97COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~92 ),
	.cout1(\alu|Add0~92COUT1_212 ));
// synopsys translate_off
defparam \alu|Add0~90 .cin0_used = "true";
defparam \alu|Add0~90 .cin1_used = "true";
defparam \alu|Add0~90 .cin_used = "true";
defparam \alu|Add0~90 .lut_mask = "9617";
defparam \alu|Add0~90 .operation_mode = "arithmetic";
defparam \alu|Add0~90 .output_mode = "comb_only";
defparam \alu|Add0~90 .register_cascade_mode = "off";
defparam \alu|Add0~90 .sum_lutc_input = "cin";
defparam \alu|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N4
cyclone_lcell \dr[17] (
// Equation(s):
// dr[17] = DFFEAS((ir[25] & (tr[17])) # (!ir[25] & (((\alu|Add0~90_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [17], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[17]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [17]),
	.datad(\alu|Add0~90_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[17] .lut_mask = "dd88";
defparam \dr[17] .operation_mode = "normal";
defparam \dr[17] .output_mode = "reg_only";
defparam \dr[17] .register_cascade_mode = "off";
defparam \dr[17] .sum_lutc_input = "datac";
defparam \dr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N0
cyclone_lcell \register|rf[0][17] (
// Equation(s):
// \WideOr27~0  = (F1_rf[0][17] & (!\register|rf[0][19]~regout  & (\register|rf[0][16]~regout ))) # (!F1_rf[0][17] & ((\register|rf[0][18]~regout  & (!\register|rf[0][19]~regout )) # (!\register|rf[0][18]~regout  & ((\register|rf[0][16]~regout )))))
// \register|rf[0][17]~regout  = DFFEAS(\WideOr27~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[17], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][19]~regout ),
	.datab(\register|rf[0][16]~regout ),
	.datac(dr[17]),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr27~0 ),
	.regout(\register|rf[0][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][17] .lut_mask = "454c";
defparam \register|rf[0][17] .operation_mode = "normal";
defparam \register|rf[0][17] .output_mode = "reg_and_comb";
defparam \register|rf[0][17] .register_cascade_mode = "off";
defparam \register|rf[0][17] .sum_lutc_input = "qfbk";
defparam \register|rf[0][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N9
cyclone_lcell \sr[18] (
// Equation(s):
// sr[18] = DFFEAS(((!ir[16] & ((\register|rf[0][18]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(vcc),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[18] .lut_mask = "3300";
defparam \sr[18] .operation_mode = "normal";
defparam \sr[18] .output_mode = "reg_only";
defparam \sr[18] .register_cascade_mode = "off";
defparam \sr[18] .sum_lutc_input = "datac";
defparam \sr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
cyclone_lcell \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_combout  = sr[18] $ (tr[18] $ ((!(!\alu|Add0~62  & \alu|Add0~92 ) # (\alu|Add0~62  & \alu|Add0~92COUT1_212 ))))
// \alu|Add0~87  = CARRY((sr[18] & ((tr[18]) # (!\alu|Add0~92 ))) # (!sr[18] & (tr[18] & !\alu|Add0~92 )))
// \alu|Add0~87COUT1_214  = CARRY((sr[18] & ((tr[18]) # (!\alu|Add0~92COUT1_212 ))) # (!sr[18] & (tr[18] & !\alu|Add0~92COUT1_212 )))

	.clk(gnd),
	.dataa(sr[18]),
	.datab(tr[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~62 ),
	.cin0(\alu|Add0~92 ),
	.cin1(\alu|Add0~92COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~87 ),
	.cout1(\alu|Add0~87COUT1_214 ));
// synopsys translate_off
defparam \alu|Add0~85 .cin0_used = "true";
defparam \alu|Add0~85 .cin1_used = "true";
defparam \alu|Add0~85 .cin_used = "true";
defparam \alu|Add0~85 .lut_mask = "698e";
defparam \alu|Add0~85 .operation_mode = "arithmetic";
defparam \alu|Add0~85 .output_mode = "comb_only";
defparam \alu|Add0~85 .register_cascade_mode = "off";
defparam \alu|Add0~85 .sum_lutc_input = "cin";
defparam \alu|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N8
cyclone_lcell \dr[18] (
// Equation(s):
// dr[18] = DFFEAS(((ir[25] & (tr[18])) # (!ir[25] & ((\alu|Add0~85_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [18], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(tr[18]),
	.datab(\alu|Add0~85_combout ),
	.datac(\memory|altsyncram_component|auto_generated|q_b [18]),
	.datad(ir[25]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[18] .lut_mask = "aacc";
defparam \dr[18] .operation_mode = "normal";
defparam \dr[18] .output_mode = "reg_only";
defparam \dr[18] .register_cascade_mode = "off";
defparam \dr[18] .sum_lutc_input = "datac";
defparam \dr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N5
cyclone_lcell \register|rf[0][18] (
// Equation(s):
// \WideOr28~0  = (\register|rf[0][17]~regout  & (!\register|rf[0][19]~regout  & ((\register|rf[0][16]~regout ) # (!F1_rf[0][18])))) # (!\register|rf[0][17]~regout  & ((F1_rf[0][18] & ((\register|rf[0][19]~regout ))) # (!F1_rf[0][18] & 
// (\register|rf[0][16]~regout  & !\register|rf[0][19]~regout ))))
// \register|rf[0][18]~regout  = DFFEAS(\WideOr28~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[18], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][17]~regout ),
	.datac(dr[18]),
	.datad(\register|rf[0][19]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr28~0 ),
	.regout(\register|rf[0][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][18] .lut_mask = "308e";
defparam \register|rf[0][18] .operation_mode = "normal";
defparam \register|rf[0][18] .output_mode = "reg_and_comb";
defparam \register|rf[0][18] .register_cascade_mode = "off";
defparam \register|rf[0][18] .sum_lutc_input = "qfbk";
defparam \register|rf[0][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N4
cyclone_lcell \sr[19] (
// Equation(s):
// sr[19] = DFFEAS((!ir[16] & (((\register|rf[0][19]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][19]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[19] .lut_mask = "5500";
defparam \sr[19] .operation_mode = "normal";
defparam \sr[19] .output_mode = "reg_only";
defparam \sr[19] .register_cascade_mode = "off";
defparam \sr[19] .sum_lutc_input = "datac";
defparam \sr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
cyclone_lcell \alu|Add0~80 (
// Equation(s):
// \alu|Add0~80_combout  = sr[19] $ (tr[19] $ (((!\alu|Add0~62  & \alu|Add0~87 ) # (\alu|Add0~62  & \alu|Add0~87COUT1_214 ))))
// \alu|Add0~82  = CARRY((sr[19] & (!tr[19] & !\alu|Add0~87 )) # (!sr[19] & ((!\alu|Add0~87 ) # (!tr[19]))))
// \alu|Add0~82COUT1_216  = CARRY((sr[19] & (!tr[19] & !\alu|Add0~87COUT1_214 )) # (!sr[19] & ((!\alu|Add0~87COUT1_214 ) # (!tr[19]))))

	.clk(gnd),
	.dataa(sr[19]),
	.datab(tr[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~62 ),
	.cin0(\alu|Add0~87 ),
	.cin1(\alu|Add0~87COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~82 ),
	.cout1(\alu|Add0~82COUT1_216 ));
// synopsys translate_off
defparam \alu|Add0~80 .cin0_used = "true";
defparam \alu|Add0~80 .cin1_used = "true";
defparam \alu|Add0~80 .cin_used = "true";
defparam \alu|Add0~80 .lut_mask = "9617";
defparam \alu|Add0~80 .operation_mode = "arithmetic";
defparam \alu|Add0~80 .output_mode = "comb_only";
defparam \alu|Add0~80 .register_cascade_mode = "off";
defparam \alu|Add0~80 .sum_lutc_input = "cin";
defparam \alu|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N6
cyclone_lcell \dr[19] (
// Equation(s):
// dr[19] = DFFEAS((ir[25] & (tr[19])) # (!ir[25] & (((\alu|Add0~80_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [19], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[19]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [19]),
	.datad(\alu|Add0~80_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[19] .lut_mask = "dd88";
defparam \dr[19] .operation_mode = "normal";
defparam \dr[19] .output_mode = "reg_only";
defparam \dr[19] .register_cascade_mode = "off";
defparam \dr[19] .sum_lutc_input = "datac";
defparam \dr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N7
cyclone_lcell \register|rf[0][19] (
// Equation(s):
// \Selector60~0  = (F1_rf[0][19]) # ((\register|rf[0][18]~regout  & ((!\register|rf[0][17]~regout ) # (!\register|rf[0][16]~regout ))) # (!\register|rf[0][18]~regout  & ((\register|rf[0][17]~regout ))))
// \register|rf[0][19]~regout  = DFFEAS(\Selector60~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[19], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][18]~regout ),
	.datac(dr[19]),
	.datad(\register|rf[0][17]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector60~0 ),
	.regout(\register|rf[0][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][19] .lut_mask = "f7fc";
defparam \register|rf[0][19] .operation_mode = "normal";
defparam \register|rf[0][19] .output_mode = "reg_and_comb";
defparam \register|rf[0][19] .register_cascade_mode = "off";
defparam \register|rf[0][19] .sum_lutc_input = "qfbk";
defparam \register|rf[0][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N2
cyclone_lcell \dr[16] (
// Equation(s):
// dr[16] = DFFEAS((ir[25] & (tr[16])) # (!ir[25] & (((\alu|Add0~95_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [16], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[16]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [16]),
	.datad(\alu|Add0~95_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[16] .lut_mask = "dd88";
defparam \dr[16] .operation_mode = "normal";
defparam \dr[16] .output_mode = "reg_only";
defparam \dr[16] .register_cascade_mode = "off";
defparam \dr[16] .sum_lutc_input = "datac";
defparam \dr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N4
cyclone_lcell \register|rf[0][16] (
// Equation(s):
// \WideOr26~0  = (\register|rf[0][17]~regout  & ((F1_rf[0][16] & ((\register|rf[0][18]~regout ))) # (!F1_rf[0][16] & (\register|rf[0][19]~regout  & !\register|rf[0][18]~regout )))) # (!\register|rf[0][17]~regout  & (!\register|rf[0][19]~regout  & 
// (F1_rf[0][16] $ (\register|rf[0][18]~regout ))))
// \register|rf[0][16]~regout  = DFFEAS(\WideOr26~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[16], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][19]~regout ),
	.datab(\register|rf[0][17]~regout ),
	.datac(dr[16]),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr26~0 ),
	.regout(\register|rf[0][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][16] .lut_mask = "c118";
defparam \register|rf[0][16] .operation_mode = "normal";
defparam \register|rf[0][16] .output_mode = "reg_and_comb";
defparam \register|rf[0][16] .register_cascade_mode = "off";
defparam \register|rf[0][16] .sum_lutc_input = "qfbk";
defparam \register|rf[0][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N8
cyclone_lcell \Selector60~1 (
// Equation(s):
// \Selector60~1_combout  = ((\Decoder66~2  & ((\Selector60~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder66~2 ),
	.datac(vcc),
	.datad(\Selector60~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector60~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector60~1 .lut_mask = "cc00";
defparam \Selector60~1 .operation_mode = "normal";
defparam \Selector60~1 .output_mode = "comb_only";
defparam \Selector60~1 .register_cascade_mode = "off";
defparam \Selector60~1 .sum_lutc_input = "datac";
defparam \Selector60~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N6
cyclone_lcell \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr28~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\Selector84~4_combout ),
	.datad(\WideOr28~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector59~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = "fafe";
defparam \Selector59~0 .operation_mode = "normal";
defparam \Selector59~0 .output_mode = "comb_only";
defparam \Selector59~0 .register_cascade_mode = "off";
defparam \Selector59~0 .sum_lutc_input = "datac";
defparam \Selector59~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N2
cyclone_lcell \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr27~0 )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr27~0 ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = "ffae";
defparam \Selector58~0 .operation_mode = "normal";
defparam \Selector58~0 .output_mode = "comb_only";
defparam \Selector58~0 .register_cascade_mode = "off";
defparam \Selector58~0 .sum_lutc_input = "datac";
defparam \Selector58~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N3
cyclone_lcell \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr26~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\Selector84~4_combout ),
	.datad(\WideOr26~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector57~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = "fafe";
defparam \Selector57~0 .operation_mode = "normal";
defparam \Selector57~0 .output_mode = "comb_only";
defparam \Selector57~0 .register_cascade_mode = "off";
defparam \Selector57~0 .sum_lutc_input = "datac";
defparam \Selector57~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N8
cyclone_lcell \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = (\register|rf[0][18]~regout  & (\register|rf[0][19]~regout  & ((\register|rf[0][17]~regout ) # (!\register|rf[0][16]~regout )))) # (!\register|rf[0][18]~regout  & (!\register|rf[0][16]~regout  & (\register|rf[0][17]~regout  & 
// !\register|rf[0][19]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][18]~regout ),
	.datab(\register|rf[0][16]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr25~0 .lut_mask = "a210";
defparam \WideOr25~0 .operation_mode = "normal";
defparam \WideOr25~0 .output_mode = "comb_only";
defparam \WideOr25~0 .register_cascade_mode = "off";
defparam \WideOr25~0 .sum_lutc_input = "datac";
defparam \WideOr25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N1
cyclone_lcell \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr25~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = "fcfe";
defparam \Selector56~0 .operation_mode = "normal";
defparam \Selector56~0 .output_mode = "comb_only";
defparam \Selector56~0 .register_cascade_mode = "off";
defparam \Selector56~0 .sum_lutc_input = "datac";
defparam \Selector56~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N6
cyclone_lcell \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = (\register|rf[0][17]~regout  & ((\register|rf[0][16]~regout  & ((\register|rf[0][19]~regout ))) # (!\register|rf[0][16]~regout  & (\register|rf[0][18]~regout )))) # (!\register|rf[0][17]~regout  & (\register|rf[0][18]~regout  & 
// (\register|rf[0][16]~regout  $ (\register|rf[0][19]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][18]~regout ),
	.datab(\register|rf[0][16]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr24~0 .lut_mask = "e228";
defparam \WideOr24~0 .operation_mode = "normal";
defparam \WideOr24~0 .output_mode = "comb_only";
defparam \WideOr24~0 .register_cascade_mode = "off";
defparam \WideOr24~0 .sum_lutc_input = "datac";
defparam \WideOr24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N4
cyclone_lcell \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr24~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr24~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = "fcfe";
defparam \Selector55~0 .operation_mode = "normal";
defparam \Selector55~0 .output_mode = "comb_only";
defparam \Selector55~0 .register_cascade_mode = "off";
defparam \Selector55~0 .sum_lutc_input = "datac";
defparam \Selector55~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N3
cyclone_lcell \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (\register|rf[0][18]~regout  & (!\register|rf[0][17]~regout  & ((\register|rf[0][19]~regout ) # (!\register|rf[0][16]~regout )))) # (!\register|rf[0][18]~regout  & (\register|rf[0][16]~regout  & (\register|rf[0][17]~regout  $ 
// (!\register|rf[0][19]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][18]~regout ),
	.datab(\register|rf[0][16]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = "4a06";
defparam \WideOr23~0 .operation_mode = "normal";
defparam \WideOr23~0 .output_mode = "comb_only";
defparam \WideOr23~0 .register_cascade_mode = "off";
defparam \WideOr23~0 .sum_lutc_input = "datac";
defparam \WideOr23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N7
cyclone_lcell \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr23~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector54~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = "fcfe";
defparam \Selector54~0 .operation_mode = "normal";
defparam \Selector54~0 .output_mode = "comb_only";
defparam \Selector54~0 .register_cascade_mode = "off";
defparam \Selector54~0 .sum_lutc_input = "datac";
defparam \Selector54~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N9
cyclone_lcell \tr[23] (
// Equation(s):
// tr[23] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][23]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][23]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[23] .lut_mask = "0000";
defparam \tr[23] .operation_mode = "normal";
defparam \tr[23] .output_mode = "reg_only";
defparam \tr[23] .register_cascade_mode = "off";
defparam \tr[23] .sum_lutc_input = "datac";
defparam \tr[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y8_N0
cyclone_lcell \tr[22] (
// Equation(s):
// tr[22] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][22]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][22]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[22] .lut_mask = "0000";
defparam \tr[22] .operation_mode = "normal";
defparam \tr[22] .output_mode = "reg_only";
defparam \tr[22] .register_cascade_mode = "off";
defparam \tr[22] .sum_lutc_input = "datac";
defparam \tr[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N5
cyclone_lcell \tr[20] (
// Equation(s):
// tr[20] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][20]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][20]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[20] .lut_mask = "0000";
defparam \tr[20] .operation_mode = "normal";
defparam \tr[20] .output_mode = "reg_only";
defparam \tr[20] .register_cascade_mode = "off";
defparam \tr[20] .sum_lutc_input = "datac";
defparam \tr[20] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X17_Y12
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[20],tr[21],tr[22],tr[23]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X21_Y8_N4
cyclone_lcell \sr[21] (
// Equation(s):
// sr[21] = DFFEAS((!ir[16] & (((\register|rf[0][21]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[21] .lut_mask = "5500";
defparam \sr[21] .operation_mode = "normal";
defparam \sr[21] .output_mode = "reg_only";
defparam \sr[21] .register_cascade_mode = "off";
defparam \sr[21] .sum_lutc_input = "datac";
defparam \sr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
cyclone_lcell \sr[20] (
// Equation(s):
// sr[20] = DFFEAS((((\register|rf[0][20]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][20]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[20] .lut_mask = "00f0";
defparam \sr[20] .operation_mode = "normal";
defparam \sr[20] .output_mode = "reg_only";
defparam \sr[20] .register_cascade_mode = "off";
defparam \sr[20] .sum_lutc_input = "datac";
defparam \sr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
cyclone_lcell \alu|Add0~115 (
// Equation(s):
// \alu|Add0~115_combout  = sr[20] $ (tr[20] $ ((!(!\alu|Add0~62  & \alu|Add0~82 ) # (\alu|Add0~62  & \alu|Add0~82COUT1_216 ))))
// \alu|Add0~117  = CARRY((sr[20] & ((tr[20]) # (!\alu|Add0~82COUT1_216 ))) # (!sr[20] & (tr[20] & !\alu|Add0~82COUT1_216 )))

	.clk(gnd),
	.dataa(sr[20]),
	.datab(tr[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~62 ),
	.cin0(\alu|Add0~82 ),
	.cin1(\alu|Add0~82COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~115_combout ),
	.regout(),
	.cout(\alu|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~115 .cin0_used = "true";
defparam \alu|Add0~115 .cin1_used = "true";
defparam \alu|Add0~115 .cin_used = "true";
defparam \alu|Add0~115 .lut_mask = "698e";
defparam \alu|Add0~115 .operation_mode = "arithmetic";
defparam \alu|Add0~115 .output_mode = "comb_only";
defparam \alu|Add0~115 .register_cascade_mode = "off";
defparam \alu|Add0~115 .sum_lutc_input = "cin";
defparam \alu|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
cyclone_lcell \alu|Add0~110 (
// Equation(s):
// \alu|Add0~110_combout  = sr[21] $ (tr[21] $ ((\alu|Add0~117 )))
// \alu|Add0~112  = CARRY((sr[21] & (!tr[21] & !\alu|Add0~117 )) # (!sr[21] & ((!\alu|Add0~117 ) # (!tr[21]))))
// \alu|Add0~112COUT1_218  = CARRY((sr[21] & (!tr[21] & !\alu|Add0~117 )) # (!sr[21] & ((!\alu|Add0~117 ) # (!tr[21]))))

	.clk(gnd),
	.dataa(sr[21]),
	.datab(tr[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~112 ),
	.cout1(\alu|Add0~112COUT1_218 ));
// synopsys translate_off
defparam \alu|Add0~110 .cin_used = "true";
defparam \alu|Add0~110 .lut_mask = "9617";
defparam \alu|Add0~110 .operation_mode = "arithmetic";
defparam \alu|Add0~110 .output_mode = "comb_only";
defparam \alu|Add0~110 .register_cascade_mode = "off";
defparam \alu|Add0~110 .sum_lutc_input = "cin";
defparam \alu|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N4
cyclone_lcell \dr[21] (
// Equation(s):
// dr[21] = DFFEAS((ir[25] & (tr[21])) # (!ir[25] & (((\alu|Add0~110_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [21], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[21]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [21]),
	.datad(\alu|Add0~110_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[21] .lut_mask = "dd88";
defparam \dr[21] .operation_mode = "normal";
defparam \dr[21] .output_mode = "reg_only";
defparam \dr[21] .register_cascade_mode = "off";
defparam \dr[21] .sum_lutc_input = "datac";
defparam \dr[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N6
cyclone_lcell \register|rf[0][21] (
// Equation(s):
// \WideOr20~0  = (F1_rf[0][21] & (\register|rf[0][20]~regout  & (!\register|rf[0][23]~regout ))) # (!F1_rf[0][21] & ((\register|rf[0][22]~regout  & ((!\register|rf[0][23]~regout ))) # (!\register|rf[0][22]~regout  & (\register|rf[0][20]~regout ))))
// \register|rf[0][21]~regout  = DFFEAS(\WideOr20~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[21], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][20]~regout ),
	.datab(\register|rf[0][23]~regout ),
	.datac(dr[21]),
	.datad(\register|rf[0][22]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr20~0 ),
	.regout(\register|rf[0][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][21] .lut_mask = "232a";
defparam \register|rf[0][21] .operation_mode = "normal";
defparam \register|rf[0][21] .output_mode = "reg_and_comb";
defparam \register|rf[0][21] .register_cascade_mode = "off";
defparam \register|rf[0][21] .sum_lutc_input = "qfbk";
defparam \register|rf[0][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y8_N8
cyclone_lcell \tr[21] (
// Equation(s):
// tr[21] = DFFEAS((((\register|rf[0][21]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[21] .lut_mask = "ff00";
defparam \tr[21] .operation_mode = "normal";
defparam \tr[21] .output_mode = "reg_only";
defparam \tr[21] .register_cascade_mode = "off";
defparam \tr[21] .sum_lutc_input = "datac";
defparam \tr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N2
cyclone_lcell \sr[23] (
// Equation(s):
// sr[23] = DFFEAS(((\register|rf[0][23]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][23]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[23] .lut_mask = "00cc";
defparam \sr[23] .operation_mode = "normal";
defparam \sr[23] .output_mode = "reg_only";
defparam \sr[23] .register_cascade_mode = "off";
defparam \sr[23] .sum_lutc_input = "datac";
defparam \sr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N9
cyclone_lcell \sr[22] (
// Equation(s):
// sr[22] = DFFEAS(((\register|rf[0][22]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][22]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[22] .lut_mask = "00cc";
defparam \sr[22] .operation_mode = "normal";
defparam \sr[22] .output_mode = "reg_only";
defparam \sr[22] .register_cascade_mode = "off";
defparam \sr[22] .sum_lutc_input = "datac";
defparam \sr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
cyclone_lcell \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_combout  = tr[22] $ (sr[22] $ ((!(!\alu|Add0~117  & \alu|Add0~112 ) # (\alu|Add0~117  & \alu|Add0~112COUT1_218 ))))
// \alu|Add0~107  = CARRY((tr[22] & ((sr[22]) # (!\alu|Add0~112 ))) # (!tr[22] & (sr[22] & !\alu|Add0~112 )))
// \alu|Add0~107COUT1_220  = CARRY((tr[22] & ((sr[22]) # (!\alu|Add0~112COUT1_218 ))) # (!tr[22] & (sr[22] & !\alu|Add0~112COUT1_218 )))

	.clk(gnd),
	.dataa(tr[22]),
	.datab(sr[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~117 ),
	.cin0(\alu|Add0~112 ),
	.cin1(\alu|Add0~112COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~107 ),
	.cout1(\alu|Add0~107COUT1_220 ));
// synopsys translate_off
defparam \alu|Add0~105 .cin0_used = "true";
defparam \alu|Add0~105 .cin1_used = "true";
defparam \alu|Add0~105 .cin_used = "true";
defparam \alu|Add0~105 .lut_mask = "698e";
defparam \alu|Add0~105 .operation_mode = "arithmetic";
defparam \alu|Add0~105 .output_mode = "comb_only";
defparam \alu|Add0~105 .register_cascade_mode = "off";
defparam \alu|Add0~105 .sum_lutc_input = "cin";
defparam \alu|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
cyclone_lcell \alu|Add0~100 (
// Equation(s):
// \alu|Add0~100_combout  = sr[23] $ (tr[23] $ (((!\alu|Add0~117  & \alu|Add0~107 ) # (\alu|Add0~117  & \alu|Add0~107COUT1_220 ))))
// \alu|Add0~102  = CARRY((sr[23] & (!tr[23] & !\alu|Add0~107 )) # (!sr[23] & ((!\alu|Add0~107 ) # (!tr[23]))))
// \alu|Add0~102COUT1_222  = CARRY((sr[23] & (!tr[23] & !\alu|Add0~107COUT1_220 )) # (!sr[23] & ((!\alu|Add0~107COUT1_220 ) # (!tr[23]))))

	.clk(gnd),
	.dataa(sr[23]),
	.datab(tr[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~117 ),
	.cin0(\alu|Add0~107 ),
	.cin1(\alu|Add0~107COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~102 ),
	.cout1(\alu|Add0~102COUT1_222 ));
// synopsys translate_off
defparam \alu|Add0~100 .cin0_used = "true";
defparam \alu|Add0~100 .cin1_used = "true";
defparam \alu|Add0~100 .cin_used = "true";
defparam \alu|Add0~100 .lut_mask = "9617";
defparam \alu|Add0~100 .operation_mode = "arithmetic";
defparam \alu|Add0~100 .output_mode = "comb_only";
defparam \alu|Add0~100 .register_cascade_mode = "off";
defparam \alu|Add0~100 .sum_lutc_input = "cin";
defparam \alu|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y12_N2
cyclone_lcell \dr[23] (
// Equation(s):
// dr[23] = DFFEAS((ir[25] & (tr[23])) # (!ir[25] & (((\alu|Add0~100_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [23], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[23]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [23]),
	.datad(\alu|Add0~100_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[23] .lut_mask = "dd88";
defparam \dr[23] .operation_mode = "normal";
defparam \dr[23] .output_mode = "reg_only";
defparam \dr[23] .register_cascade_mode = "off";
defparam \dr[23] .sum_lutc_input = "datac";
defparam \dr[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N8
cyclone_lcell \register|rf[0][23] (
// Equation(s):
// \Selector53~0  = (F1_rf[0][23]) # ((\register|rf[0][22]~regout  & ((!\register|rf[0][21]~regout ) # (!\register|rf[0][20]~regout ))) # (!\register|rf[0][22]~regout  & ((\register|rf[0][21]~regout ))))
// \register|rf[0][23]~regout  = DFFEAS(\Selector53~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[23], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][20]~regout ),
	.datab(\register|rf[0][22]~regout ),
	.datac(dr[23]),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector53~0 ),
	.regout(\register|rf[0][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][23] .lut_mask = "f7fc";
defparam \register|rf[0][23] .operation_mode = "normal";
defparam \register|rf[0][23] .output_mode = "reg_and_comb";
defparam \register|rf[0][23] .register_cascade_mode = "off";
defparam \register|rf[0][23] .sum_lutc_input = "qfbk";
defparam \register|rf[0][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N6
cyclone_lcell \dr[22] (
// Equation(s):
// dr[22] = DFFEAS((ir[25] & (tr[22])) # (!ir[25] & (((\alu|Add0~105_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [22], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[22]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [22]),
	.datad(\alu|Add0~105_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[22] .lut_mask = "dd88";
defparam \dr[22] .operation_mode = "normal";
defparam \dr[22] .output_mode = "reg_only";
defparam \dr[22] .register_cascade_mode = "off";
defparam \dr[22] .sum_lutc_input = "datac";
defparam \dr[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N0
cyclone_lcell \register|rf[0][22] (
// Equation(s):
// \WideOr21~0  = (\register|rf[0][23]~regout  & (((F1_rf[0][22] & !\register|rf[0][21]~regout )))) # (!\register|rf[0][23]~regout  & ((\register|rf[0][20]~regout  & ((\register|rf[0][21]~regout ) # (!F1_rf[0][22]))) # (!\register|rf[0][20]~regout  & 
// (!F1_rf[0][22] & \register|rf[0][21]~regout ))))
// \register|rf[0][22]~regout  = DFFEAS(\WideOr21~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[22], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][20]~regout ),
	.datab(\register|rf[0][23]~regout ),
	.datac(dr[22]),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr21~0 ),
	.regout(\register|rf[0][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][22] .lut_mask = "23c2";
defparam \register|rf[0][22] .operation_mode = "normal";
defparam \register|rf[0][22] .output_mode = "reg_and_comb";
defparam \register|rf[0][22] .register_cascade_mode = "off";
defparam \register|rf[0][22] .sum_lutc_input = "qfbk";
defparam \register|rf[0][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y12_N5
cyclone_lcell \dr[20] (
// Equation(s):
// dr[20] = DFFEAS(((ir[25] & (tr[20])) # (!ir[25] & ((\alu|Add0~115_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [20], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(tr[20]),
	.datab(\alu|Add0~115_combout ),
	.datac(\memory|altsyncram_component|auto_generated|q_b [20]),
	.datad(ir[25]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[20] .lut_mask = "aacc";
defparam \dr[20] .operation_mode = "normal";
defparam \dr[20] .output_mode = "reg_only";
defparam \dr[20] .register_cascade_mode = "off";
defparam \dr[20] .sum_lutc_input = "datac";
defparam \dr[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N5
cyclone_lcell \register|rf[0][20] (
// Equation(s):
// \WideOr19~0  = (\register|rf[0][21]~regout  & ((\register|rf[0][22]~regout  & ((F1_rf[0][20]))) # (!\register|rf[0][22]~regout  & (\register|rf[0][23]~regout  & !F1_rf[0][20])))) # (!\register|rf[0][21]~regout  & (!\register|rf[0][23]~regout  & 
// (\register|rf[0][22]~regout  $ (F1_rf[0][20]))))
// \register|rf[0][20]~regout  = DFFEAS(\WideOr19~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[20], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][22]~regout ),
	.datab(\register|rf[0][23]~regout ),
	.datac(dr[20]),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0 ),
	.regout(\register|rf[0][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][20] .lut_mask = "a412";
defparam \register|rf[0][20] .operation_mode = "normal";
defparam \register|rf[0][20] .output_mode = "reg_and_comb";
defparam \register|rf[0][20] .register_cascade_mode = "off";
defparam \register|rf[0][20] .sum_lutc_input = "qfbk";
defparam \register|rf[0][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y8_N4
cyclone_lcell \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = (\Decoder66~2  & (((\Selector53~0 ))))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Selector53~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector53~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector53~1 .lut_mask = "aa00";
defparam \Selector53~1 .operation_mode = "normal";
defparam \Selector53~1 .output_mode = "comb_only";
defparam \Selector53~1 .register_cascade_mode = "off";
defparam \Selector53~1 .sum_lutc_input = "datac";
defparam \Selector53~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N1
cyclone_lcell \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr21~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr21~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = "fcfe";
defparam \Selector52~0 .operation_mode = "normal";
defparam \Selector52~0 .output_mode = "comb_only";
defparam \Selector52~0 .register_cascade_mode = "off";
defparam \Selector52~0 .sum_lutc_input = "datac";
defparam \Selector52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N7
cyclone_lcell \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr20~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr20~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = "fcfe";
defparam \Selector51~0 .operation_mode = "normal";
defparam \Selector51~0 .output_mode = "comb_only";
defparam \Selector51~0 .register_cascade_mode = "off";
defparam \Selector51~0 .sum_lutc_input = "datac";
defparam \Selector51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y8_N3
cyclone_lcell \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr19~0 )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr19~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = "fcfe";
defparam \Selector50~0 .operation_mode = "normal";
defparam \Selector50~0 .output_mode = "comb_only";
defparam \Selector50~0 .register_cascade_mode = "off";
defparam \Selector50~0 .sum_lutc_input = "datac";
defparam \Selector50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N6
cyclone_lcell \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = (\register|rf[0][22]~regout  & (\register|rf[0][23]~regout  & ((\register|rf[0][21]~regout ) # (!\register|rf[0][20]~regout )))) # (!\register|rf[0][22]~regout  & (\register|rf[0][21]~regout  & (!\register|rf[0][20]~regout  & 
// !\register|rf[0][23]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][21]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][22]~regout ),
	.datad(\register|rf[0][23]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr18~0 .lut_mask = "b002";
defparam \WideOr18~0 .operation_mode = "normal";
defparam \WideOr18~0 .output_mode = "comb_only";
defparam \WideOr18~0 .register_cascade_mode = "off";
defparam \WideOr18~0 .sum_lutc_input = "datac";
defparam \WideOr18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N7
cyclone_lcell \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr18~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = "fcfe";
defparam \Selector49~0 .operation_mode = "normal";
defparam \Selector49~0 .output_mode = "comb_only";
defparam \Selector49~0 .register_cascade_mode = "off";
defparam \Selector49~0 .sum_lutc_input = "datac";
defparam \Selector49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N5
cyclone_lcell \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (\register|rf[0][21]~regout  & ((\register|rf[0][20]~regout  & ((\register|rf[0][23]~regout ))) # (!\register|rf[0][20]~regout  & (\register|rf[0][22]~regout )))) # (!\register|rf[0][21]~regout  & (\register|rf[0][22]~regout  & 
// (\register|rf[0][20]~regout  $ (\register|rf[0][23]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][21]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][22]~regout ),
	.datad(\register|rf[0][23]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = "b860";
defparam \WideOr17~0 .operation_mode = "normal";
defparam \WideOr17~0 .output_mode = "comb_only";
defparam \WideOr17~0 .register_cascade_mode = "off";
defparam \WideOr17~0 .sum_lutc_input = "datac";
defparam \WideOr17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N2
cyclone_lcell \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr17~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = "fcfe";
defparam \Selector48~0 .operation_mode = "normal";
defparam \Selector48~0 .output_mode = "comb_only";
defparam \Selector48~0 .register_cascade_mode = "off";
defparam \Selector48~0 .sum_lutc_input = "datac";
defparam \Selector48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N3
cyclone_lcell \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (\register|rf[0][21]~regout  & (\register|rf[0][20]~regout  & (!\register|rf[0][22]~regout  & \register|rf[0][23]~regout ))) # (!\register|rf[0][21]~regout  & (\register|rf[0][22]~regout  $ (((\register|rf[0][20]~regout  & 
// !\register|rf[0][23]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][21]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][22]~regout ),
	.datad(\register|rf[0][23]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = "5814";
defparam \WideOr16~0 .operation_mode = "normal";
defparam \WideOr16~0 .output_mode = "comb_only";
defparam \WideOr16~0 .register_cascade_mode = "off";
defparam \WideOr16~0 .sum_lutc_input = "datac";
defparam \WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N1
cyclone_lcell \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr16~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = "fcfe";
defparam \Selector47~0 .operation_mode = "normal";
defparam \Selector47~0 .output_mode = "comb_only";
defparam \Selector47~0 .register_cascade_mode = "off";
defparam \Selector47~0 .sum_lutc_input = "datac";
defparam \Selector47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N6
cyclone_lcell \tr[24] (
// Equation(s):
// tr[24] = DFFEAS((((\register|rf[0][24]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[24] .lut_mask = "ff00";
defparam \tr[24] .operation_mode = "normal";
defparam \tr[24] .output_mode = "reg_only";
defparam \tr[24] .register_cascade_mode = "off";
defparam \tr[24] .sum_lutc_input = "datac";
defparam \tr[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N2
cyclone_lcell \tr[27] (
// Equation(s):
// tr[27] = DFFEAS((((\register|rf[0][27]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][27]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[27] .lut_mask = "ff00";
defparam \tr[27] .operation_mode = "normal";
defparam \tr[27] .output_mode = "reg_only";
defparam \tr[27] .register_cascade_mode = "off";
defparam \tr[27] .sum_lutc_input = "datac";
defparam \tr[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N9
cyclone_lcell \tr[26] (
// Equation(s):
// tr[26] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][26]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][26]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[26] .lut_mask = "0000";
defparam \tr[26] .operation_mode = "normal";
defparam \tr[26] .output_mode = "reg_only";
defparam \tr[26] .register_cascade_mode = "off";
defparam \tr[26] .sum_lutc_input = "datac";
defparam \tr[26] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X17_Y5
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[24],tr[25],tr[26],tr[27]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 24;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 24;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y6_N5
cyclone_lcell \sr[25] (
// Equation(s):
// sr[25] = DFFEAS((((\register|rf[0][25]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][25]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[25] .lut_mask = "00f0";
defparam \sr[25] .operation_mode = "normal";
defparam \sr[25] .output_mode = "reg_only";
defparam \sr[25] .register_cascade_mode = "off";
defparam \sr[25] .sum_lutc_input = "datac";
defparam \sr[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N0
cyclone_lcell \sr[24] (
// Equation(s):
// sr[24] = DFFEAS((((!ir[16] & \register|rf[0][24]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[24] .lut_mask = "0f00";
defparam \sr[24] .operation_mode = "normal";
defparam \sr[24] .output_mode = "reg_only";
defparam \sr[24] .register_cascade_mode = "off";
defparam \sr[24] .sum_lutc_input = "datac";
defparam \sr[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
cyclone_lcell \alu|Add0~135 (
// Equation(s):
// \alu|Add0~135_combout  = tr[24] $ (sr[24] $ ((!(!\alu|Add0~117  & \alu|Add0~102 ) # (\alu|Add0~117  & \alu|Add0~102COUT1_222 ))))
// \alu|Add0~137  = CARRY((tr[24] & ((sr[24]) # (!\alu|Add0~102 ))) # (!tr[24] & (sr[24] & !\alu|Add0~102 )))
// \alu|Add0~137COUT1_224  = CARRY((tr[24] & ((sr[24]) # (!\alu|Add0~102COUT1_222 ))) # (!tr[24] & (sr[24] & !\alu|Add0~102COUT1_222 )))

	.clk(gnd),
	.dataa(tr[24]),
	.datab(sr[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~117 ),
	.cin0(\alu|Add0~102 ),
	.cin1(\alu|Add0~102COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~137 ),
	.cout1(\alu|Add0~137COUT1_224 ));
// synopsys translate_off
defparam \alu|Add0~135 .cin0_used = "true";
defparam \alu|Add0~135 .cin1_used = "true";
defparam \alu|Add0~135 .cin_used = "true";
defparam \alu|Add0~135 .lut_mask = "698e";
defparam \alu|Add0~135 .operation_mode = "arithmetic";
defparam \alu|Add0~135 .output_mode = "comb_only";
defparam \alu|Add0~135 .register_cascade_mode = "off";
defparam \alu|Add0~135 .sum_lutc_input = "cin";
defparam \alu|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
cyclone_lcell \alu|Add0~130 (
// Equation(s):
// \alu|Add0~130_combout  = tr[25] $ (sr[25] $ (((!\alu|Add0~117  & \alu|Add0~137 ) # (\alu|Add0~117  & \alu|Add0~137COUT1_224 ))))
// \alu|Add0~132  = CARRY((tr[25] & (!sr[25] & !\alu|Add0~137COUT1_224 )) # (!tr[25] & ((!\alu|Add0~137COUT1_224 ) # (!sr[25]))))

	.clk(gnd),
	.dataa(tr[25]),
	.datab(sr[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~117 ),
	.cin0(\alu|Add0~137 ),
	.cin1(\alu|Add0~137COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~130_combout ),
	.regout(),
	.cout(\alu|Add0~132 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~130 .cin0_used = "true";
defparam \alu|Add0~130 .cin1_used = "true";
defparam \alu|Add0~130 .cin_used = "true";
defparam \alu|Add0~130 .lut_mask = "9617";
defparam \alu|Add0~130 .operation_mode = "arithmetic";
defparam \alu|Add0~130 .output_mode = "comb_only";
defparam \alu|Add0~130 .register_cascade_mode = "off";
defparam \alu|Add0~130 .sum_lutc_input = "cin";
defparam \alu|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N2
cyclone_lcell \dr[25] (
// Equation(s):
// dr[25] = DFFEAS((ir[25] & (tr[25])) # (!ir[25] & (((\alu|Add0~130_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [25], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [25]),
	.datad(\alu|Add0~130_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[25] .lut_mask = "dd88";
defparam \dr[25] .operation_mode = "normal";
defparam \dr[25] .output_mode = "reg_only";
defparam \dr[25] .register_cascade_mode = "off";
defparam \dr[25] .sum_lutc_input = "datac";
defparam \dr[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N3
cyclone_lcell \register|rf[0][25] (
// Equation(s):
// \WideOr13~0  = (F1_rf[0][25] & (!\register|rf[0][27]~regout  & ((\register|rf[0][24]~regout )))) # (!F1_rf[0][25] & ((\register|rf[0][26]~regout  & (!\register|rf[0][27]~regout )) # (!\register|rf[0][26]~regout  & ((\register|rf[0][24]~regout )))))
// \register|rf[0][25]~regout  = DFFEAS(\WideOr13~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[25], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][26]~regout ),
	.datac(dr[25]),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~0 ),
	.regout(\register|rf[0][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][25] .lut_mask = "5704";
defparam \register|rf[0][25] .operation_mode = "normal";
defparam \register|rf[0][25] .output_mode = "reg_and_comb";
defparam \register|rf[0][25] .register_cascade_mode = "off";
defparam \register|rf[0][25] .sum_lutc_input = "qfbk";
defparam \register|rf[0][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N4
cyclone_lcell \tr[25] (
// Equation(s):
// tr[25] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][25]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][25]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[25] .lut_mask = "0000";
defparam \tr[25] .operation_mode = "normal";
defparam \tr[25] .output_mode = "reg_only";
defparam \tr[25] .register_cascade_mode = "off";
defparam \tr[25] .sum_lutc_input = "datac";
defparam \tr[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N5
cyclone_lcell \dr[24] (
// Equation(s):
// dr[24] = DFFEAS((ir[25] & (tr[24])) # (!ir[25] & (((\alu|Add0~135_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [24], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[24]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [24]),
	.datad(\alu|Add0~135_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[24] .lut_mask = "dd88";
defparam \dr[24] .operation_mode = "normal";
defparam \dr[24] .output_mode = "reg_only";
defparam \dr[24] .register_cascade_mode = "off";
defparam \dr[24] .sum_lutc_input = "datac";
defparam \dr[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N7
cyclone_lcell \register|rf[0][24] (
// Equation(s):
// \WideOr12~0  = (\register|rf[0][25]~regout  & ((\register|rf[0][26]~regout  & ((F1_rf[0][24]))) # (!\register|rf[0][26]~regout  & (\register|rf[0][27]~regout  & !F1_rf[0][24])))) # (!\register|rf[0][25]~regout  & (!\register|rf[0][27]~regout  & 
// (\register|rf[0][26]~regout  $ (F1_rf[0][24]))))
// \register|rf[0][24]~regout  = DFFEAS(\WideOr12~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[24], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][26]~regout ),
	.datac(dr[24]),
	.datad(\register|rf[0][25]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~0 ),
	.regout(\register|rf[0][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][24] .lut_mask = "c214";
defparam \register|rf[0][24] .operation_mode = "normal";
defparam \register|rf[0][24] .output_mode = "reg_and_comb";
defparam \register|rf[0][24] .register_cascade_mode = "off";
defparam \register|rf[0][24] .sum_lutc_input = "qfbk";
defparam \register|rf[0][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N0
cyclone_lcell \sr[27] (
// Equation(s):
// sr[27] = DFFEAS(((\register|rf[0][27]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][27]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[27] .lut_mask = "00cc";
defparam \sr[27] .operation_mode = "normal";
defparam \sr[27] .output_mode = "reg_only";
defparam \sr[27] .register_cascade_mode = "off";
defparam \sr[27] .sum_lutc_input = "datac";
defparam \sr[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N8
cyclone_lcell \sr[26] (
// Equation(s):
// sr[26] = DFFEAS((!ir[16] & (((\register|rf[0][26]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(\register|rf[0][26]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[26] .lut_mask = "5050";
defparam \sr[26] .operation_mode = "normal";
defparam \sr[26] .output_mode = "reg_only";
defparam \sr[26] .register_cascade_mode = "off";
defparam \sr[26] .sum_lutc_input = "datac";
defparam \sr[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
cyclone_lcell \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_combout  = tr[26] $ (sr[26] $ ((!\alu|Add0~132 )))
// \alu|Add0~127  = CARRY((tr[26] & ((sr[26]) # (!\alu|Add0~132 ))) # (!tr[26] & (sr[26] & !\alu|Add0~132 )))
// \alu|Add0~127COUT1_226  = CARRY((tr[26] & ((sr[26]) # (!\alu|Add0~132 ))) # (!tr[26] & (sr[26] & !\alu|Add0~132 )))

	.clk(gnd),
	.dataa(tr[26]),
	.datab(sr[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~132 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~127 ),
	.cout1(\alu|Add0~127COUT1_226 ));
// synopsys translate_off
defparam \alu|Add0~125 .cin_used = "true";
defparam \alu|Add0~125 .lut_mask = "698e";
defparam \alu|Add0~125 .operation_mode = "arithmetic";
defparam \alu|Add0~125 .output_mode = "comb_only";
defparam \alu|Add0~125 .register_cascade_mode = "off";
defparam \alu|Add0~125 .sum_lutc_input = "cin";
defparam \alu|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
cyclone_lcell \alu|Add0~120 (
// Equation(s):
// \alu|Add0~120_combout  = tr[27] $ (sr[27] $ (((!\alu|Add0~132  & \alu|Add0~127 ) # (\alu|Add0~132  & \alu|Add0~127COUT1_226 ))))
// \alu|Add0~122  = CARRY((tr[27] & (!sr[27] & !\alu|Add0~127 )) # (!tr[27] & ((!\alu|Add0~127 ) # (!sr[27]))))
// \alu|Add0~122COUT1_228  = CARRY((tr[27] & (!sr[27] & !\alu|Add0~127COUT1_226 )) # (!tr[27] & ((!\alu|Add0~127COUT1_226 ) # (!sr[27]))))

	.clk(gnd),
	.dataa(tr[27]),
	.datab(sr[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~132 ),
	.cin0(\alu|Add0~127 ),
	.cin1(\alu|Add0~127COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~122 ),
	.cout1(\alu|Add0~122COUT1_228 ));
// synopsys translate_off
defparam \alu|Add0~120 .cin0_used = "true";
defparam \alu|Add0~120 .cin1_used = "true";
defparam \alu|Add0~120 .cin_used = "true";
defparam \alu|Add0~120 .lut_mask = "9617";
defparam \alu|Add0~120 .operation_mode = "arithmetic";
defparam \alu|Add0~120 .output_mode = "comb_only";
defparam \alu|Add0~120 .register_cascade_mode = "off";
defparam \alu|Add0~120 .sum_lutc_input = "cin";
defparam \alu|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y9_N2
cyclone_lcell \dr[27] (
// Equation(s):
// dr[27] = DFFEAS((ir[25] & (tr[27])) # (!ir[25] & (((\alu|Add0~120_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [27], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[27]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [27]),
	.datad(\alu|Add0~120_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[27] .lut_mask = "dd88";
defparam \dr[27] .operation_mode = "normal";
defparam \dr[27] .output_mode = "reg_only";
defparam \dr[27] .register_cascade_mode = "off";
defparam \dr[27] .sum_lutc_input = "datac";
defparam \dr[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N5
cyclone_lcell \register|rf[0][27] (
// Equation(s):
// \Selector46~0  = (F1_rf[0][27]) # ((\register|rf[0][26]~regout  & ((!\register|rf[0][25]~regout ) # (!\register|rf[0][24]~regout ))) # (!\register|rf[0][26]~regout  & ((\register|rf[0][25]~regout ))))
// \register|rf[0][27]~regout  = DFFEAS(\Selector46~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[27], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][26]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(dr[27]),
	.datad(\register|rf[0][25]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector46~0 ),
	.regout(\register|rf[0][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][27] .lut_mask = "f7fa";
defparam \register|rf[0][27] .operation_mode = "normal";
defparam \register|rf[0][27] .output_mode = "reg_and_comb";
defparam \register|rf[0][27] .register_cascade_mode = "off";
defparam \register|rf[0][27] .sum_lutc_input = "qfbk";
defparam \register|rf[0][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y8_N6
cyclone_lcell \dr[26] (
// Equation(s):
// dr[26] = DFFEAS((ir[25] & (tr[26])) # (!ir[25] & (((\alu|Add0~125_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [26], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[26]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [26]),
	.datad(\alu|Add0~125_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[26] .lut_mask = "dd88";
defparam \dr[26] .operation_mode = "normal";
defparam \dr[26] .output_mode = "reg_only";
defparam \dr[26] .register_cascade_mode = "off";
defparam \dr[26] .sum_lutc_input = "datac";
defparam \dr[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N8
cyclone_lcell \register|rf[0][26] (
// Equation(s):
// \WideOr14~0  = (\register|rf[0][27]~regout  & (!\register|rf[0][25]~regout  & (F1_rf[0][26]))) # (!\register|rf[0][27]~regout  & ((\register|rf[0][25]~regout  & ((\register|rf[0][24]~regout ) # (!F1_rf[0][26]))) # (!\register|rf[0][25]~regout  & 
// (!F1_rf[0][26] & \register|rf[0][24]~regout ))))
// \register|rf[0][26]~regout  = DFFEAS(\WideOr14~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[26], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][25]~regout ),
	.datac(dr[26]),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~0 ),
	.regout(\register|rf[0][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][26] .lut_mask = "6524";
defparam \register|rf[0][26] .operation_mode = "normal";
defparam \register|rf[0][26] .output_mode = "reg_and_comb";
defparam \register|rf[0][26] .register_cascade_mode = "off";
defparam \register|rf[0][26] .sum_lutc_input = "qfbk";
defparam \register|rf[0][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N6
cyclone_lcell \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ((\Decoder66~2  & ((\Selector46~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder66~2 ),
	.datac(vcc),
	.datad(\Selector46~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector46~1 .lut_mask = "cc00";
defparam \Selector46~1 .operation_mode = "normal";
defparam \Selector46~1 .output_mode = "comb_only";
defparam \Selector46~1 .register_cascade_mode = "off";
defparam \Selector46~1 .sum_lutc_input = "datac";
defparam \Selector46~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N9
cyclone_lcell \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr14~0 )))

	.clk(gnd),
	.dataa(\Selector84~4_combout ),
	.datab(\Decoder66~2 ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = "fafe";
defparam \Selector45~0 .operation_mode = "normal";
defparam \Selector45~0 .output_mode = "comb_only";
defparam \Selector45~0 .register_cascade_mode = "off";
defparam \Selector45~0 .sum_lutc_input = "datac";
defparam \Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N4
cyclone_lcell \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr13~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr13~0 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = "ffae";
defparam \Selector44~0 .operation_mode = "normal";
defparam \Selector44~0 .output_mode = "comb_only";
defparam \Selector44~0 .register_cascade_mode = "off";
defparam \Selector44~0 .sum_lutc_input = "datac";
defparam \Selector44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N1
cyclone_lcell \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr12~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr12~0 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = "ffae";
defparam \Selector43~0 .operation_mode = "normal";
defparam \Selector43~0 .output_mode = "comb_only";
defparam \Selector43~0 .register_cascade_mode = "off";
defparam \Selector43~0 .sum_lutc_input = "datac";
defparam \Selector43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N1
cyclone_lcell \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (\register|rf[0][26]~regout  & (\register|rf[0][27]~regout  & ((\register|rf[0][25]~regout ) # (!\register|rf[0][24]~regout )))) # (!\register|rf[0][26]~regout  & (!\register|rf[0][24]~regout  & (\register|rf[0][25]~regout  & 
// !\register|rf[0][27]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][26]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][25]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = "a210";
defparam \WideOr11~0 .operation_mode = "normal";
defparam \WideOr11~0 .output_mode = "comb_only";
defparam \WideOr11~0 .register_cascade_mode = "off";
defparam \WideOr11~0 .sum_lutc_input = "datac";
defparam \WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N2
cyclone_lcell \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr11~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr11~0_combout ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = "ffce";
defparam \Selector42~0 .operation_mode = "normal";
defparam \Selector42~0 .output_mode = "comb_only";
defparam \Selector42~0 .register_cascade_mode = "off";
defparam \Selector42~0 .sum_lutc_input = "datac";
defparam \Selector42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N5
cyclone_lcell \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (\register|rf[0][25]~regout  & ((\register|rf[0][24]~regout  & ((\register|rf[0][27]~regout ))) # (!\register|rf[0][24]~regout  & (\register|rf[0][26]~regout )))) # (!\register|rf[0][25]~regout  & (\register|rf[0][26]~regout  & 
// (\register|rf[0][24]~regout  $ (\register|rf[0][27]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][26]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][25]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = "e228";
defparam \WideOr10~0 .operation_mode = "normal";
defparam \WideOr10~0 .output_mode = "comb_only";
defparam \WideOr10~0 .register_cascade_mode = "off";
defparam \WideOr10~0 .sum_lutc_input = "datac";
defparam \WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N7
cyclone_lcell \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr10~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\Selector84~1_combout ),
	.datad(\WideOr10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = "fcfe";
defparam \Selector41~0 .operation_mode = "normal";
defparam \Selector41~0 .output_mode = "comb_only";
defparam \Selector41~0 .register_cascade_mode = "off";
defparam \Selector41~0 .sum_lutc_input = "datac";
defparam \Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N3
cyclone_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (\register|rf[0][26]~regout  & (!\register|rf[0][25]~regout  & ((\register|rf[0][27]~regout ) # (!\register|rf[0][24]~regout )))) # (!\register|rf[0][26]~regout  & (\register|rf[0][24]~regout  & (\register|rf[0][25]~regout  $ 
// (!\register|rf[0][27]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][26]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][25]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "4a06";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N4
cyclone_lcell \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\Selector84~4_combout ) # ((\Selector84~1_combout ) # ((\Decoder66~2  & !\WideOr9~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~4_combout ),
	.datac(\WideOr9~0_combout ),
	.datad(\Selector84~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = "ffce";
defparam \Selector40~0 .operation_mode = "normal";
defparam \Selector40~0 .output_mode = "comb_only";
defparam \Selector40~0 .register_cascade_mode = "off";
defparam \Selector40~0 .sum_lutc_input = "datac";
defparam \Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N1
cyclone_lcell \tr[31] (
// Equation(s):
// tr[31] = DFFEAS((((\register|rf[0][31]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][31]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[31] .lut_mask = "ff00";
defparam \tr[31] .operation_mode = "normal";
defparam \tr[31] .output_mode = "reg_only";
defparam \tr[31] .register_cascade_mode = "off";
defparam \tr[31] .sum_lutc_input = "datac";
defparam \tr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N0
cyclone_lcell \tr[30] (
// Equation(s):
// tr[30] = DFFEAS((((\register|rf[0][30]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[30] .lut_mask = "ff00";
defparam \tr[30] .operation_mode = "normal";
defparam \tr[30] .output_mode = "reg_only";
defparam \tr[30] .register_cascade_mode = "off";
defparam \tr[30] .sum_lutc_input = "datac";
defparam \tr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N4
cyclone_lcell \tr[28] (
// Equation(s):
// tr[28] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , \register|rf[0][28]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][28]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[28] .lut_mask = "0000";
defparam \tr[28] .operation_mode = "normal";
defparam \tr[28] .output_mode = "reg_only";
defparam \tr[28] .register_cascade_mode = "off";
defparam \tr[28] .sum_lutc_input = "datac";
defparam \tr[28] .synch_mode = "on";
// synopsys translate_on

// Location: M4K_X17_Y11
cyclone_ram_block \memory|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(\CLK~combout ),
	.ena0(gnd),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({tr[28],tr[29],tr[30],tr[31]}),
	.portaaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({sr[9],sr[8],sr[7],sr[6],sr[5],sr[4],sr[3],sr[2],sr[1],sr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem:memory|altsyncram:altsyncram_component|altsyncram_7il1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 28;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 4;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 28;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 1023;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y11_N8
cyclone_lcell \sr[29] (
// Equation(s):
// sr[29] = DFFEAS(((!ir[16] & ((\register|rf[0][29]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(vcc),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[29] .lut_mask = "3300";
defparam \sr[29] .operation_mode = "normal";
defparam \sr[29] .output_mode = "reg_only";
defparam \sr[29] .register_cascade_mode = "off";
defparam \sr[29] .sum_lutc_input = "datac";
defparam \sr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N9
cyclone_lcell \sr[28] (
// Equation(s):
// sr[28] = DFFEAS(((!ir[16] & (\register|rf[0][28]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(\register|rf[0][28]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[28] .lut_mask = "3030";
defparam \sr[28] .operation_mode = "normal";
defparam \sr[28] .output_mode = "reg_only";
defparam \sr[28] .register_cascade_mode = "off";
defparam \sr[28] .sum_lutc_input = "datac";
defparam \sr[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
cyclone_lcell \alu|Add0~155 (
// Equation(s):
// \alu|Add0~155_combout  = tr[28] $ (sr[28] $ ((!(!\alu|Add0~132  & \alu|Add0~122 ) # (\alu|Add0~132  & \alu|Add0~122COUT1_228 ))))
// \alu|Add0~157  = CARRY((tr[28] & ((sr[28]) # (!\alu|Add0~122 ))) # (!tr[28] & (sr[28] & !\alu|Add0~122 )))
// \alu|Add0~157COUT1_230  = CARRY((tr[28] & ((sr[28]) # (!\alu|Add0~122COUT1_228 ))) # (!tr[28] & (sr[28] & !\alu|Add0~122COUT1_228 )))

	.clk(gnd),
	.dataa(tr[28]),
	.datab(sr[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~132 ),
	.cin0(\alu|Add0~122 ),
	.cin1(\alu|Add0~122COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~155_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~157 ),
	.cout1(\alu|Add0~157COUT1_230 ));
// synopsys translate_off
defparam \alu|Add0~155 .cin0_used = "true";
defparam \alu|Add0~155 .cin1_used = "true";
defparam \alu|Add0~155 .cin_used = "true";
defparam \alu|Add0~155 .lut_mask = "698e";
defparam \alu|Add0~155 .operation_mode = "arithmetic";
defparam \alu|Add0~155 .output_mode = "comb_only";
defparam \alu|Add0~155 .register_cascade_mode = "off";
defparam \alu|Add0~155 .sum_lutc_input = "cin";
defparam \alu|Add0~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
cyclone_lcell \alu|Add0~150 (
// Equation(s):
// \alu|Add0~150_combout  = sr[29] $ (tr[29] $ (((!\alu|Add0~132  & \alu|Add0~157 ) # (\alu|Add0~132  & \alu|Add0~157COUT1_230 ))))
// \alu|Add0~152  = CARRY((sr[29] & (!tr[29] & !\alu|Add0~157 )) # (!sr[29] & ((!\alu|Add0~157 ) # (!tr[29]))))
// \alu|Add0~152COUT1_232  = CARRY((sr[29] & (!tr[29] & !\alu|Add0~157COUT1_230 )) # (!sr[29] & ((!\alu|Add0~157COUT1_230 ) # (!tr[29]))))

	.clk(gnd),
	.dataa(sr[29]),
	.datab(tr[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~132 ),
	.cin0(\alu|Add0~157 ),
	.cin1(\alu|Add0~157COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(\alu|Add0~152 ),
	.cout1(\alu|Add0~152COUT1_232 ));
// synopsys translate_off
defparam \alu|Add0~150 .cin0_used = "true";
defparam \alu|Add0~150 .cin1_used = "true";
defparam \alu|Add0~150 .cin_used = "true";
defparam \alu|Add0~150 .lut_mask = "9617";
defparam \alu|Add0~150 .operation_mode = "arithmetic";
defparam \alu|Add0~150 .output_mode = "comb_only";
defparam \alu|Add0~150 .register_cascade_mode = "off";
defparam \alu|Add0~150 .sum_lutc_input = "cin";
defparam \alu|Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
cyclone_lcell \dr[29] (
// Equation(s):
// dr[29] = DFFEAS((ir[25] & (tr[29])) # (!ir[25] & (((\alu|Add0~150_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [29], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[29]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [29]),
	.datad(\alu|Add0~150_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[29] .lut_mask = "dd88";
defparam \dr[29] .operation_mode = "normal";
defparam \dr[29] .output_mode = "reg_only";
defparam \dr[29] .register_cascade_mode = "off";
defparam \dr[29] .sum_lutc_input = "datac";
defparam \dr[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N9
cyclone_lcell \register|rf[0][29] (
// Equation(s):
// \WideOr6~0  = (F1_rf[0][29] & (\register|rf[0][28]~regout  & (!\register|rf[0][31]~regout ))) # (!F1_rf[0][29] & ((\register|rf[0][30]~regout  & ((!\register|rf[0][31]~regout ))) # (!\register|rf[0][30]~regout  & (\register|rf[0][28]~regout ))))
// \register|rf[0][29]~regout  = DFFEAS(\WideOr6~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[29], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][28]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[29]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~0 ),
	.regout(\register|rf[0][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][29] .lut_mask = "232a";
defparam \register|rf[0][29] .operation_mode = "normal";
defparam \register|rf[0][29] .output_mode = "reg_and_comb";
defparam \register|rf[0][29] .register_cascade_mode = "off";
defparam \register|rf[0][29] .sum_lutc_input = "qfbk";
defparam \register|rf[0][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N5
cyclone_lcell \tr[29] (
// Equation(s):
// tr[29] = DFFEAS((((\register|rf[0][29]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[29] .lut_mask = "ff00";
defparam \tr[29] .operation_mode = "normal";
defparam \tr[29] .output_mode = "reg_only";
defparam \tr[29] .register_cascade_mode = "off";
defparam \tr[29] .sum_lutc_input = "datac";
defparam \tr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N5
cyclone_lcell \sr[31] (
// Equation(s):
// sr[31] = DFFEAS((((!ir[16] & \register|rf[0][31]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][31]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[31] .lut_mask = "0f00";
defparam \sr[31] .operation_mode = "normal";
defparam \sr[31] .output_mode = "reg_only";
defparam \sr[31] .register_cascade_mode = "off";
defparam \sr[31] .sum_lutc_input = "datac";
defparam \sr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N8
cyclone_lcell \sr[30] (
// Equation(s):
// sr[30] = DFFEAS((((!ir[16] & \register|rf[0][30]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder1~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[30] .lut_mask = "0f00";
defparam \sr[30] .operation_mode = "normal";
defparam \sr[30] .output_mode = "reg_only";
defparam \sr[30] .register_cascade_mode = "off";
defparam \sr[30] .sum_lutc_input = "datac";
defparam \sr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
cyclone_lcell \alu|Add0~145 (
// Equation(s):
// \alu|Add0~145_combout  = tr[30] $ (sr[30] $ ((!(!\alu|Add0~132  & \alu|Add0~152 ) # (\alu|Add0~132  & \alu|Add0~152COUT1_232 ))))
// \alu|Add0~147  = CARRY((tr[30] & ((sr[30]) # (!\alu|Add0~152COUT1_232 ))) # (!tr[30] & (sr[30] & !\alu|Add0~152COUT1_232 )))

	.clk(gnd),
	.dataa(tr[30]),
	.datab(sr[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~132 ),
	.cin0(\alu|Add0~152 ),
	.cin1(\alu|Add0~152COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~145_combout ),
	.regout(),
	.cout(\alu|Add0~147 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~145 .cin0_used = "true";
defparam \alu|Add0~145 .cin1_used = "true";
defparam \alu|Add0~145 .cin_used = "true";
defparam \alu|Add0~145 .lut_mask = "698e";
defparam \alu|Add0~145 .operation_mode = "arithmetic";
defparam \alu|Add0~145 .output_mode = "comb_only";
defparam \alu|Add0~145 .register_cascade_mode = "off";
defparam \alu|Add0~145 .sum_lutc_input = "cin";
defparam \alu|Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
cyclone_lcell \alu|Add0~140 (
// Equation(s):
// \alu|Add0~140_combout  = sr[31] $ (tr[31] $ ((\alu|Add0~147 )))

	.clk(gnd),
	.dataa(sr[31]),
	.datab(tr[31]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu|Add0~147 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu|Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu|Add0~140 .cin_used = "true";
defparam \alu|Add0~140 .lut_mask = "9696";
defparam \alu|Add0~140 .operation_mode = "normal";
defparam \alu|Add0~140 .output_mode = "comb_only";
defparam \alu|Add0~140 .register_cascade_mode = "off";
defparam \alu|Add0~140 .sum_lutc_input = "cin";
defparam \alu|Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
cyclone_lcell \dr[31] (
// Equation(s):
// dr[31] = DFFEAS((ir[25] & (tr[31])) # (!ir[25] & (((\alu|Add0~140_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [31], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(tr[31]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [31]),
	.datad(\alu|Add0~140_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[31] .lut_mask = "dd88";
defparam \dr[31] .operation_mode = "normal";
defparam \dr[31] .output_mode = "reg_only";
defparam \dr[31] .register_cascade_mode = "off";
defparam \dr[31] .sum_lutc_input = "datac";
defparam \dr[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N3
cyclone_lcell \register|rf[0][31] (
// Equation(s):
// \Selector39~0  = (F1_rf[0][31]) # ((\register|rf[0][30]~regout  & ((!\register|rf[0][29]~regout ) # (!\register|rf[0][28]~regout ))) # (!\register|rf[0][30]~regout  & ((\register|rf[0][29]~regout ))))
// \register|rf[0][31]~regout  = DFFEAS(\Selector39~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[31], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][28]~regout ),
	.datab(\register|rf[0][30]~regout ),
	.datac(dr[31]),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector39~0 ),
	.regout(\register|rf[0][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][31] .lut_mask = "f7fc";
defparam \register|rf[0][31] .operation_mode = "normal";
defparam \register|rf[0][31] .output_mode = "reg_and_comb";
defparam \register|rf[0][31] .register_cascade_mode = "off";
defparam \register|rf[0][31] .sum_lutc_input = "qfbk";
defparam \register|rf[0][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N9
cyclone_lcell \dr[30] (
// Equation(s):
// dr[30] = DFFEAS((ir[25] & (((tr[30])))) # (!ir[25] & (\alu|Add0~145_combout )), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [30], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(ir[25]),
	.datab(\alu|Add0~145_combout ),
	.datac(\memory|altsyncram_component|auto_generated|q_b [30]),
	.datad(tr[30]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[30] .lut_mask = "ee44";
defparam \dr[30] .operation_mode = "normal";
defparam \dr[30] .output_mode = "reg_only";
defparam \dr[30] .register_cascade_mode = "off";
defparam \dr[30] .sum_lutc_input = "datac";
defparam \dr[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N6
cyclone_lcell \register|rf[0][30] (
// Equation(s):
// \WideOr7~0  = (\register|rf[0][31]~regout  & (((F1_rf[0][30] & !\register|rf[0][29]~regout )))) # (!\register|rf[0][31]~regout  & ((\register|rf[0][28]~regout  & ((\register|rf[0][29]~regout ) # (!F1_rf[0][30]))) # (!\register|rf[0][28]~regout  & 
// (!F1_rf[0][30] & \register|rf[0][29]~regout ))))
// \register|rf[0][30]~regout  = DFFEAS(\WideOr7~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[30], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][28]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[30]),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0 ),
	.regout(\register|rf[0][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][30] .lut_mask = "23c2";
defparam \register|rf[0][30] .operation_mode = "normal";
defparam \register|rf[0][30] .output_mode = "reg_and_comb";
defparam \register|rf[0][30] .register_cascade_mode = "off";
defparam \register|rf[0][30] .sum_lutc_input = "qfbk";
defparam \register|rf[0][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y10_N9
cyclone_lcell \dr[28] (
// Equation(s):
// dr[28] = DFFEAS((ir[25] & (tr[28])) # (!ir[25] & (((\alu|Add0~155_combout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \dr[1]~1_combout , \memory|altsyncram_component|auto_generated|q_b [28], , , \pg|phase [0])

	.clk(\CLK~combout ),
	.dataa(tr[28]),
	.datab(ir[25]),
	.datac(\memory|altsyncram_component|auto_generated|q_b [28]),
	.datad(\alu|Add0~155_combout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pg|phase [0]),
	.ena(\dr[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[28] .lut_mask = "bb88";
defparam \dr[28] .operation_mode = "normal";
defparam \dr[28] .output_mode = "reg_only";
defparam \dr[28] .register_cascade_mode = "off";
defparam \dr[28] .sum_lutc_input = "datac";
defparam \dr[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N7
cyclone_lcell \register|rf[0][28] (
// Equation(s):
// \WideOr5~0  = (\register|rf[0][29]~regout  & ((\register|rf[0][30]~regout  & ((F1_rf[0][28]))) # (!\register|rf[0][30]~regout  & (\register|rf[0][31]~regout  & !F1_rf[0][28])))) # (!\register|rf[0][29]~regout  & (!\register|rf[0][31]~regout  & 
// (\register|rf[0][30]~regout  $ (F1_rf[0][28]))))
// \register|rf[0][28]~regout  = DFFEAS(\WideOr5~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[28], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][30]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[28]),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0 ),
	.regout(\register|rf[0][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][28] .lut_mask = "a412";
defparam \register|rf[0][28] .operation_mode = "normal";
defparam \register|rf[0][28] .output_mode = "reg_and_comb";
defparam \register|rf[0][28] .register_cascade_mode = "off";
defparam \register|rf[0][28] .sum_lutc_input = "qfbk";
defparam \register|rf[0][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y7_N0
cyclone_lcell \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ((\Decoder66~2  & (\Selector39~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder66~2 ),
	.datac(\Selector39~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector39~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = "c0c0";
defparam \Selector39~1 .operation_mode = "normal";
defparam \Selector39~1 .output_mode = "comb_only";
defparam \Selector39~1 .register_cascade_mode = "off";
defparam \Selector39~1 .sum_lutc_input = "datac";
defparam \Selector39~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N2
cyclone_lcell \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr7~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr7~0 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = "ffae";
defparam \Selector38~0 .operation_mode = "normal";
defparam \Selector38~0 .output_mode = "comb_only";
defparam \Selector38~0 .register_cascade_mode = "off";
defparam \Selector38~0 .sum_lutc_input = "datac";
defparam \Selector38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N8
cyclone_lcell \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr6~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr6~0 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = "ffae";
defparam \Selector37~0 .operation_mode = "normal";
defparam \Selector37~0 .output_mode = "comb_only";
defparam \Selector37~0 .register_cascade_mode = "off";
defparam \Selector37~0 .sum_lutc_input = "datac";
defparam \Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y7_N4
cyclone_lcell \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr5~0 )))

	.clk(gnd),
	.dataa(\Selector84~1_combout ),
	.datab(\Decoder66~2 ),
	.datac(\WideOr5~0 ),
	.datad(\Selector84~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = "ffae";
defparam \Selector36~0 .operation_mode = "normal";
defparam \Selector36~0 .output_mode = "comb_only";
defparam \Selector36~0 .register_cascade_mode = "off";
defparam \Selector36~0 .sum_lutc_input = "datac";
defparam \Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N3
cyclone_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\register|rf[0][30]~regout  & (\register|rf[0][31]~regout  & ((\register|rf[0][29]~regout ) # (!\register|rf[0][28]~regout )))) # (!\register|rf[0][30]~regout  & (\register|rf[0][29]~regout  & (!\register|rf[0][28]~regout  & 
// !\register|rf[0][31]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][30]~regout ),
	.datab(\register|rf[0][29]~regout ),
	.datac(\register|rf[0][28]~regout ),
	.datad(\register|rf[0][31]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "8a04";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N2
cyclone_lcell \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr4~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~1_combout ),
	.datac(\Selector84~4_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = "fcfe";
defparam \Selector35~0 .operation_mode = "normal";
defparam \Selector35~0 .output_mode = "comb_only";
defparam \Selector35~0 .register_cascade_mode = "off";
defparam \Selector35~0 .sum_lutc_input = "datac";
defparam \Selector35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N5
cyclone_lcell \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\register|rf[0][29]~regout  & ((\register|rf[0][28]~regout  & ((\register|rf[0][31]~regout ))) # (!\register|rf[0][28]~regout  & (\register|rf[0][30]~regout )))) # (!\register|rf[0][29]~regout  & (\register|rf[0][30]~regout  & 
// (\register|rf[0][28]~regout  $ (\register|rf[0][31]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][30]~regout ),
	.datab(\register|rf[0][29]~regout ),
	.datac(\register|rf[0][28]~regout ),
	.datad(\register|rf[0][31]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = "ca28";
defparam \WideOr3~0 .operation_mode = "normal";
defparam \WideOr3~0 .output_mode = "comb_only";
defparam \WideOr3~0 .register_cascade_mode = "off";
defparam \WideOr3~0 .sum_lutc_input = "datac";
defparam \WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N6
cyclone_lcell \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr3~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~1_combout ),
	.datac(\Selector84~4_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector34~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = "fcfe";
defparam \Selector34~0 .operation_mode = "normal";
defparam \Selector34~0 .output_mode = "comb_only";
defparam \Selector34~0 .register_cascade_mode = "off";
defparam \Selector34~0 .sum_lutc_input = "datac";
defparam \Selector34~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N1
cyclone_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\register|rf[0][30]~regout  & (!\register|rf[0][29]~regout  & ((\register|rf[0][31]~regout ) # (!\register|rf[0][28]~regout )))) # (!\register|rf[0][30]~regout  & (\register|rf[0][28]~regout  & (\register|rf[0][29]~regout  $ 
// (!\register|rf[0][31]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][30]~regout ),
	.datab(\register|rf[0][29]~regout ),
	.datac(\register|rf[0][28]~regout ),
	.datad(\register|rf[0][31]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "6212";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N7
cyclone_lcell \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\Selector84~1_combout ) # ((\Selector84~4_combout ) # ((\Decoder66~2  & !\WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\Decoder66~2 ),
	.datab(\Selector84~1_combout ),
	.datac(\Selector84~4_combout ),
	.datad(\WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector33~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = "fcfe";
defparam \Selector33~0 .operation_mode = "normal";
defparam \Selector33~0 .output_mode = "comb_only";
defparam \Selector33~0 .register_cascade_mode = "off";
defparam \Selector33~0 .sum_lutc_input = "datac";
defparam \Selector33~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[0]));
// synopsys translate_off
defparam \SEG_OUT[0]~I .input_async_reset = "none";
defparam \SEG_OUT[0]~I .input_power_up = "low";
defparam \SEG_OUT[0]~I .input_register_mode = "none";
defparam \SEG_OUT[0]~I .input_sync_reset = "none";
defparam \SEG_OUT[0]~I .oe_async_reset = "none";
defparam \SEG_OUT[0]~I .oe_power_up = "low";
defparam \SEG_OUT[0]~I .oe_register_mode = "none";
defparam \SEG_OUT[0]~I .oe_sync_reset = "none";
defparam \SEG_OUT[0]~I .operation_mode = "output";
defparam \SEG_OUT[0]~I .output_async_reset = "none";
defparam \SEG_OUT[0]~I .output_power_up = "low";
defparam \SEG_OUT[0]~I .output_register_mode = "none";
defparam \SEG_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[1]~I (
	.datain(\Selector88~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[1]));
// synopsys translate_off
defparam \SEG_OUT[1]~I .input_async_reset = "none";
defparam \SEG_OUT[1]~I .input_power_up = "low";
defparam \SEG_OUT[1]~I .input_register_mode = "none";
defparam \SEG_OUT[1]~I .input_sync_reset = "none";
defparam \SEG_OUT[1]~I .oe_async_reset = "none";
defparam \SEG_OUT[1]~I .oe_power_up = "low";
defparam \SEG_OUT[1]~I .oe_register_mode = "none";
defparam \SEG_OUT[1]~I .oe_sync_reset = "none";
defparam \SEG_OUT[1]~I .operation_mode = "output";
defparam \SEG_OUT[1]~I .output_async_reset = "none";
defparam \SEG_OUT[1]~I .output_power_up = "low";
defparam \SEG_OUT[1]~I .output_register_mode = "none";
defparam \SEG_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[2]~I (
	.datain(\Selector87~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[2]));
// synopsys translate_off
defparam \SEG_OUT[2]~I .input_async_reset = "none";
defparam \SEG_OUT[2]~I .input_power_up = "low";
defparam \SEG_OUT[2]~I .input_register_mode = "none";
defparam \SEG_OUT[2]~I .input_sync_reset = "none";
defparam \SEG_OUT[2]~I .oe_async_reset = "none";
defparam \SEG_OUT[2]~I .oe_power_up = "low";
defparam \SEG_OUT[2]~I .oe_register_mode = "none";
defparam \SEG_OUT[2]~I .oe_sync_reset = "none";
defparam \SEG_OUT[2]~I .operation_mode = "output";
defparam \SEG_OUT[2]~I .output_async_reset = "none";
defparam \SEG_OUT[2]~I .output_power_up = "low";
defparam \SEG_OUT[2]~I .output_register_mode = "none";
defparam \SEG_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[3]~I (
	.datain(\Selector86~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[3]));
// synopsys translate_off
defparam \SEG_OUT[3]~I .input_async_reset = "none";
defparam \SEG_OUT[3]~I .input_power_up = "low";
defparam \SEG_OUT[3]~I .input_register_mode = "none";
defparam \SEG_OUT[3]~I .input_sync_reset = "none";
defparam \SEG_OUT[3]~I .oe_async_reset = "none";
defparam \SEG_OUT[3]~I .oe_power_up = "low";
defparam \SEG_OUT[3]~I .oe_register_mode = "none";
defparam \SEG_OUT[3]~I .oe_sync_reset = "none";
defparam \SEG_OUT[3]~I .operation_mode = "output";
defparam \SEG_OUT[3]~I .output_async_reset = "none";
defparam \SEG_OUT[3]~I .output_power_up = "low";
defparam \SEG_OUT[3]~I .output_register_mode = "none";
defparam \SEG_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[4]~I (
	.datain(\Selector85~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[4]));
// synopsys translate_off
defparam \SEG_OUT[4]~I .input_async_reset = "none";
defparam \SEG_OUT[4]~I .input_power_up = "low";
defparam \SEG_OUT[4]~I .input_register_mode = "none";
defparam \SEG_OUT[4]~I .input_sync_reset = "none";
defparam \SEG_OUT[4]~I .oe_async_reset = "none";
defparam \SEG_OUT[4]~I .oe_power_up = "low";
defparam \SEG_OUT[4]~I .oe_register_mode = "none";
defparam \SEG_OUT[4]~I .oe_sync_reset = "none";
defparam \SEG_OUT[4]~I .operation_mode = "output";
defparam \SEG_OUT[4]~I .output_async_reset = "none";
defparam \SEG_OUT[4]~I .output_power_up = "low";
defparam \SEG_OUT[4]~I .output_register_mode = "none";
defparam \SEG_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[5]~I (
	.datain(\Selector84~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[5]));
// synopsys translate_off
defparam \SEG_OUT[5]~I .input_async_reset = "none";
defparam \SEG_OUT[5]~I .input_power_up = "low";
defparam \SEG_OUT[5]~I .input_register_mode = "none";
defparam \SEG_OUT[5]~I .input_sync_reset = "none";
defparam \SEG_OUT[5]~I .oe_async_reset = "none";
defparam \SEG_OUT[5]~I .oe_power_up = "low";
defparam \SEG_OUT[5]~I .oe_register_mode = "none";
defparam \SEG_OUT[5]~I .oe_sync_reset = "none";
defparam \SEG_OUT[5]~I .operation_mode = "output";
defparam \SEG_OUT[5]~I .output_async_reset = "none";
defparam \SEG_OUT[5]~I .output_power_up = "low";
defparam \SEG_OUT[5]~I .output_register_mode = "none";
defparam \SEG_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[6]~I (
	.datain(\Selector83~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[6]));
// synopsys translate_off
defparam \SEG_OUT[6]~I .input_async_reset = "none";
defparam \SEG_OUT[6]~I .input_power_up = "low";
defparam \SEG_OUT[6]~I .input_register_mode = "none";
defparam \SEG_OUT[6]~I .input_sync_reset = "none";
defparam \SEG_OUT[6]~I .oe_async_reset = "none";
defparam \SEG_OUT[6]~I .oe_power_up = "low";
defparam \SEG_OUT[6]~I .oe_register_mode = "none";
defparam \SEG_OUT[6]~I .oe_sync_reset = "none";
defparam \SEG_OUT[6]~I .operation_mode = "output";
defparam \SEG_OUT[6]~I .output_async_reset = "none";
defparam \SEG_OUT[6]~I .output_power_up = "low";
defparam \SEG_OUT[6]~I .output_register_mode = "none";
defparam \SEG_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[7]~I (
	.datain(\Selector82~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[7]));
// synopsys translate_off
defparam \SEG_OUT[7]~I .input_async_reset = "none";
defparam \SEG_OUT[7]~I .input_power_up = "low";
defparam \SEG_OUT[7]~I .input_register_mode = "none";
defparam \SEG_OUT[7]~I .input_sync_reset = "none";
defparam \SEG_OUT[7]~I .oe_async_reset = "none";
defparam \SEG_OUT[7]~I .oe_power_up = "low";
defparam \SEG_OUT[7]~I .oe_register_mode = "none";
defparam \SEG_OUT[7]~I .oe_sync_reset = "none";
defparam \SEG_OUT[7]~I .operation_mode = "output";
defparam \SEG_OUT[7]~I .output_async_reset = "none";
defparam \SEG_OUT[7]~I .output_power_up = "low";
defparam \SEG_OUT[7]~I .output_register_mode = "none";
defparam \SEG_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[8]));
// synopsys translate_off
defparam \SEG_OUT[8]~I .input_async_reset = "none";
defparam \SEG_OUT[8]~I .input_power_up = "low";
defparam \SEG_OUT[8]~I .input_register_mode = "none";
defparam \SEG_OUT[8]~I .input_sync_reset = "none";
defparam \SEG_OUT[8]~I .oe_async_reset = "none";
defparam \SEG_OUT[8]~I .oe_power_up = "low";
defparam \SEG_OUT[8]~I .oe_register_mode = "none";
defparam \SEG_OUT[8]~I .oe_sync_reset = "none";
defparam \SEG_OUT[8]~I .operation_mode = "output";
defparam \SEG_OUT[8]~I .output_async_reset = "none";
defparam \SEG_OUT[8]~I .output_power_up = "low";
defparam \SEG_OUT[8]~I .output_register_mode = "none";
defparam \SEG_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[9]~I (
	.datain(\Selector81~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[9]));
// synopsys translate_off
defparam \SEG_OUT[9]~I .input_async_reset = "none";
defparam \SEG_OUT[9]~I .input_power_up = "low";
defparam \SEG_OUT[9]~I .input_register_mode = "none";
defparam \SEG_OUT[9]~I .input_sync_reset = "none";
defparam \SEG_OUT[9]~I .oe_async_reset = "none";
defparam \SEG_OUT[9]~I .oe_power_up = "low";
defparam \SEG_OUT[9]~I .oe_register_mode = "none";
defparam \SEG_OUT[9]~I .oe_sync_reset = "none";
defparam \SEG_OUT[9]~I .operation_mode = "output";
defparam \SEG_OUT[9]~I .output_async_reset = "none";
defparam \SEG_OUT[9]~I .output_power_up = "low";
defparam \SEG_OUT[9]~I .output_register_mode = "none";
defparam \SEG_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[10]~I (
	.datain(\Selector80~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[10]));
// synopsys translate_off
defparam \SEG_OUT[10]~I .input_async_reset = "none";
defparam \SEG_OUT[10]~I .input_power_up = "low";
defparam \SEG_OUT[10]~I .input_register_mode = "none";
defparam \SEG_OUT[10]~I .input_sync_reset = "none";
defparam \SEG_OUT[10]~I .oe_async_reset = "none";
defparam \SEG_OUT[10]~I .oe_power_up = "low";
defparam \SEG_OUT[10]~I .oe_register_mode = "none";
defparam \SEG_OUT[10]~I .oe_sync_reset = "none";
defparam \SEG_OUT[10]~I .operation_mode = "output";
defparam \SEG_OUT[10]~I .output_async_reset = "none";
defparam \SEG_OUT[10]~I .output_power_up = "low";
defparam \SEG_OUT[10]~I .output_register_mode = "none";
defparam \SEG_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[11]~I (
	.datain(\Selector79~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[11]));
// synopsys translate_off
defparam \SEG_OUT[11]~I .input_async_reset = "none";
defparam \SEG_OUT[11]~I .input_power_up = "low";
defparam \SEG_OUT[11]~I .input_register_mode = "none";
defparam \SEG_OUT[11]~I .input_sync_reset = "none";
defparam \SEG_OUT[11]~I .oe_async_reset = "none";
defparam \SEG_OUT[11]~I .oe_power_up = "low";
defparam \SEG_OUT[11]~I .oe_register_mode = "none";
defparam \SEG_OUT[11]~I .oe_sync_reset = "none";
defparam \SEG_OUT[11]~I .operation_mode = "output";
defparam \SEG_OUT[11]~I .output_async_reset = "none";
defparam \SEG_OUT[11]~I .output_power_up = "low";
defparam \SEG_OUT[11]~I .output_register_mode = "none";
defparam \SEG_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[12]~I (
	.datain(\Selector78~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[12]));
// synopsys translate_off
defparam \SEG_OUT[12]~I .input_async_reset = "none";
defparam \SEG_OUT[12]~I .input_power_up = "low";
defparam \SEG_OUT[12]~I .input_register_mode = "none";
defparam \SEG_OUT[12]~I .input_sync_reset = "none";
defparam \SEG_OUT[12]~I .oe_async_reset = "none";
defparam \SEG_OUT[12]~I .oe_power_up = "low";
defparam \SEG_OUT[12]~I .oe_register_mode = "none";
defparam \SEG_OUT[12]~I .oe_sync_reset = "none";
defparam \SEG_OUT[12]~I .operation_mode = "output";
defparam \SEG_OUT[12]~I .output_async_reset = "none";
defparam \SEG_OUT[12]~I .output_power_up = "low";
defparam \SEG_OUT[12]~I .output_register_mode = "none";
defparam \SEG_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[13]~I (
	.datain(\Selector77~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[13]));
// synopsys translate_off
defparam \SEG_OUT[13]~I .input_async_reset = "none";
defparam \SEG_OUT[13]~I .input_power_up = "low";
defparam \SEG_OUT[13]~I .input_register_mode = "none";
defparam \SEG_OUT[13]~I .input_sync_reset = "none";
defparam \SEG_OUT[13]~I .oe_async_reset = "none";
defparam \SEG_OUT[13]~I .oe_power_up = "low";
defparam \SEG_OUT[13]~I .oe_register_mode = "none";
defparam \SEG_OUT[13]~I .oe_sync_reset = "none";
defparam \SEG_OUT[13]~I .operation_mode = "output";
defparam \SEG_OUT[13]~I .output_async_reset = "none";
defparam \SEG_OUT[13]~I .output_power_up = "low";
defparam \SEG_OUT[13]~I .output_register_mode = "none";
defparam \SEG_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[14]~I (
	.datain(\Selector76~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[14]));
// synopsys translate_off
defparam \SEG_OUT[14]~I .input_async_reset = "none";
defparam \SEG_OUT[14]~I .input_power_up = "low";
defparam \SEG_OUT[14]~I .input_register_mode = "none";
defparam \SEG_OUT[14]~I .input_sync_reset = "none";
defparam \SEG_OUT[14]~I .oe_async_reset = "none";
defparam \SEG_OUT[14]~I .oe_power_up = "low";
defparam \SEG_OUT[14]~I .oe_register_mode = "none";
defparam \SEG_OUT[14]~I .oe_sync_reset = "none";
defparam \SEG_OUT[14]~I .operation_mode = "output";
defparam \SEG_OUT[14]~I .output_async_reset = "none";
defparam \SEG_OUT[14]~I .output_power_up = "low";
defparam \SEG_OUT[14]~I .output_register_mode = "none";
defparam \SEG_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[15]~I (
	.datain(\Selector75~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[15]));
// synopsys translate_off
defparam \SEG_OUT[15]~I .input_async_reset = "none";
defparam \SEG_OUT[15]~I .input_power_up = "low";
defparam \SEG_OUT[15]~I .input_register_mode = "none";
defparam \SEG_OUT[15]~I .input_sync_reset = "none";
defparam \SEG_OUT[15]~I .oe_async_reset = "none";
defparam \SEG_OUT[15]~I .oe_power_up = "low";
defparam \SEG_OUT[15]~I .oe_register_mode = "none";
defparam \SEG_OUT[15]~I .oe_sync_reset = "none";
defparam \SEG_OUT[15]~I .operation_mode = "output";
defparam \SEG_OUT[15]~I .output_async_reset = "none";
defparam \SEG_OUT[15]~I .output_power_up = "low";
defparam \SEG_OUT[15]~I .output_register_mode = "none";
defparam \SEG_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[16]));
// synopsys translate_off
defparam \SEG_OUT[16]~I .input_async_reset = "none";
defparam \SEG_OUT[16]~I .input_power_up = "low";
defparam \SEG_OUT[16]~I .input_register_mode = "none";
defparam \SEG_OUT[16]~I .input_sync_reset = "none";
defparam \SEG_OUT[16]~I .oe_async_reset = "none";
defparam \SEG_OUT[16]~I .oe_power_up = "low";
defparam \SEG_OUT[16]~I .oe_register_mode = "none";
defparam \SEG_OUT[16]~I .oe_sync_reset = "none";
defparam \SEG_OUT[16]~I .operation_mode = "output";
defparam \SEG_OUT[16]~I .output_async_reset = "none";
defparam \SEG_OUT[16]~I .output_power_up = "low";
defparam \SEG_OUT[16]~I .output_register_mode = "none";
defparam \SEG_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[17]~I (
	.datain(\Selector74~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[17]));
// synopsys translate_off
defparam \SEG_OUT[17]~I .input_async_reset = "none";
defparam \SEG_OUT[17]~I .input_power_up = "low";
defparam \SEG_OUT[17]~I .input_register_mode = "none";
defparam \SEG_OUT[17]~I .input_sync_reset = "none";
defparam \SEG_OUT[17]~I .oe_async_reset = "none";
defparam \SEG_OUT[17]~I .oe_power_up = "low";
defparam \SEG_OUT[17]~I .oe_register_mode = "none";
defparam \SEG_OUT[17]~I .oe_sync_reset = "none";
defparam \SEG_OUT[17]~I .operation_mode = "output";
defparam \SEG_OUT[17]~I .output_async_reset = "none";
defparam \SEG_OUT[17]~I .output_power_up = "low";
defparam \SEG_OUT[17]~I .output_register_mode = "none";
defparam \SEG_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[18]~I (
	.datain(\Selector73~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[18]));
// synopsys translate_off
defparam \SEG_OUT[18]~I .input_async_reset = "none";
defparam \SEG_OUT[18]~I .input_power_up = "low";
defparam \SEG_OUT[18]~I .input_register_mode = "none";
defparam \SEG_OUT[18]~I .input_sync_reset = "none";
defparam \SEG_OUT[18]~I .oe_async_reset = "none";
defparam \SEG_OUT[18]~I .oe_power_up = "low";
defparam \SEG_OUT[18]~I .oe_register_mode = "none";
defparam \SEG_OUT[18]~I .oe_sync_reset = "none";
defparam \SEG_OUT[18]~I .operation_mode = "output";
defparam \SEG_OUT[18]~I .output_async_reset = "none";
defparam \SEG_OUT[18]~I .output_power_up = "low";
defparam \SEG_OUT[18]~I .output_register_mode = "none";
defparam \SEG_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[19]~I (
	.datain(\Selector72~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[19]));
// synopsys translate_off
defparam \SEG_OUT[19]~I .input_async_reset = "none";
defparam \SEG_OUT[19]~I .input_power_up = "low";
defparam \SEG_OUT[19]~I .input_register_mode = "none";
defparam \SEG_OUT[19]~I .input_sync_reset = "none";
defparam \SEG_OUT[19]~I .oe_async_reset = "none";
defparam \SEG_OUT[19]~I .oe_power_up = "low";
defparam \SEG_OUT[19]~I .oe_register_mode = "none";
defparam \SEG_OUT[19]~I .oe_sync_reset = "none";
defparam \SEG_OUT[19]~I .operation_mode = "output";
defparam \SEG_OUT[19]~I .output_async_reset = "none";
defparam \SEG_OUT[19]~I .output_power_up = "low";
defparam \SEG_OUT[19]~I .output_register_mode = "none";
defparam \SEG_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[20]~I (
	.datain(\Selector71~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[20]));
// synopsys translate_off
defparam \SEG_OUT[20]~I .input_async_reset = "none";
defparam \SEG_OUT[20]~I .input_power_up = "low";
defparam \SEG_OUT[20]~I .input_register_mode = "none";
defparam \SEG_OUT[20]~I .input_sync_reset = "none";
defparam \SEG_OUT[20]~I .oe_async_reset = "none";
defparam \SEG_OUT[20]~I .oe_power_up = "low";
defparam \SEG_OUT[20]~I .oe_register_mode = "none";
defparam \SEG_OUT[20]~I .oe_sync_reset = "none";
defparam \SEG_OUT[20]~I .operation_mode = "output";
defparam \SEG_OUT[20]~I .output_async_reset = "none";
defparam \SEG_OUT[20]~I .output_power_up = "low";
defparam \SEG_OUT[20]~I .output_register_mode = "none";
defparam \SEG_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[21]~I (
	.datain(\Selector70~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[21]));
// synopsys translate_off
defparam \SEG_OUT[21]~I .input_async_reset = "none";
defparam \SEG_OUT[21]~I .input_power_up = "low";
defparam \SEG_OUT[21]~I .input_register_mode = "none";
defparam \SEG_OUT[21]~I .input_sync_reset = "none";
defparam \SEG_OUT[21]~I .oe_async_reset = "none";
defparam \SEG_OUT[21]~I .oe_power_up = "low";
defparam \SEG_OUT[21]~I .oe_register_mode = "none";
defparam \SEG_OUT[21]~I .oe_sync_reset = "none";
defparam \SEG_OUT[21]~I .operation_mode = "output";
defparam \SEG_OUT[21]~I .output_async_reset = "none";
defparam \SEG_OUT[21]~I .output_power_up = "low";
defparam \SEG_OUT[21]~I .output_register_mode = "none";
defparam \SEG_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[22]~I (
	.datain(\Selector69~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[22]));
// synopsys translate_off
defparam \SEG_OUT[22]~I .input_async_reset = "none";
defparam \SEG_OUT[22]~I .input_power_up = "low";
defparam \SEG_OUT[22]~I .input_register_mode = "none";
defparam \SEG_OUT[22]~I .input_sync_reset = "none";
defparam \SEG_OUT[22]~I .oe_async_reset = "none";
defparam \SEG_OUT[22]~I .oe_power_up = "low";
defparam \SEG_OUT[22]~I .oe_register_mode = "none";
defparam \SEG_OUT[22]~I .oe_sync_reset = "none";
defparam \SEG_OUT[22]~I .operation_mode = "output";
defparam \SEG_OUT[22]~I .output_async_reset = "none";
defparam \SEG_OUT[22]~I .output_power_up = "low";
defparam \SEG_OUT[22]~I .output_register_mode = "none";
defparam \SEG_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[23]~I (
	.datain(\Selector68~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[23]));
// synopsys translate_off
defparam \SEG_OUT[23]~I .input_async_reset = "none";
defparam \SEG_OUT[23]~I .input_power_up = "low";
defparam \SEG_OUT[23]~I .input_register_mode = "none";
defparam \SEG_OUT[23]~I .input_sync_reset = "none";
defparam \SEG_OUT[23]~I .oe_async_reset = "none";
defparam \SEG_OUT[23]~I .oe_power_up = "low";
defparam \SEG_OUT[23]~I .oe_register_mode = "none";
defparam \SEG_OUT[23]~I .oe_sync_reset = "none";
defparam \SEG_OUT[23]~I .operation_mode = "output";
defparam \SEG_OUT[23]~I .output_async_reset = "none";
defparam \SEG_OUT[23]~I .output_power_up = "low";
defparam \SEG_OUT[23]~I .output_register_mode = "none";
defparam \SEG_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[24]));
// synopsys translate_off
defparam \SEG_OUT[24]~I .input_async_reset = "none";
defparam \SEG_OUT[24]~I .input_power_up = "low";
defparam \SEG_OUT[24]~I .input_register_mode = "none";
defparam \SEG_OUT[24]~I .input_sync_reset = "none";
defparam \SEG_OUT[24]~I .oe_async_reset = "none";
defparam \SEG_OUT[24]~I .oe_power_up = "low";
defparam \SEG_OUT[24]~I .oe_register_mode = "none";
defparam \SEG_OUT[24]~I .oe_sync_reset = "none";
defparam \SEG_OUT[24]~I .operation_mode = "output";
defparam \SEG_OUT[24]~I .output_async_reset = "none";
defparam \SEG_OUT[24]~I .output_power_up = "low";
defparam \SEG_OUT[24]~I .output_register_mode = "none";
defparam \SEG_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[25]~I (
	.datain(\Selector67~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[25]));
// synopsys translate_off
defparam \SEG_OUT[25]~I .input_async_reset = "none";
defparam \SEG_OUT[25]~I .input_power_up = "low";
defparam \SEG_OUT[25]~I .input_register_mode = "none";
defparam \SEG_OUT[25]~I .input_sync_reset = "none";
defparam \SEG_OUT[25]~I .oe_async_reset = "none";
defparam \SEG_OUT[25]~I .oe_power_up = "low";
defparam \SEG_OUT[25]~I .oe_register_mode = "none";
defparam \SEG_OUT[25]~I .oe_sync_reset = "none";
defparam \SEG_OUT[25]~I .operation_mode = "output";
defparam \SEG_OUT[25]~I .output_async_reset = "none";
defparam \SEG_OUT[25]~I .output_power_up = "low";
defparam \SEG_OUT[25]~I .output_register_mode = "none";
defparam \SEG_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[26]~I (
	.datain(\Selector66~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[26]));
// synopsys translate_off
defparam \SEG_OUT[26]~I .input_async_reset = "none";
defparam \SEG_OUT[26]~I .input_power_up = "low";
defparam \SEG_OUT[26]~I .input_register_mode = "none";
defparam \SEG_OUT[26]~I .input_sync_reset = "none";
defparam \SEG_OUT[26]~I .oe_async_reset = "none";
defparam \SEG_OUT[26]~I .oe_power_up = "low";
defparam \SEG_OUT[26]~I .oe_register_mode = "none";
defparam \SEG_OUT[26]~I .oe_sync_reset = "none";
defparam \SEG_OUT[26]~I .operation_mode = "output";
defparam \SEG_OUT[26]~I .output_async_reset = "none";
defparam \SEG_OUT[26]~I .output_power_up = "low";
defparam \SEG_OUT[26]~I .output_register_mode = "none";
defparam \SEG_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[27]~I (
	.datain(\Selector65~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[27]));
// synopsys translate_off
defparam \SEG_OUT[27]~I .input_async_reset = "none";
defparam \SEG_OUT[27]~I .input_power_up = "low";
defparam \SEG_OUT[27]~I .input_register_mode = "none";
defparam \SEG_OUT[27]~I .input_sync_reset = "none";
defparam \SEG_OUT[27]~I .oe_async_reset = "none";
defparam \SEG_OUT[27]~I .oe_power_up = "low";
defparam \SEG_OUT[27]~I .oe_register_mode = "none";
defparam \SEG_OUT[27]~I .oe_sync_reset = "none";
defparam \SEG_OUT[27]~I .operation_mode = "output";
defparam \SEG_OUT[27]~I .output_async_reset = "none";
defparam \SEG_OUT[27]~I .output_power_up = "low";
defparam \SEG_OUT[27]~I .output_register_mode = "none";
defparam \SEG_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[28]~I (
	.datain(\Selector64~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[28]));
// synopsys translate_off
defparam \SEG_OUT[28]~I .input_async_reset = "none";
defparam \SEG_OUT[28]~I .input_power_up = "low";
defparam \SEG_OUT[28]~I .input_register_mode = "none";
defparam \SEG_OUT[28]~I .input_sync_reset = "none";
defparam \SEG_OUT[28]~I .oe_async_reset = "none";
defparam \SEG_OUT[28]~I .oe_power_up = "low";
defparam \SEG_OUT[28]~I .oe_register_mode = "none";
defparam \SEG_OUT[28]~I .oe_sync_reset = "none";
defparam \SEG_OUT[28]~I .operation_mode = "output";
defparam \SEG_OUT[28]~I .output_async_reset = "none";
defparam \SEG_OUT[28]~I .output_power_up = "low";
defparam \SEG_OUT[28]~I .output_register_mode = "none";
defparam \SEG_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[29]~I (
	.datain(\Selector63~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[29]));
// synopsys translate_off
defparam \SEG_OUT[29]~I .input_async_reset = "none";
defparam \SEG_OUT[29]~I .input_power_up = "low";
defparam \SEG_OUT[29]~I .input_register_mode = "none";
defparam \SEG_OUT[29]~I .input_sync_reset = "none";
defparam \SEG_OUT[29]~I .oe_async_reset = "none";
defparam \SEG_OUT[29]~I .oe_power_up = "low";
defparam \SEG_OUT[29]~I .oe_register_mode = "none";
defparam \SEG_OUT[29]~I .oe_sync_reset = "none";
defparam \SEG_OUT[29]~I .operation_mode = "output";
defparam \SEG_OUT[29]~I .output_async_reset = "none";
defparam \SEG_OUT[29]~I .output_power_up = "low";
defparam \SEG_OUT[29]~I .output_register_mode = "none";
defparam \SEG_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[30]~I (
	.datain(\Selector62~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[30]));
// synopsys translate_off
defparam \SEG_OUT[30]~I .input_async_reset = "none";
defparam \SEG_OUT[30]~I .input_power_up = "low";
defparam \SEG_OUT[30]~I .input_register_mode = "none";
defparam \SEG_OUT[30]~I .input_sync_reset = "none";
defparam \SEG_OUT[30]~I .oe_async_reset = "none";
defparam \SEG_OUT[30]~I .oe_power_up = "low";
defparam \SEG_OUT[30]~I .oe_register_mode = "none";
defparam \SEG_OUT[30]~I .oe_sync_reset = "none";
defparam \SEG_OUT[30]~I .operation_mode = "output";
defparam \SEG_OUT[30]~I .output_async_reset = "none";
defparam \SEG_OUT[30]~I .output_power_up = "low";
defparam \SEG_OUT[30]~I .output_register_mode = "none";
defparam \SEG_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[31]~I (
	.datain(\Selector61~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[31]));
// synopsys translate_off
defparam \SEG_OUT[31]~I .input_async_reset = "none";
defparam \SEG_OUT[31]~I .input_power_up = "low";
defparam \SEG_OUT[31]~I .input_register_mode = "none";
defparam \SEG_OUT[31]~I .input_sync_reset = "none";
defparam \SEG_OUT[31]~I .oe_async_reset = "none";
defparam \SEG_OUT[31]~I .oe_power_up = "low";
defparam \SEG_OUT[31]~I .oe_register_mode = "none";
defparam \SEG_OUT[31]~I .oe_sync_reset = "none";
defparam \SEG_OUT[31]~I .operation_mode = "output";
defparam \SEG_OUT[31]~I .output_async_reset = "none";
defparam \SEG_OUT[31]~I .output_power_up = "low";
defparam \SEG_OUT[31]~I .output_register_mode = "none";
defparam \SEG_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[32]));
// synopsys translate_off
defparam \SEG_OUT[32]~I .input_async_reset = "none";
defparam \SEG_OUT[32]~I .input_power_up = "low";
defparam \SEG_OUT[32]~I .input_register_mode = "none";
defparam \SEG_OUT[32]~I .input_sync_reset = "none";
defparam \SEG_OUT[32]~I .oe_async_reset = "none";
defparam \SEG_OUT[32]~I .oe_power_up = "low";
defparam \SEG_OUT[32]~I .oe_register_mode = "none";
defparam \SEG_OUT[32]~I .oe_sync_reset = "none";
defparam \SEG_OUT[32]~I .operation_mode = "output";
defparam \SEG_OUT[32]~I .output_async_reset = "none";
defparam \SEG_OUT[32]~I .output_power_up = "low";
defparam \SEG_OUT[32]~I .output_register_mode = "none";
defparam \SEG_OUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[33]~I (
	.datain(\Selector60~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[33]));
// synopsys translate_off
defparam \SEG_OUT[33]~I .input_async_reset = "none";
defparam \SEG_OUT[33]~I .input_power_up = "low";
defparam \SEG_OUT[33]~I .input_register_mode = "none";
defparam \SEG_OUT[33]~I .input_sync_reset = "none";
defparam \SEG_OUT[33]~I .oe_async_reset = "none";
defparam \SEG_OUT[33]~I .oe_power_up = "low";
defparam \SEG_OUT[33]~I .oe_register_mode = "none";
defparam \SEG_OUT[33]~I .oe_sync_reset = "none";
defparam \SEG_OUT[33]~I .operation_mode = "output";
defparam \SEG_OUT[33]~I .output_async_reset = "none";
defparam \SEG_OUT[33]~I .output_power_up = "low";
defparam \SEG_OUT[33]~I .output_register_mode = "none";
defparam \SEG_OUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[34]~I (
	.datain(\Selector59~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[34]));
// synopsys translate_off
defparam \SEG_OUT[34]~I .input_async_reset = "none";
defparam \SEG_OUT[34]~I .input_power_up = "low";
defparam \SEG_OUT[34]~I .input_register_mode = "none";
defparam \SEG_OUT[34]~I .input_sync_reset = "none";
defparam \SEG_OUT[34]~I .oe_async_reset = "none";
defparam \SEG_OUT[34]~I .oe_power_up = "low";
defparam \SEG_OUT[34]~I .oe_register_mode = "none";
defparam \SEG_OUT[34]~I .oe_sync_reset = "none";
defparam \SEG_OUT[34]~I .operation_mode = "output";
defparam \SEG_OUT[34]~I .output_async_reset = "none";
defparam \SEG_OUT[34]~I .output_power_up = "low";
defparam \SEG_OUT[34]~I .output_register_mode = "none";
defparam \SEG_OUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[35]~I (
	.datain(\Selector58~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[35]));
// synopsys translate_off
defparam \SEG_OUT[35]~I .input_async_reset = "none";
defparam \SEG_OUT[35]~I .input_power_up = "low";
defparam \SEG_OUT[35]~I .input_register_mode = "none";
defparam \SEG_OUT[35]~I .input_sync_reset = "none";
defparam \SEG_OUT[35]~I .oe_async_reset = "none";
defparam \SEG_OUT[35]~I .oe_power_up = "low";
defparam \SEG_OUT[35]~I .oe_register_mode = "none";
defparam \SEG_OUT[35]~I .oe_sync_reset = "none";
defparam \SEG_OUT[35]~I .operation_mode = "output";
defparam \SEG_OUT[35]~I .output_async_reset = "none";
defparam \SEG_OUT[35]~I .output_power_up = "low";
defparam \SEG_OUT[35]~I .output_register_mode = "none";
defparam \SEG_OUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[36]~I (
	.datain(\Selector57~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[36]));
// synopsys translate_off
defparam \SEG_OUT[36]~I .input_async_reset = "none";
defparam \SEG_OUT[36]~I .input_power_up = "low";
defparam \SEG_OUT[36]~I .input_register_mode = "none";
defparam \SEG_OUT[36]~I .input_sync_reset = "none";
defparam \SEG_OUT[36]~I .oe_async_reset = "none";
defparam \SEG_OUT[36]~I .oe_power_up = "low";
defparam \SEG_OUT[36]~I .oe_register_mode = "none";
defparam \SEG_OUT[36]~I .oe_sync_reset = "none";
defparam \SEG_OUT[36]~I .operation_mode = "output";
defparam \SEG_OUT[36]~I .output_async_reset = "none";
defparam \SEG_OUT[36]~I .output_power_up = "low";
defparam \SEG_OUT[36]~I .output_register_mode = "none";
defparam \SEG_OUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[37]~I (
	.datain(\Selector56~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[37]));
// synopsys translate_off
defparam \SEG_OUT[37]~I .input_async_reset = "none";
defparam \SEG_OUT[37]~I .input_power_up = "low";
defparam \SEG_OUT[37]~I .input_register_mode = "none";
defparam \SEG_OUT[37]~I .input_sync_reset = "none";
defparam \SEG_OUT[37]~I .oe_async_reset = "none";
defparam \SEG_OUT[37]~I .oe_power_up = "low";
defparam \SEG_OUT[37]~I .oe_register_mode = "none";
defparam \SEG_OUT[37]~I .oe_sync_reset = "none";
defparam \SEG_OUT[37]~I .operation_mode = "output";
defparam \SEG_OUT[37]~I .output_async_reset = "none";
defparam \SEG_OUT[37]~I .output_power_up = "low";
defparam \SEG_OUT[37]~I .output_register_mode = "none";
defparam \SEG_OUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[38]~I (
	.datain(\Selector55~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[38]));
// synopsys translate_off
defparam \SEG_OUT[38]~I .input_async_reset = "none";
defparam \SEG_OUT[38]~I .input_power_up = "low";
defparam \SEG_OUT[38]~I .input_register_mode = "none";
defparam \SEG_OUT[38]~I .input_sync_reset = "none";
defparam \SEG_OUT[38]~I .oe_async_reset = "none";
defparam \SEG_OUT[38]~I .oe_power_up = "low";
defparam \SEG_OUT[38]~I .oe_register_mode = "none";
defparam \SEG_OUT[38]~I .oe_sync_reset = "none";
defparam \SEG_OUT[38]~I .operation_mode = "output";
defparam \SEG_OUT[38]~I .output_async_reset = "none";
defparam \SEG_OUT[38]~I .output_power_up = "low";
defparam \SEG_OUT[38]~I .output_register_mode = "none";
defparam \SEG_OUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[39]~I (
	.datain(\Selector54~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[39]));
// synopsys translate_off
defparam \SEG_OUT[39]~I .input_async_reset = "none";
defparam \SEG_OUT[39]~I .input_power_up = "low";
defparam \SEG_OUT[39]~I .input_register_mode = "none";
defparam \SEG_OUT[39]~I .input_sync_reset = "none";
defparam \SEG_OUT[39]~I .oe_async_reset = "none";
defparam \SEG_OUT[39]~I .oe_power_up = "low";
defparam \SEG_OUT[39]~I .oe_register_mode = "none";
defparam \SEG_OUT[39]~I .oe_sync_reset = "none";
defparam \SEG_OUT[39]~I .operation_mode = "output";
defparam \SEG_OUT[39]~I .output_async_reset = "none";
defparam \SEG_OUT[39]~I .output_power_up = "low";
defparam \SEG_OUT[39]~I .output_register_mode = "none";
defparam \SEG_OUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[40]));
// synopsys translate_off
defparam \SEG_OUT[40]~I .input_async_reset = "none";
defparam \SEG_OUT[40]~I .input_power_up = "low";
defparam \SEG_OUT[40]~I .input_register_mode = "none";
defparam \SEG_OUT[40]~I .input_sync_reset = "none";
defparam \SEG_OUT[40]~I .oe_async_reset = "none";
defparam \SEG_OUT[40]~I .oe_power_up = "low";
defparam \SEG_OUT[40]~I .oe_register_mode = "none";
defparam \SEG_OUT[40]~I .oe_sync_reset = "none";
defparam \SEG_OUT[40]~I .operation_mode = "output";
defparam \SEG_OUT[40]~I .output_async_reset = "none";
defparam \SEG_OUT[40]~I .output_power_up = "low";
defparam \SEG_OUT[40]~I .output_register_mode = "none";
defparam \SEG_OUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[41]~I (
	.datain(\Selector53~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[41]));
// synopsys translate_off
defparam \SEG_OUT[41]~I .input_async_reset = "none";
defparam \SEG_OUT[41]~I .input_power_up = "low";
defparam \SEG_OUT[41]~I .input_register_mode = "none";
defparam \SEG_OUT[41]~I .input_sync_reset = "none";
defparam \SEG_OUT[41]~I .oe_async_reset = "none";
defparam \SEG_OUT[41]~I .oe_power_up = "low";
defparam \SEG_OUT[41]~I .oe_register_mode = "none";
defparam \SEG_OUT[41]~I .oe_sync_reset = "none";
defparam \SEG_OUT[41]~I .operation_mode = "output";
defparam \SEG_OUT[41]~I .output_async_reset = "none";
defparam \SEG_OUT[41]~I .output_power_up = "low";
defparam \SEG_OUT[41]~I .output_register_mode = "none";
defparam \SEG_OUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[42]~I (
	.datain(\Selector52~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[42]));
// synopsys translate_off
defparam \SEG_OUT[42]~I .input_async_reset = "none";
defparam \SEG_OUT[42]~I .input_power_up = "low";
defparam \SEG_OUT[42]~I .input_register_mode = "none";
defparam \SEG_OUT[42]~I .input_sync_reset = "none";
defparam \SEG_OUT[42]~I .oe_async_reset = "none";
defparam \SEG_OUT[42]~I .oe_power_up = "low";
defparam \SEG_OUT[42]~I .oe_register_mode = "none";
defparam \SEG_OUT[42]~I .oe_sync_reset = "none";
defparam \SEG_OUT[42]~I .operation_mode = "output";
defparam \SEG_OUT[42]~I .output_async_reset = "none";
defparam \SEG_OUT[42]~I .output_power_up = "low";
defparam \SEG_OUT[42]~I .output_register_mode = "none";
defparam \SEG_OUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[43]~I (
	.datain(\Selector51~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[43]));
// synopsys translate_off
defparam \SEG_OUT[43]~I .input_async_reset = "none";
defparam \SEG_OUT[43]~I .input_power_up = "low";
defparam \SEG_OUT[43]~I .input_register_mode = "none";
defparam \SEG_OUT[43]~I .input_sync_reset = "none";
defparam \SEG_OUT[43]~I .oe_async_reset = "none";
defparam \SEG_OUT[43]~I .oe_power_up = "low";
defparam \SEG_OUT[43]~I .oe_register_mode = "none";
defparam \SEG_OUT[43]~I .oe_sync_reset = "none";
defparam \SEG_OUT[43]~I .operation_mode = "output";
defparam \SEG_OUT[43]~I .output_async_reset = "none";
defparam \SEG_OUT[43]~I .output_power_up = "low";
defparam \SEG_OUT[43]~I .output_register_mode = "none";
defparam \SEG_OUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[44]~I (
	.datain(\Selector50~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[44]));
// synopsys translate_off
defparam \SEG_OUT[44]~I .input_async_reset = "none";
defparam \SEG_OUT[44]~I .input_power_up = "low";
defparam \SEG_OUT[44]~I .input_register_mode = "none";
defparam \SEG_OUT[44]~I .input_sync_reset = "none";
defparam \SEG_OUT[44]~I .oe_async_reset = "none";
defparam \SEG_OUT[44]~I .oe_power_up = "low";
defparam \SEG_OUT[44]~I .oe_register_mode = "none";
defparam \SEG_OUT[44]~I .oe_sync_reset = "none";
defparam \SEG_OUT[44]~I .operation_mode = "output";
defparam \SEG_OUT[44]~I .output_async_reset = "none";
defparam \SEG_OUT[44]~I .output_power_up = "low";
defparam \SEG_OUT[44]~I .output_register_mode = "none";
defparam \SEG_OUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[45]~I (
	.datain(\Selector49~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[45]));
// synopsys translate_off
defparam \SEG_OUT[45]~I .input_async_reset = "none";
defparam \SEG_OUT[45]~I .input_power_up = "low";
defparam \SEG_OUT[45]~I .input_register_mode = "none";
defparam \SEG_OUT[45]~I .input_sync_reset = "none";
defparam \SEG_OUT[45]~I .oe_async_reset = "none";
defparam \SEG_OUT[45]~I .oe_power_up = "low";
defparam \SEG_OUT[45]~I .oe_register_mode = "none";
defparam \SEG_OUT[45]~I .oe_sync_reset = "none";
defparam \SEG_OUT[45]~I .operation_mode = "output";
defparam \SEG_OUT[45]~I .output_async_reset = "none";
defparam \SEG_OUT[45]~I .output_power_up = "low";
defparam \SEG_OUT[45]~I .output_register_mode = "none";
defparam \SEG_OUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[46]~I (
	.datain(\Selector48~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[46]));
// synopsys translate_off
defparam \SEG_OUT[46]~I .input_async_reset = "none";
defparam \SEG_OUT[46]~I .input_power_up = "low";
defparam \SEG_OUT[46]~I .input_register_mode = "none";
defparam \SEG_OUT[46]~I .input_sync_reset = "none";
defparam \SEG_OUT[46]~I .oe_async_reset = "none";
defparam \SEG_OUT[46]~I .oe_power_up = "low";
defparam \SEG_OUT[46]~I .oe_register_mode = "none";
defparam \SEG_OUT[46]~I .oe_sync_reset = "none";
defparam \SEG_OUT[46]~I .operation_mode = "output";
defparam \SEG_OUT[46]~I .output_async_reset = "none";
defparam \SEG_OUT[46]~I .output_power_up = "low";
defparam \SEG_OUT[46]~I .output_register_mode = "none";
defparam \SEG_OUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[47]~I (
	.datain(\Selector47~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[47]));
// synopsys translate_off
defparam \SEG_OUT[47]~I .input_async_reset = "none";
defparam \SEG_OUT[47]~I .input_power_up = "low";
defparam \SEG_OUT[47]~I .input_register_mode = "none";
defparam \SEG_OUT[47]~I .input_sync_reset = "none";
defparam \SEG_OUT[47]~I .oe_async_reset = "none";
defparam \SEG_OUT[47]~I .oe_power_up = "low";
defparam \SEG_OUT[47]~I .oe_register_mode = "none";
defparam \SEG_OUT[47]~I .oe_sync_reset = "none";
defparam \SEG_OUT[47]~I .operation_mode = "output";
defparam \SEG_OUT[47]~I .output_async_reset = "none";
defparam \SEG_OUT[47]~I .output_power_up = "low";
defparam \SEG_OUT[47]~I .output_register_mode = "none";
defparam \SEG_OUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[48]));
// synopsys translate_off
defparam \SEG_OUT[48]~I .input_async_reset = "none";
defparam \SEG_OUT[48]~I .input_power_up = "low";
defparam \SEG_OUT[48]~I .input_register_mode = "none";
defparam \SEG_OUT[48]~I .input_sync_reset = "none";
defparam \SEG_OUT[48]~I .oe_async_reset = "none";
defparam \SEG_OUT[48]~I .oe_power_up = "low";
defparam \SEG_OUT[48]~I .oe_register_mode = "none";
defparam \SEG_OUT[48]~I .oe_sync_reset = "none";
defparam \SEG_OUT[48]~I .operation_mode = "output";
defparam \SEG_OUT[48]~I .output_async_reset = "none";
defparam \SEG_OUT[48]~I .output_power_up = "low";
defparam \SEG_OUT[48]~I .output_register_mode = "none";
defparam \SEG_OUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[49]~I (
	.datain(\Selector46~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[49]));
// synopsys translate_off
defparam \SEG_OUT[49]~I .input_async_reset = "none";
defparam \SEG_OUT[49]~I .input_power_up = "low";
defparam \SEG_OUT[49]~I .input_register_mode = "none";
defparam \SEG_OUT[49]~I .input_sync_reset = "none";
defparam \SEG_OUT[49]~I .oe_async_reset = "none";
defparam \SEG_OUT[49]~I .oe_power_up = "low";
defparam \SEG_OUT[49]~I .oe_register_mode = "none";
defparam \SEG_OUT[49]~I .oe_sync_reset = "none";
defparam \SEG_OUT[49]~I .operation_mode = "output";
defparam \SEG_OUT[49]~I .output_async_reset = "none";
defparam \SEG_OUT[49]~I .output_power_up = "low";
defparam \SEG_OUT[49]~I .output_register_mode = "none";
defparam \SEG_OUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[50]~I (
	.datain(\Selector45~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[50]));
// synopsys translate_off
defparam \SEG_OUT[50]~I .input_async_reset = "none";
defparam \SEG_OUT[50]~I .input_power_up = "low";
defparam \SEG_OUT[50]~I .input_register_mode = "none";
defparam \SEG_OUT[50]~I .input_sync_reset = "none";
defparam \SEG_OUT[50]~I .oe_async_reset = "none";
defparam \SEG_OUT[50]~I .oe_power_up = "low";
defparam \SEG_OUT[50]~I .oe_register_mode = "none";
defparam \SEG_OUT[50]~I .oe_sync_reset = "none";
defparam \SEG_OUT[50]~I .operation_mode = "output";
defparam \SEG_OUT[50]~I .output_async_reset = "none";
defparam \SEG_OUT[50]~I .output_power_up = "low";
defparam \SEG_OUT[50]~I .output_register_mode = "none";
defparam \SEG_OUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[51]~I (
	.datain(\Selector44~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[51]));
// synopsys translate_off
defparam \SEG_OUT[51]~I .input_async_reset = "none";
defparam \SEG_OUT[51]~I .input_power_up = "low";
defparam \SEG_OUT[51]~I .input_register_mode = "none";
defparam \SEG_OUT[51]~I .input_sync_reset = "none";
defparam \SEG_OUT[51]~I .oe_async_reset = "none";
defparam \SEG_OUT[51]~I .oe_power_up = "low";
defparam \SEG_OUT[51]~I .oe_register_mode = "none";
defparam \SEG_OUT[51]~I .oe_sync_reset = "none";
defparam \SEG_OUT[51]~I .operation_mode = "output";
defparam \SEG_OUT[51]~I .output_async_reset = "none";
defparam \SEG_OUT[51]~I .output_power_up = "low";
defparam \SEG_OUT[51]~I .output_register_mode = "none";
defparam \SEG_OUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[52]~I (
	.datain(\Selector43~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[52]));
// synopsys translate_off
defparam \SEG_OUT[52]~I .input_async_reset = "none";
defparam \SEG_OUT[52]~I .input_power_up = "low";
defparam \SEG_OUT[52]~I .input_register_mode = "none";
defparam \SEG_OUT[52]~I .input_sync_reset = "none";
defparam \SEG_OUT[52]~I .oe_async_reset = "none";
defparam \SEG_OUT[52]~I .oe_power_up = "low";
defparam \SEG_OUT[52]~I .oe_register_mode = "none";
defparam \SEG_OUT[52]~I .oe_sync_reset = "none";
defparam \SEG_OUT[52]~I .operation_mode = "output";
defparam \SEG_OUT[52]~I .output_async_reset = "none";
defparam \SEG_OUT[52]~I .output_power_up = "low";
defparam \SEG_OUT[52]~I .output_register_mode = "none";
defparam \SEG_OUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[53]~I (
	.datain(\Selector42~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[53]));
// synopsys translate_off
defparam \SEG_OUT[53]~I .input_async_reset = "none";
defparam \SEG_OUT[53]~I .input_power_up = "low";
defparam \SEG_OUT[53]~I .input_register_mode = "none";
defparam \SEG_OUT[53]~I .input_sync_reset = "none";
defparam \SEG_OUT[53]~I .oe_async_reset = "none";
defparam \SEG_OUT[53]~I .oe_power_up = "low";
defparam \SEG_OUT[53]~I .oe_register_mode = "none";
defparam \SEG_OUT[53]~I .oe_sync_reset = "none";
defparam \SEG_OUT[53]~I .operation_mode = "output";
defparam \SEG_OUT[53]~I .output_async_reset = "none";
defparam \SEG_OUT[53]~I .output_power_up = "low";
defparam \SEG_OUT[53]~I .output_register_mode = "none";
defparam \SEG_OUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[54]~I (
	.datain(\Selector41~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[54]));
// synopsys translate_off
defparam \SEG_OUT[54]~I .input_async_reset = "none";
defparam \SEG_OUT[54]~I .input_power_up = "low";
defparam \SEG_OUT[54]~I .input_register_mode = "none";
defparam \SEG_OUT[54]~I .input_sync_reset = "none";
defparam \SEG_OUT[54]~I .oe_async_reset = "none";
defparam \SEG_OUT[54]~I .oe_power_up = "low";
defparam \SEG_OUT[54]~I .oe_register_mode = "none";
defparam \SEG_OUT[54]~I .oe_sync_reset = "none";
defparam \SEG_OUT[54]~I .operation_mode = "output";
defparam \SEG_OUT[54]~I .output_async_reset = "none";
defparam \SEG_OUT[54]~I .output_power_up = "low";
defparam \SEG_OUT[54]~I .output_register_mode = "none";
defparam \SEG_OUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[55]~I (
	.datain(\Selector40~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[55]));
// synopsys translate_off
defparam \SEG_OUT[55]~I .input_async_reset = "none";
defparam \SEG_OUT[55]~I .input_power_up = "low";
defparam \SEG_OUT[55]~I .input_register_mode = "none";
defparam \SEG_OUT[55]~I .input_sync_reset = "none";
defparam \SEG_OUT[55]~I .oe_async_reset = "none";
defparam \SEG_OUT[55]~I .oe_power_up = "low";
defparam \SEG_OUT[55]~I .oe_register_mode = "none";
defparam \SEG_OUT[55]~I .oe_sync_reset = "none";
defparam \SEG_OUT[55]~I .operation_mode = "output";
defparam \SEG_OUT[55]~I .output_async_reset = "none";
defparam \SEG_OUT[55]~I .output_power_up = "low";
defparam \SEG_OUT[55]~I .output_register_mode = "none";
defparam \SEG_OUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[56]));
// synopsys translate_off
defparam \SEG_OUT[56]~I .input_async_reset = "none";
defparam \SEG_OUT[56]~I .input_power_up = "low";
defparam \SEG_OUT[56]~I .input_register_mode = "none";
defparam \SEG_OUT[56]~I .input_sync_reset = "none";
defparam \SEG_OUT[56]~I .oe_async_reset = "none";
defparam \SEG_OUT[56]~I .oe_power_up = "low";
defparam \SEG_OUT[56]~I .oe_register_mode = "none";
defparam \SEG_OUT[56]~I .oe_sync_reset = "none";
defparam \SEG_OUT[56]~I .operation_mode = "output";
defparam \SEG_OUT[56]~I .output_async_reset = "none";
defparam \SEG_OUT[56]~I .output_power_up = "low";
defparam \SEG_OUT[56]~I .output_register_mode = "none";
defparam \SEG_OUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[57]~I (
	.datain(\Selector39~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[57]));
// synopsys translate_off
defparam \SEG_OUT[57]~I .input_async_reset = "none";
defparam \SEG_OUT[57]~I .input_power_up = "low";
defparam \SEG_OUT[57]~I .input_register_mode = "none";
defparam \SEG_OUT[57]~I .input_sync_reset = "none";
defparam \SEG_OUT[57]~I .oe_async_reset = "none";
defparam \SEG_OUT[57]~I .oe_power_up = "low";
defparam \SEG_OUT[57]~I .oe_register_mode = "none";
defparam \SEG_OUT[57]~I .oe_sync_reset = "none";
defparam \SEG_OUT[57]~I .operation_mode = "output";
defparam \SEG_OUT[57]~I .output_async_reset = "none";
defparam \SEG_OUT[57]~I .output_power_up = "low";
defparam \SEG_OUT[57]~I .output_register_mode = "none";
defparam \SEG_OUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[58]~I (
	.datain(\Selector38~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[58]));
// synopsys translate_off
defparam \SEG_OUT[58]~I .input_async_reset = "none";
defparam \SEG_OUT[58]~I .input_power_up = "low";
defparam \SEG_OUT[58]~I .input_register_mode = "none";
defparam \SEG_OUT[58]~I .input_sync_reset = "none";
defparam \SEG_OUT[58]~I .oe_async_reset = "none";
defparam \SEG_OUT[58]~I .oe_power_up = "low";
defparam \SEG_OUT[58]~I .oe_register_mode = "none";
defparam \SEG_OUT[58]~I .oe_sync_reset = "none";
defparam \SEG_OUT[58]~I .operation_mode = "output";
defparam \SEG_OUT[58]~I .output_async_reset = "none";
defparam \SEG_OUT[58]~I .output_power_up = "low";
defparam \SEG_OUT[58]~I .output_register_mode = "none";
defparam \SEG_OUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[59]~I (
	.datain(\Selector37~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[59]));
// synopsys translate_off
defparam \SEG_OUT[59]~I .input_async_reset = "none";
defparam \SEG_OUT[59]~I .input_power_up = "low";
defparam \SEG_OUT[59]~I .input_register_mode = "none";
defparam \SEG_OUT[59]~I .input_sync_reset = "none";
defparam \SEG_OUT[59]~I .oe_async_reset = "none";
defparam \SEG_OUT[59]~I .oe_power_up = "low";
defparam \SEG_OUT[59]~I .oe_register_mode = "none";
defparam \SEG_OUT[59]~I .oe_sync_reset = "none";
defparam \SEG_OUT[59]~I .operation_mode = "output";
defparam \SEG_OUT[59]~I .output_async_reset = "none";
defparam \SEG_OUT[59]~I .output_power_up = "low";
defparam \SEG_OUT[59]~I .output_register_mode = "none";
defparam \SEG_OUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[60]~I (
	.datain(\Selector36~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[60]));
// synopsys translate_off
defparam \SEG_OUT[60]~I .input_async_reset = "none";
defparam \SEG_OUT[60]~I .input_power_up = "low";
defparam \SEG_OUT[60]~I .input_register_mode = "none";
defparam \SEG_OUT[60]~I .input_sync_reset = "none";
defparam \SEG_OUT[60]~I .oe_async_reset = "none";
defparam \SEG_OUT[60]~I .oe_power_up = "low";
defparam \SEG_OUT[60]~I .oe_register_mode = "none";
defparam \SEG_OUT[60]~I .oe_sync_reset = "none";
defparam \SEG_OUT[60]~I .operation_mode = "output";
defparam \SEG_OUT[60]~I .output_async_reset = "none";
defparam \SEG_OUT[60]~I .output_power_up = "low";
defparam \SEG_OUT[60]~I .output_register_mode = "none";
defparam \SEG_OUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[61]~I (
	.datain(\Selector35~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[61]));
// synopsys translate_off
defparam \SEG_OUT[61]~I .input_async_reset = "none";
defparam \SEG_OUT[61]~I .input_power_up = "low";
defparam \SEG_OUT[61]~I .input_register_mode = "none";
defparam \SEG_OUT[61]~I .input_sync_reset = "none";
defparam \SEG_OUT[61]~I .oe_async_reset = "none";
defparam \SEG_OUT[61]~I .oe_power_up = "low";
defparam \SEG_OUT[61]~I .oe_register_mode = "none";
defparam \SEG_OUT[61]~I .oe_sync_reset = "none";
defparam \SEG_OUT[61]~I .operation_mode = "output";
defparam \SEG_OUT[61]~I .output_async_reset = "none";
defparam \SEG_OUT[61]~I .output_power_up = "low";
defparam \SEG_OUT[61]~I .output_register_mode = "none";
defparam \SEG_OUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[62]~I (
	.datain(\Selector34~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[62]));
// synopsys translate_off
defparam \SEG_OUT[62]~I .input_async_reset = "none";
defparam \SEG_OUT[62]~I .input_power_up = "low";
defparam \SEG_OUT[62]~I .input_register_mode = "none";
defparam \SEG_OUT[62]~I .input_sync_reset = "none";
defparam \SEG_OUT[62]~I .oe_async_reset = "none";
defparam \SEG_OUT[62]~I .oe_power_up = "low";
defparam \SEG_OUT[62]~I .oe_register_mode = "none";
defparam \SEG_OUT[62]~I .oe_sync_reset = "none";
defparam \SEG_OUT[62]~I .operation_mode = "output";
defparam \SEG_OUT[62]~I .output_async_reset = "none";
defparam \SEG_OUT[62]~I .output_power_up = "low";
defparam \SEG_OUT[62]~I .output_register_mode = "none";
defparam \SEG_OUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[63]~I (
	.datain(\Selector33~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[63]));
// synopsys translate_off
defparam \SEG_OUT[63]~I .input_async_reset = "none";
defparam \SEG_OUT[63]~I .input_power_up = "low";
defparam \SEG_OUT[63]~I .input_register_mode = "none";
defparam \SEG_OUT[63]~I .input_sync_reset = "none";
defparam \SEG_OUT[63]~I .oe_async_reset = "none";
defparam \SEG_OUT[63]~I .oe_power_up = "low";
defparam \SEG_OUT[63]~I .oe_register_mode = "none";
defparam \SEG_OUT[63]~I .oe_sync_reset = "none";
defparam \SEG_OUT[63]~I .operation_mode = "output";
defparam \SEG_OUT[63]~I .output_async_reset = "none";
defparam \SEG_OUT[63]~I .output_power_up = "low";
defparam \SEG_OUT[63]~I .output_register_mode = "none";
defparam \SEG_OUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[0]~I (
	.datain(r_controller[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[0]));
// synopsys translate_off
defparam \SEG_SEL[0]~I .input_async_reset = "none";
defparam \SEG_SEL[0]~I .input_power_up = "low";
defparam \SEG_SEL[0]~I .input_register_mode = "none";
defparam \SEG_SEL[0]~I .input_sync_reset = "none";
defparam \SEG_SEL[0]~I .oe_async_reset = "none";
defparam \SEG_SEL[0]~I .oe_power_up = "low";
defparam \SEG_SEL[0]~I .oe_register_mode = "none";
defparam \SEG_SEL[0]~I .oe_sync_reset = "none";
defparam \SEG_SEL[0]~I .operation_mode = "output";
defparam \SEG_SEL[0]~I .output_async_reset = "none";
defparam \SEG_SEL[0]~I .output_power_up = "low";
defparam \SEG_SEL[0]~I .output_register_mode = "none";
defparam \SEG_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[1]~I (
	.datain(r_controller[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[1]));
// synopsys translate_off
defparam \SEG_SEL[1]~I .input_async_reset = "none";
defparam \SEG_SEL[1]~I .input_power_up = "low";
defparam \SEG_SEL[1]~I .input_register_mode = "none";
defparam \SEG_SEL[1]~I .input_sync_reset = "none";
defparam \SEG_SEL[1]~I .oe_async_reset = "none";
defparam \SEG_SEL[1]~I .oe_power_up = "low";
defparam \SEG_SEL[1]~I .oe_register_mode = "none";
defparam \SEG_SEL[1]~I .oe_sync_reset = "none";
defparam \SEG_SEL[1]~I .operation_mode = "output";
defparam \SEG_SEL[1]~I .output_async_reset = "none";
defparam \SEG_SEL[1]~I .output_power_up = "low";
defparam \SEG_SEL[1]~I .output_register_mode = "none";
defparam \SEG_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[2]~I (
	.datain(r_controller[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[2]));
// synopsys translate_off
defparam \SEG_SEL[2]~I .input_async_reset = "none";
defparam \SEG_SEL[2]~I .input_power_up = "low";
defparam \SEG_SEL[2]~I .input_register_mode = "none";
defparam \SEG_SEL[2]~I .input_sync_reset = "none";
defparam \SEG_SEL[2]~I .oe_async_reset = "none";
defparam \SEG_SEL[2]~I .oe_power_up = "low";
defparam \SEG_SEL[2]~I .oe_register_mode = "none";
defparam \SEG_SEL[2]~I .oe_sync_reset = "none";
defparam \SEG_SEL[2]~I .operation_mode = "output";
defparam \SEG_SEL[2]~I .output_async_reset = "none";
defparam \SEG_SEL[2]~I .output_power_up = "low";
defparam \SEG_SEL[2]~I .output_register_mode = "none";
defparam \SEG_SEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[3]~I (
	.datain(r_controller[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[3]));
// synopsys translate_off
defparam \SEG_SEL[3]~I .input_async_reset = "none";
defparam \SEG_SEL[3]~I .input_power_up = "low";
defparam \SEG_SEL[3]~I .input_register_mode = "none";
defparam \SEG_SEL[3]~I .input_sync_reset = "none";
defparam \SEG_SEL[3]~I .oe_async_reset = "none";
defparam \SEG_SEL[3]~I .oe_power_up = "low";
defparam \SEG_SEL[3]~I .oe_register_mode = "none";
defparam \SEG_SEL[3]~I .oe_sync_reset = "none";
defparam \SEG_SEL[3]~I .operation_mode = "output";
defparam \SEG_SEL[3]~I .output_async_reset = "none";
defparam \SEG_SEL[3]~I .output_power_up = "low";
defparam \SEG_SEL[3]~I .output_register_mode = "none";
defparam \SEG_SEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[4]~I (
	.datain(r_controller[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[4]));
// synopsys translate_off
defparam \SEG_SEL[4]~I .input_async_reset = "none";
defparam \SEG_SEL[4]~I .input_power_up = "low";
defparam \SEG_SEL[4]~I .input_register_mode = "none";
defparam \SEG_SEL[4]~I .input_sync_reset = "none";
defparam \SEG_SEL[4]~I .oe_async_reset = "none";
defparam \SEG_SEL[4]~I .oe_power_up = "low";
defparam \SEG_SEL[4]~I .oe_register_mode = "none";
defparam \SEG_SEL[4]~I .oe_sync_reset = "none";
defparam \SEG_SEL[4]~I .operation_mode = "output";
defparam \SEG_SEL[4]~I .output_async_reset = "none";
defparam \SEG_SEL[4]~I .output_power_up = "low";
defparam \SEG_SEL[4]~I .output_register_mode = "none";
defparam \SEG_SEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[5]~I (
	.datain(r_controller[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[5]));
// synopsys translate_off
defparam \SEG_SEL[5]~I .input_async_reset = "none";
defparam \SEG_SEL[5]~I .input_power_up = "low";
defparam \SEG_SEL[5]~I .input_register_mode = "none";
defparam \SEG_SEL[5]~I .input_sync_reset = "none";
defparam \SEG_SEL[5]~I .oe_async_reset = "none";
defparam \SEG_SEL[5]~I .oe_power_up = "low";
defparam \SEG_SEL[5]~I .oe_register_mode = "none";
defparam \SEG_SEL[5]~I .oe_sync_reset = "none";
defparam \SEG_SEL[5]~I .operation_mode = "output";
defparam \SEG_SEL[5]~I .output_async_reset = "none";
defparam \SEG_SEL[5]~I .output_power_up = "low";
defparam \SEG_SEL[5]~I .output_register_mode = "none";
defparam \SEG_SEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[6]~I (
	.datain(r_controller[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[6]));
// synopsys translate_off
defparam \SEG_SEL[6]~I .input_async_reset = "none";
defparam \SEG_SEL[6]~I .input_power_up = "low";
defparam \SEG_SEL[6]~I .input_register_mode = "none";
defparam \SEG_SEL[6]~I .input_sync_reset = "none";
defparam \SEG_SEL[6]~I .oe_async_reset = "none";
defparam \SEG_SEL[6]~I .oe_power_up = "low";
defparam \SEG_SEL[6]~I .oe_register_mode = "none";
defparam \SEG_SEL[6]~I .oe_sync_reset = "none";
defparam \SEG_SEL[6]~I .operation_mode = "output";
defparam \SEG_SEL[6]~I .output_async_reset = "none";
defparam \SEG_SEL[6]~I .output_power_up = "low";
defparam \SEG_SEL[6]~I .output_register_mode = "none";
defparam \SEG_SEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[7]~I (
	.datain(r_controller[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[7]));
// synopsys translate_off
defparam \SEG_SEL[7]~I .input_async_reset = "none";
defparam \SEG_SEL[7]~I .input_power_up = "low";
defparam \SEG_SEL[7]~I .input_register_mode = "none";
defparam \SEG_SEL[7]~I .input_sync_reset = "none";
defparam \SEG_SEL[7]~I .oe_async_reset = "none";
defparam \SEG_SEL[7]~I .oe_power_up = "low";
defparam \SEG_SEL[7]~I .oe_register_mode = "none";
defparam \SEG_SEL[7]~I .oe_sync_reset = "none";
defparam \SEG_SEL[7]~I .operation_mode = "output";
defparam \SEG_SEL[7]~I .output_async_reset = "none";
defparam \SEG_SEL[7]~I .output_power_up = "low";
defparam \SEG_SEL[7]~I .output_register_mode = "none";
defparam \SEG_SEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
