
Ai_Wheel_Chair_0C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000710c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  080072f0  080072f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800738c  0800738c  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800738c  0800738c  0001738c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007394  08007394  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007394  08007394  00017394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007398  08007398  00017398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800739c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000059bc  200000a4  08007440  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005a60  08007440  00025a60  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011897  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030da  00000000  00000000  00031964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00034a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  00035c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a59  00000000  00000000  00036ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ade  00000000  00000000  00058701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000beacf  00000000  00000000  0006d1df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012bcae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052fc  00000000  00000000  0012bd00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000a4 	.word	0x200000a4
 8000200:	00000000 	.word	0x00000000
 8000204:	080072d8 	.word	0x080072d8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000a8 	.word	0x200000a8
 8000220:	080072d8 	.word	0x080072d8

08000224 <__aeabi_drsub>:
 8000224:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__adddf3>
 800022a:	bf00      	nop

0800022c <__aeabi_dsub>:
 800022c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000230 <__adddf3>:
 8000230:	b530      	push	{r4, r5, lr}
 8000232:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000236:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023a:	ea94 0f05 	teq	r4, r5
 800023e:	bf08      	it	eq
 8000240:	ea90 0f02 	teqeq	r0, r2
 8000244:	bf1f      	itttt	ne
 8000246:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000252:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000256:	f000 80e2 	beq.w	800041e <__adddf3+0x1ee>
 800025a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000262:	bfb8      	it	lt
 8000264:	426d      	neglt	r5, r5
 8000266:	dd0c      	ble.n	8000282 <__adddf3+0x52>
 8000268:	442c      	add	r4, r5
 800026a:	ea80 0202 	eor.w	r2, r0, r2
 800026e:	ea81 0303 	eor.w	r3, r1, r3
 8000272:	ea82 0000 	eor.w	r0, r2, r0
 8000276:	ea83 0101 	eor.w	r1, r3, r1
 800027a:	ea80 0202 	eor.w	r2, r0, r2
 800027e:	ea81 0303 	eor.w	r3, r1, r3
 8000282:	2d36      	cmp	r5, #54	; 0x36
 8000284:	bf88      	it	hi
 8000286:	bd30      	pophi	{r4, r5, pc}
 8000288:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800028c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000290:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000294:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x70>
 800029a:	4240      	negs	r0, r0
 800029c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x84>
 80002ae:	4252      	negs	r2, r2
 80002b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b4:	ea94 0f05 	teq	r4, r5
 80002b8:	f000 80a7 	beq.w	800040a <__adddf3+0x1da>
 80002bc:	f1a4 0401 	sub.w	r4, r4, #1
 80002c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c4:	db0d      	blt.n	80002e2 <__adddf3+0xb2>
 80002c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ca:	fa22 f205 	lsr.w	r2, r2, r5
 80002ce:	1880      	adds	r0, r0, r2
 80002d0:	f141 0100 	adc.w	r1, r1, #0
 80002d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d8:	1880      	adds	r0, r0, r2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	4159      	adcs	r1, r3
 80002e0:	e00e      	b.n	8000300 <__adddf3+0xd0>
 80002e2:	f1a5 0520 	sub.w	r5, r5, #32
 80002e6:	f10e 0e20 	add.w	lr, lr, #32
 80002ea:	2a01      	cmp	r2, #1
 80002ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f0:	bf28      	it	cs
 80002f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	18c0      	adds	r0, r0, r3
 80002fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000304:	d507      	bpl.n	8000316 <__adddf3+0xe6>
 8000306:	f04f 0e00 	mov.w	lr, #0
 800030a:	f1dc 0c00 	rsbs	ip, ip, #0
 800030e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000312:	eb6e 0101 	sbc.w	r1, lr, r1
 8000316:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031a:	d31b      	bcc.n	8000354 <__adddf3+0x124>
 800031c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000320:	d30c      	bcc.n	800033c <__adddf3+0x10c>
 8000322:	0849      	lsrs	r1, r1, #1
 8000324:	ea5f 0030 	movs.w	r0, r0, rrx
 8000328:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800032c:	f104 0401 	add.w	r4, r4, #1
 8000330:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000334:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000338:	f080 809a 	bcs.w	8000470 <__adddf3+0x240>
 800033c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000340:	bf08      	it	eq
 8000342:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000346:	f150 0000 	adcs.w	r0, r0, #0
 800034a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034e:	ea41 0105 	orr.w	r1, r1, r5
 8000352:	bd30      	pop	{r4, r5, pc}
 8000354:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000358:	4140      	adcs	r0, r0
 800035a:	eb41 0101 	adc.w	r1, r1, r1
 800035e:	3c01      	subs	r4, #1
 8000360:	bf28      	it	cs
 8000362:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000366:	d2e9      	bcs.n	800033c <__adddf3+0x10c>
 8000368:	f091 0f00 	teq	r1, #0
 800036c:	bf04      	itt	eq
 800036e:	4601      	moveq	r1, r0
 8000370:	2000      	moveq	r0, #0
 8000372:	fab1 f381 	clz	r3, r1
 8000376:	bf08      	it	eq
 8000378:	3320      	addeq	r3, #32
 800037a:	f1a3 030b 	sub.w	r3, r3, #11
 800037e:	f1b3 0220 	subs.w	r2, r3, #32
 8000382:	da0c      	bge.n	800039e <__adddf3+0x16e>
 8000384:	320c      	adds	r2, #12
 8000386:	dd08      	ble.n	800039a <__adddf3+0x16a>
 8000388:	f102 0c14 	add.w	ip, r2, #20
 800038c:	f1c2 020c 	rsb	r2, r2, #12
 8000390:	fa01 f00c 	lsl.w	r0, r1, ip
 8000394:	fa21 f102 	lsr.w	r1, r1, r2
 8000398:	e00c      	b.n	80003b4 <__adddf3+0x184>
 800039a:	f102 0214 	add.w	r2, r2, #20
 800039e:	bfd8      	it	le
 80003a0:	f1c2 0c20 	rsble	ip, r2, #32
 80003a4:	fa01 f102 	lsl.w	r1, r1, r2
 80003a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ac:	bfdc      	itt	le
 80003ae:	ea41 010c 	orrle.w	r1, r1, ip
 80003b2:	4090      	lslle	r0, r2
 80003b4:	1ae4      	subs	r4, r4, r3
 80003b6:	bfa2      	ittt	ge
 80003b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003bc:	4329      	orrge	r1, r5
 80003be:	bd30      	popge	{r4, r5, pc}
 80003c0:	ea6f 0404 	mvn.w	r4, r4
 80003c4:	3c1f      	subs	r4, #31
 80003c6:	da1c      	bge.n	8000402 <__adddf3+0x1d2>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc0e      	bgt.n	80003ea <__adddf3+0x1ba>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0220 	rsb	r2, r4, #32
 80003d4:	fa20 f004 	lsr.w	r0, r0, r4
 80003d8:	fa01 f302 	lsl.w	r3, r1, r2
 80003dc:	ea40 0003 	orr.w	r0, r0, r3
 80003e0:	fa21 f304 	lsr.w	r3, r1, r4
 80003e4:	ea45 0103 	orr.w	r1, r5, r3
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f1c4 040c 	rsb	r4, r4, #12
 80003ee:	f1c4 0220 	rsb	r2, r4, #32
 80003f2:	fa20 f002 	lsr.w	r0, r0, r2
 80003f6:	fa01 f304 	lsl.w	r3, r1, r4
 80003fa:	ea40 0003 	orr.w	r0, r0, r3
 80003fe:	4629      	mov	r1, r5
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	fa21 f004 	lsr.w	r0, r1, r4
 8000406:	4629      	mov	r1, r5
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	f094 0f00 	teq	r4, #0
 800040e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000412:	bf06      	itte	eq
 8000414:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000418:	3401      	addeq	r4, #1
 800041a:	3d01      	subne	r5, #1
 800041c:	e74e      	b.n	80002bc <__adddf3+0x8c>
 800041e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000422:	bf18      	it	ne
 8000424:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000428:	d029      	beq.n	800047e <__adddf3+0x24e>
 800042a:	ea94 0f05 	teq	r4, r5
 800042e:	bf08      	it	eq
 8000430:	ea90 0f02 	teqeq	r0, r2
 8000434:	d005      	beq.n	8000442 <__adddf3+0x212>
 8000436:	ea54 0c00 	orrs.w	ip, r4, r0
 800043a:	bf04      	itt	eq
 800043c:	4619      	moveq	r1, r3
 800043e:	4610      	moveq	r0, r2
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea91 0f03 	teq	r1, r3
 8000446:	bf1e      	ittt	ne
 8000448:	2100      	movne	r1, #0
 800044a:	2000      	movne	r0, #0
 800044c:	bd30      	popne	{r4, r5, pc}
 800044e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000452:	d105      	bne.n	8000460 <__adddf3+0x230>
 8000454:	0040      	lsls	r0, r0, #1
 8000456:	4149      	adcs	r1, r1
 8000458:	bf28      	it	cs
 800045a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000464:	bf3c      	itt	cc
 8000466:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046a:	bd30      	popcc	{r4, r5, pc}
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000478:	f04f 0000 	mov.w	r0, #0
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000482:	bf1a      	itte	ne
 8000484:	4619      	movne	r1, r3
 8000486:	4610      	movne	r0, r2
 8000488:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800048c:	bf1c      	itt	ne
 800048e:	460b      	movne	r3, r1
 8000490:	4602      	movne	r2, r0
 8000492:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000496:	bf06      	itte	eq
 8000498:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800049c:	ea91 0f03 	teqeq	r1, r3
 80004a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	bf00      	nop

080004a8 <__aeabi_ui2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004bc:	f04f 0500 	mov.w	r5, #0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e750      	b.n	8000368 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_i2d>:
 80004c8:	f090 0f00 	teq	r0, #0
 80004cc:	bf04      	itt	eq
 80004ce:	2100      	moveq	r1, #0
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e0:	bf48      	it	mi
 80004e2:	4240      	negmi	r0, r0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e73e      	b.n	8000368 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_f2d>:
 80004ec:	0042      	lsls	r2, r0, #1
 80004ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fa:	bf1f      	itttt	ne
 80004fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000500:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000504:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000508:	4770      	bxne	lr
 800050a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050e:	bf08      	it	eq
 8000510:	4770      	bxeq	lr
 8000512:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000516:	bf04      	itt	eq
 8000518:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800052c:	e71c      	b.n	8000368 <__adddf3+0x138>
 800052e:	bf00      	nop

08000530 <__aeabi_ul2d>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	f04f 0500 	mov.w	r5, #0
 800053e:	e00a      	b.n	8000556 <__aeabi_l2d+0x16>

08000540 <__aeabi_l2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054e:	d502      	bpl.n	8000556 <__aeabi_l2d+0x16>
 8000550:	4240      	negs	r0, r0
 8000552:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000556:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000562:	f43f aed8 	beq.w	8000316 <__adddf3+0xe6>
 8000566:	f04f 0203 	mov.w	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000576:	bf18      	it	ne
 8000578:	3203      	addne	r2, #3
 800057a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057e:	f1c2 0320 	rsb	r3, r2, #32
 8000582:	fa00 fc03 	lsl.w	ip, r0, r3
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 fe03 	lsl.w	lr, r1, r3
 800058e:	ea40 000e 	orr.w	r0, r0, lr
 8000592:	fa21 f102 	lsr.w	r1, r1, r2
 8000596:	4414      	add	r4, r2
 8000598:	e6bd      	b.n	8000316 <__adddf3+0xe6>
 800059a:	bf00      	nop

0800059c <__aeabi_dmul>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005aa:	bf1d      	ittte	ne
 80005ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b0:	ea94 0f0c 	teqne	r4, ip
 80005b4:	ea95 0f0c 	teqne	r5, ip
 80005b8:	f000 f8de 	bleq	8000778 <__aeabi_dmul+0x1dc>
 80005bc:	442c      	add	r4, r5
 80005be:	ea81 0603 	eor.w	r6, r1, r3
 80005c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ce:	bf18      	it	ne
 80005d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005dc:	d038      	beq.n	8000650 <__aeabi_dmul+0xb4>
 80005de:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e2:	f04f 0500 	mov.w	r5, #0
 80005e6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ee:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f2:	f04f 0600 	mov.w	r6, #0
 80005f6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fa:	f09c 0f00 	teq	ip, #0
 80005fe:	bf18      	it	ne
 8000600:	f04e 0e01 	orrne.w	lr, lr, #1
 8000604:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000608:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800060c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000610:	d204      	bcs.n	800061c <__aeabi_dmul+0x80>
 8000612:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000616:	416d      	adcs	r5, r5
 8000618:	eb46 0606 	adc.w	r6, r6, r6
 800061c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000620:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000624:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000628:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800062c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000630:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000634:	bf88      	it	hi
 8000636:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063a:	d81e      	bhi.n	800067a <__aeabi_dmul+0xde>
 800063c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000654:	ea46 0101 	orr.w	r1, r6, r1
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	ea81 0103 	eor.w	r1, r1, r3
 8000660:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000664:	bfc2      	ittt	gt
 8000666:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066e:	bd70      	popgt	{r4, r5, r6, pc}
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f04f 0e00 	mov.w	lr, #0
 8000678:	3c01      	subs	r4, #1
 800067a:	f300 80ab 	bgt.w	80007d4 <__aeabi_dmul+0x238>
 800067e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000682:	bfde      	ittt	le
 8000684:	2000      	movle	r0, #0
 8000686:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068a:	bd70      	pople	{r4, r5, r6, pc}
 800068c:	f1c4 0400 	rsb	r4, r4, #0
 8000690:	3c20      	subs	r4, #32
 8000692:	da35      	bge.n	8000700 <__aeabi_dmul+0x164>
 8000694:	340c      	adds	r4, #12
 8000696:	dc1b      	bgt.n	80006d0 <__aeabi_dmul+0x134>
 8000698:	f104 0414 	add.w	r4, r4, #20
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f305 	lsl.w	r3, r0, r5
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	fa21 f604 	lsr.w	r6, r1, r4
 80006c0:	eb42 0106 	adc.w	r1, r2, r6
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 040c 	rsb	r4, r4, #12
 80006d4:	f1c4 0520 	rsb	r5, r4, #32
 80006d8:	fa00 f304 	lsl.w	r3, r0, r4
 80006dc:	fa20 f005 	lsr.w	r0, r0, r5
 80006e0:	fa01 f204 	lsl.w	r2, r1, r4
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f0:	f141 0100 	adc.w	r1, r1, #0
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f205 	lsl.w	r2, r0, r5
 8000708:	ea4e 0e02 	orr.w	lr, lr, r2
 800070c:	fa20 f304 	lsr.w	r3, r0, r4
 8000710:	fa01 f205 	lsl.w	r2, r1, r5
 8000714:	ea43 0302 	orr.w	r3, r3, r2
 8000718:	fa21 f004 	lsr.w	r0, r1, r4
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	fa21 f204 	lsr.w	r2, r1, r4
 8000724:	ea20 0002 	bic.w	r0, r0, r2
 8000728:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800072c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000730:	bf08      	it	eq
 8000732:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000736:	bd70      	pop	{r4, r5, r6, pc}
 8000738:	f094 0f00 	teq	r4, #0
 800073c:	d10f      	bne.n	800075e <__aeabi_dmul+0x1c2>
 800073e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000742:	0040      	lsls	r0, r0, #1
 8000744:	eb41 0101 	adc.w	r1, r1, r1
 8000748:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800074c:	bf08      	it	eq
 800074e:	3c01      	subeq	r4, #1
 8000750:	d0f7      	beq.n	8000742 <__aeabi_dmul+0x1a6>
 8000752:	ea41 0106 	orr.w	r1, r1, r6
 8000756:	f095 0f00 	teq	r5, #0
 800075a:	bf18      	it	ne
 800075c:	4770      	bxne	lr
 800075e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	eb43 0303 	adc.w	r3, r3, r3
 8000768:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800076c:	bf08      	it	eq
 800076e:	3d01      	subeq	r5, #1
 8000770:	d0f7      	beq.n	8000762 <__aeabi_dmul+0x1c6>
 8000772:	ea43 0306 	orr.w	r3, r3, r6
 8000776:	4770      	bx	lr
 8000778:	ea94 0f0c 	teq	r4, ip
 800077c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000780:	bf18      	it	ne
 8000782:	ea95 0f0c 	teqne	r5, ip
 8000786:	d00c      	beq.n	80007a2 <__aeabi_dmul+0x206>
 8000788:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078c:	bf18      	it	ne
 800078e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000792:	d1d1      	bne.n	8000738 <__aeabi_dmul+0x19c>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a6:	bf06      	itte	eq
 80007a8:	4610      	moveq	r0, r2
 80007aa:	4619      	moveq	r1, r3
 80007ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b0:	d019      	beq.n	80007e6 <__aeabi_dmul+0x24a>
 80007b2:	ea94 0f0c 	teq	r4, ip
 80007b6:	d102      	bne.n	80007be <__aeabi_dmul+0x222>
 80007b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007bc:	d113      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007be:	ea95 0f0c 	teq	r5, ip
 80007c2:	d105      	bne.n	80007d0 <__aeabi_dmul+0x234>
 80007c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c8:	bf1c      	itt	ne
 80007ca:	4610      	movne	r0, r2
 80007cc:	4619      	movne	r1, r3
 80007ce:	d10a      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ee:	bd70      	pop	{r4, r5, r6, pc}

080007f0 <__aeabi_ddiv>:
 80007f0:	b570      	push	{r4, r5, r6, lr}
 80007f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fe:	bf1d      	ittte	ne
 8000800:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000804:	ea94 0f0c 	teqne	r4, ip
 8000808:	ea95 0f0c 	teqne	r5, ip
 800080c:	f000 f8a7 	bleq	800095e <__aeabi_ddiv+0x16e>
 8000810:	eba4 0405 	sub.w	r4, r4, r5
 8000814:	ea81 0e03 	eor.w	lr, r1, r3
 8000818:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800081c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000820:	f000 8088 	beq.w	8000934 <__aeabi_ddiv+0x144>
 8000824:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000828:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800082c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000830:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000834:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000838:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800083c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000840:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000844:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000848:	429d      	cmp	r5, r3
 800084a:	bf08      	it	eq
 800084c:	4296      	cmpeq	r6, r2
 800084e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000852:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000856:	d202      	bcs.n	800085e <__aeabi_ddiv+0x6e>
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	1ab6      	subs	r6, r6, r2
 8000860:	eb65 0503 	sbc.w	r5, r5, r3
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 000c 	orrcs.w	r0, r0, ip
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008cc:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d0:	d018      	beq.n	8000904 <__aeabi_ddiv+0x114>
 80008d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008da:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ee:	d1c0      	bne.n	8000872 <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	d10b      	bne.n	800090e <__aeabi_ddiv+0x11e>
 80008f6:	ea41 0100 	orr.w	r1, r1, r0
 80008fa:	f04f 0000 	mov.w	r0, #0
 80008fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000902:	e7b6      	b.n	8000872 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	bf04      	itt	eq
 800090a:	4301      	orreq	r1, r0
 800090c:	2000      	moveq	r0, #0
 800090e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000912:	bf88      	it	hi
 8000914:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000918:	f63f aeaf 	bhi.w	800067a <__aeabi_dmul+0xde>
 800091c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000920:	bf04      	itt	eq
 8000922:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000926:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092a:	f150 0000 	adcs.w	r0, r0, #0
 800092e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000938:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800093c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000940:	bfc2      	ittt	gt
 8000942:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000946:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094a:	bd70      	popgt	{r4, r5, r6, pc}
 800094c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000950:	f04f 0e00 	mov.w	lr, #0
 8000954:	3c01      	subs	r4, #1
 8000956:	e690      	b.n	800067a <__aeabi_dmul+0xde>
 8000958:	ea45 0e06 	orr.w	lr, r5, r6
 800095c:	e68d      	b.n	800067a <__aeabi_dmul+0xde>
 800095e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000962:	ea94 0f0c 	teq	r4, ip
 8000966:	bf08      	it	eq
 8000968:	ea95 0f0c 	teqeq	r5, ip
 800096c:	f43f af3b 	beq.w	80007e6 <__aeabi_dmul+0x24a>
 8000970:	ea94 0f0c 	teq	r4, ip
 8000974:	d10a      	bne.n	800098c <__aeabi_ddiv+0x19c>
 8000976:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097a:	f47f af34 	bne.w	80007e6 <__aeabi_dmul+0x24a>
 800097e:	ea95 0f0c 	teq	r5, ip
 8000982:	f47f af25 	bne.w	80007d0 <__aeabi_dmul+0x234>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e72c      	b.n	80007e6 <__aeabi_dmul+0x24a>
 800098c:	ea95 0f0c 	teq	r5, ip
 8000990:	d106      	bne.n	80009a0 <__aeabi_ddiv+0x1b0>
 8000992:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000996:	f43f aefd 	beq.w	8000794 <__aeabi_dmul+0x1f8>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e722      	b.n	80007e6 <__aeabi_dmul+0x24a>
 80009a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a4:	bf18      	it	ne
 80009a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009aa:	f47f aec5 	bne.w	8000738 <__aeabi_dmul+0x19c>
 80009ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b2:	f47f af0d 	bne.w	80007d0 <__aeabi_dmul+0x234>
 80009b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ba:	f47f aeeb 	bne.w	8000794 <__aeabi_dmul+0x1f8>
 80009be:	e712      	b.n	80007e6 <__aeabi_dmul+0x24a>

080009c0 <__aeabi_d2f>:
 80009c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c8:	bf24      	itt	cs
 80009ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009d2:	d90d      	bls.n	80009f0 <__aeabi_d2f+0x30>
 80009d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e8:	bf08      	it	eq
 80009ea:	f020 0001 	biceq.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f4:	d121      	bne.n	8000a3a <__aeabi_d2f+0x7a>
 80009f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009fa:	bfbc      	itt	lt
 80009fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	4770      	bxlt	lr
 8000a02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a0a:	f1c2 0218 	rsb	r2, r2, #24
 8000a0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a16:	fa20 f002 	lsr.w	r0, r0, r2
 8000a1a:	bf18      	it	ne
 8000a1c:	f040 0001 	orrne.w	r0, r0, #1
 8000a20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a2c:	ea40 000c 	orr.w	r0, r0, ip
 8000a30:	fa23 f302 	lsr.w	r3, r3, r2
 8000a34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a38:	e7cc      	b.n	80009d4 <__aeabi_d2f+0x14>
 8000a3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3e:	d107      	bne.n	8000a50 <__aeabi_d2f+0x90>
 8000a40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a44:	bf1e      	ittt	ne
 8000a46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4e:	4770      	bxne	lr
 8000a50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_frsub>:
 8000a60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a64:	e002      	b.n	8000a6c <__addsf3>
 8000a66:	bf00      	nop

08000a68 <__aeabi_fsub>:
 8000a68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a6c <__addsf3>:
 8000a6c:	0042      	lsls	r2, r0, #1
 8000a6e:	bf1f      	itttt	ne
 8000a70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a74:	ea92 0f03 	teqne	r2, r3
 8000a78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a80:	d06a      	beq.n	8000b58 <__addsf3+0xec>
 8000a82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a8a:	bfc1      	itttt	gt
 8000a8c:	18d2      	addgt	r2, r2, r3
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	4048      	eorgt	r0, r1
 8000a92:	4041      	eorgt	r1, r0
 8000a94:	bfb8      	it	lt
 8000a96:	425b      	neglt	r3, r3
 8000a98:	2b19      	cmp	r3, #25
 8000a9a:	bf88      	it	hi
 8000a9c:	4770      	bxhi	lr
 8000a9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aa2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aaa:	bf18      	it	ne
 8000aac:	4240      	negne	r0, r0
 8000aae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ab2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aba:	bf18      	it	ne
 8000abc:	4249      	negne	r1, r1
 8000abe:	ea92 0f03 	teq	r2, r3
 8000ac2:	d03f      	beq.n	8000b44 <__addsf3+0xd8>
 8000ac4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac8:	fa41 fc03 	asr.w	ip, r1, r3
 8000acc:	eb10 000c 	adds.w	r0, r0, ip
 8000ad0:	f1c3 0320 	rsb	r3, r3, #32
 8000ad4:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000adc:	d502      	bpl.n	8000ae4 <__addsf3+0x78>
 8000ade:	4249      	negs	r1, r1
 8000ae0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae8:	d313      	bcc.n	8000b12 <__addsf3+0xa6>
 8000aea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aee:	d306      	bcc.n	8000afe <__addsf3+0x92>
 8000af0:	0840      	lsrs	r0, r0, #1
 8000af2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af6:	f102 0201 	add.w	r2, r2, #1
 8000afa:	2afe      	cmp	r2, #254	; 0xfe
 8000afc:	d251      	bcs.n	8000ba2 <__addsf3+0x136>
 8000afe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b06:	bf08      	it	eq
 8000b08:	f020 0001 	biceq.w	r0, r0, #1
 8000b0c:	ea40 0003 	orr.w	r0, r0, r3
 8000b10:	4770      	bx	lr
 8000b12:	0049      	lsls	r1, r1, #1
 8000b14:	eb40 0000 	adc.w	r0, r0, r0
 8000b18:	3a01      	subs	r2, #1
 8000b1a:	bf28      	it	cs
 8000b1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b20:	d2ed      	bcs.n	8000afe <__addsf3+0x92>
 8000b22:	fab0 fc80 	clz	ip, r0
 8000b26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b32:	bfaa      	itet	ge
 8000b34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b38:	4252      	neglt	r2, r2
 8000b3a:	4318      	orrge	r0, r3
 8000b3c:	bfbc      	itt	lt
 8000b3e:	40d0      	lsrlt	r0, r2
 8000b40:	4318      	orrlt	r0, r3
 8000b42:	4770      	bx	lr
 8000b44:	f092 0f00 	teq	r2, #0
 8000b48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b4c:	bf06      	itte	eq
 8000b4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b52:	3201      	addeq	r2, #1
 8000b54:	3b01      	subne	r3, #1
 8000b56:	e7b5      	b.n	8000ac4 <__addsf3+0x58>
 8000b58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b66:	d021      	beq.n	8000bac <__addsf3+0x140>
 8000b68:	ea92 0f03 	teq	r2, r3
 8000b6c:	d004      	beq.n	8000b78 <__addsf3+0x10c>
 8000b6e:	f092 0f00 	teq	r2, #0
 8000b72:	bf08      	it	eq
 8000b74:	4608      	moveq	r0, r1
 8000b76:	4770      	bx	lr
 8000b78:	ea90 0f01 	teq	r0, r1
 8000b7c:	bf1c      	itt	ne
 8000b7e:	2000      	movne	r0, #0
 8000b80:	4770      	bxne	lr
 8000b82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b86:	d104      	bne.n	8000b92 <__addsf3+0x126>
 8000b88:	0040      	lsls	r0, r0, #1
 8000b8a:	bf28      	it	cs
 8000b8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b90:	4770      	bx	lr
 8000b92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b96:	bf3c      	itt	cc
 8000b98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bxcc	lr
 8000b9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000baa:	4770      	bx	lr
 8000bac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb0:	bf16      	itet	ne
 8000bb2:	4608      	movne	r0, r1
 8000bb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb8:	4601      	movne	r1, r0
 8000bba:	0242      	lsls	r2, r0, #9
 8000bbc:	bf06      	itte	eq
 8000bbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bc2:	ea90 0f01 	teqeq	r0, r1
 8000bc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_ui2f>:
 8000bcc:	f04f 0300 	mov.w	r3, #0
 8000bd0:	e004      	b.n	8000bdc <__aeabi_i2f+0x8>
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_i2f>:
 8000bd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd8:	bf48      	it	mi
 8000bda:	4240      	negmi	r0, r0
 8000bdc:	ea5f 0c00 	movs.w	ip, r0
 8000be0:	bf08      	it	eq
 8000be2:	4770      	bxeq	lr
 8000be4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be8:	4601      	mov	r1, r0
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	e01c      	b.n	8000c2a <__aeabi_l2f+0x2a>

08000bf0 <__aeabi_ul2f>:
 8000bf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf4:	bf08      	it	eq
 8000bf6:	4770      	bxeq	lr
 8000bf8:	f04f 0300 	mov.w	r3, #0
 8000bfc:	e00a      	b.n	8000c14 <__aeabi_l2f+0x14>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_l2f>:
 8000c00:	ea50 0201 	orrs.w	r2, r0, r1
 8000c04:	bf08      	it	eq
 8000c06:	4770      	bxeq	lr
 8000c08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__aeabi_l2f+0x14>
 8000c0e:	4240      	negs	r0, r0
 8000c10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c14:	ea5f 0c01 	movs.w	ip, r1
 8000c18:	bf02      	ittt	eq
 8000c1a:	4684      	moveq	ip, r0
 8000c1c:	4601      	moveq	r1, r0
 8000c1e:	2000      	moveq	r0, #0
 8000c20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c24:	bf08      	it	eq
 8000c26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2e:	fabc f28c 	clz	r2, ip
 8000c32:	3a08      	subs	r2, #8
 8000c34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c38:	db10      	blt.n	8000c5c <__aeabi_l2f+0x5c>
 8000c3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3e:	4463      	add	r3, ip
 8000c40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c44:	f1c2 0220 	rsb	r2, r2, #32
 8000c48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c50:	eb43 0002 	adc.w	r0, r3, r2
 8000c54:	bf08      	it	eq
 8000c56:	f020 0001 	biceq.w	r0, r0, #1
 8000c5a:	4770      	bx	lr
 8000c5c:	f102 0220 	add.w	r2, r2, #32
 8000c60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c64:	f1c2 0220 	rsb	r2, r2, #32
 8000c68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c70:	eb43 0002 	adc.w	r0, r3, r2
 8000c74:	bf08      	it	eq
 8000c76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_fmul>:
 8000c7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c84:	bf1e      	ittt	ne
 8000c86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c8a:	ea92 0f0c 	teqne	r2, ip
 8000c8e:	ea93 0f0c 	teqne	r3, ip
 8000c92:	d06f      	beq.n	8000d74 <__aeabi_fmul+0xf8>
 8000c94:	441a      	add	r2, r3
 8000c96:	ea80 0c01 	eor.w	ip, r0, r1
 8000c9a:	0240      	lsls	r0, r0, #9
 8000c9c:	bf18      	it	ne
 8000c9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ca2:	d01e      	beq.n	8000ce2 <__aeabi_fmul+0x66>
 8000ca4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ca8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cb0:	fba0 3101 	umull	r3, r1, r0, r1
 8000cb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cb8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cbc:	bf3e      	ittt	cc
 8000cbe:	0049      	lslcc	r1, r1, #1
 8000cc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cc4:	005b      	lslcc	r3, r3, #1
 8000cc6:	ea40 0001 	orr.w	r0, r0, r1
 8000cca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cce:	2afd      	cmp	r2, #253	; 0xfd
 8000cd0:	d81d      	bhi.n	8000d0e <__aeabi_fmul+0x92>
 8000cd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cda:	bf08      	it	eq
 8000cdc:	f020 0001 	biceq.w	r0, r0, #1
 8000ce0:	4770      	bx	lr
 8000ce2:	f090 0f00 	teq	r0, #0
 8000ce6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cea:	bf08      	it	eq
 8000cec:	0249      	lsleq	r1, r1, #9
 8000cee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cf2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cf6:	3a7f      	subs	r2, #127	; 0x7f
 8000cf8:	bfc2      	ittt	gt
 8000cfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d02:	4770      	bxgt	lr
 8000d04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d08:	f04f 0300 	mov.w	r3, #0
 8000d0c:	3a01      	subs	r2, #1
 8000d0e:	dc5d      	bgt.n	8000dcc <__aeabi_fmul+0x150>
 8000d10:	f112 0f19 	cmn.w	r2, #25
 8000d14:	bfdc      	itt	le
 8000d16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d1a:	4770      	bxle	lr
 8000d1c:	f1c2 0200 	rsb	r2, r2, #0
 8000d20:	0041      	lsls	r1, r0, #1
 8000d22:	fa21 f102 	lsr.w	r1, r1, r2
 8000d26:	f1c2 0220 	rsb	r2, r2, #32
 8000d2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d32:	f140 0000 	adc.w	r0, r0, #0
 8000d36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d3a:	bf08      	it	eq
 8000d3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d40:	4770      	bx	lr
 8000d42:	f092 0f00 	teq	r2, #0
 8000d46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d4a:	bf02      	ittt	eq
 8000d4c:	0040      	lsleq	r0, r0, #1
 8000d4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d52:	3a01      	subeq	r2, #1
 8000d54:	d0f9      	beq.n	8000d4a <__aeabi_fmul+0xce>
 8000d56:	ea40 000c 	orr.w	r0, r0, ip
 8000d5a:	f093 0f00 	teq	r3, #0
 8000d5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d62:	bf02      	ittt	eq
 8000d64:	0049      	lsleq	r1, r1, #1
 8000d66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d6a:	3b01      	subeq	r3, #1
 8000d6c:	d0f9      	beq.n	8000d62 <__aeabi_fmul+0xe6>
 8000d6e:	ea41 010c 	orr.w	r1, r1, ip
 8000d72:	e78f      	b.n	8000c94 <__aeabi_fmul+0x18>
 8000d74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d78:	ea92 0f0c 	teq	r2, ip
 8000d7c:	bf18      	it	ne
 8000d7e:	ea93 0f0c 	teqne	r3, ip
 8000d82:	d00a      	beq.n	8000d9a <__aeabi_fmul+0x11e>
 8000d84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d88:	bf18      	it	ne
 8000d8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d8e:	d1d8      	bne.n	8000d42 <__aeabi_fmul+0xc6>
 8000d90:	ea80 0001 	eor.w	r0, r0, r1
 8000d94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	bf17      	itett	ne
 8000da0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000da4:	4608      	moveq	r0, r1
 8000da6:	f091 0f00 	teqne	r1, #0
 8000daa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dae:	d014      	beq.n	8000dda <__aeabi_fmul+0x15e>
 8000db0:	ea92 0f0c 	teq	r2, ip
 8000db4:	d101      	bne.n	8000dba <__aeabi_fmul+0x13e>
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	d10f      	bne.n	8000dda <__aeabi_fmul+0x15e>
 8000dba:	ea93 0f0c 	teq	r3, ip
 8000dbe:	d103      	bne.n	8000dc8 <__aeabi_fmul+0x14c>
 8000dc0:	024b      	lsls	r3, r1, #9
 8000dc2:	bf18      	it	ne
 8000dc4:	4608      	movne	r0, r1
 8000dc6:	d108      	bne.n	8000dda <__aeabi_fmul+0x15e>
 8000dc8:	ea80 0001 	eor.w	r0, r0, r1
 8000dcc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd8:	4770      	bx	lr
 8000dda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dde:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_fdiv>:
 8000de4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000de8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dec:	bf1e      	ittt	ne
 8000dee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000df2:	ea92 0f0c 	teqne	r2, ip
 8000df6:	ea93 0f0c 	teqne	r3, ip
 8000dfa:	d069      	beq.n	8000ed0 <__aeabi_fdiv+0xec>
 8000dfc:	eba2 0203 	sub.w	r2, r2, r3
 8000e00:	ea80 0c01 	eor.w	ip, r0, r1
 8000e04:	0249      	lsls	r1, r1, #9
 8000e06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e0a:	d037      	beq.n	8000e7c <__aeabi_fdiv+0x98>
 8000e0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e1c:	428b      	cmp	r3, r1
 8000e1e:	bf38      	it	cc
 8000e20:	005b      	lslcc	r3, r3, #1
 8000e22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	bf24      	itt	cs
 8000e2e:	1a5b      	subcs	r3, r3, r1
 8000e30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e38:	bf24      	itt	cs
 8000e3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e46:	bf24      	itt	cs
 8000e48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e54:	bf24      	itt	cs
 8000e56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e5e:	011b      	lsls	r3, r3, #4
 8000e60:	bf18      	it	ne
 8000e62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e66:	d1e0      	bne.n	8000e2a <__aeabi_fdiv+0x46>
 8000e68:	2afd      	cmp	r2, #253	; 0xfd
 8000e6a:	f63f af50 	bhi.w	8000d0e <__aeabi_fmul+0x92>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e74:	bf08      	it	eq
 8000e76:	f020 0001 	biceq.w	r0, r0, #1
 8000e7a:	4770      	bx	lr
 8000e7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e84:	327f      	adds	r2, #127	; 0x7f
 8000e86:	bfc2      	ittt	gt
 8000e88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e90:	4770      	bxgt	lr
 8000e92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e96:	f04f 0300 	mov.w	r3, #0
 8000e9a:	3a01      	subs	r2, #1
 8000e9c:	e737      	b.n	8000d0e <__aeabi_fmul+0x92>
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0040      	lsleq	r0, r0, #1
 8000eaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eae:	3a01      	subeq	r2, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fdiv+0xc2>
 8000eb2:	ea40 000c 	orr.w	r0, r0, ip
 8000eb6:	f093 0f00 	teq	r3, #0
 8000eba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0049      	lsleq	r1, r1, #1
 8000ec2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec6:	3b01      	subeq	r3, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fdiv+0xda>
 8000eca:	ea41 010c 	orr.w	r1, r1, ip
 8000ece:	e795      	b.n	8000dfc <__aeabi_fdiv+0x18>
 8000ed0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed4:	ea92 0f0c 	teq	r2, ip
 8000ed8:	d108      	bne.n	8000eec <__aeabi_fdiv+0x108>
 8000eda:	0242      	lsls	r2, r0, #9
 8000edc:	f47f af7d 	bne.w	8000dda <__aeabi_fmul+0x15e>
 8000ee0:	ea93 0f0c 	teq	r3, ip
 8000ee4:	f47f af70 	bne.w	8000dc8 <__aeabi_fmul+0x14c>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e776      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	d104      	bne.n	8000efc <__aeabi_fdiv+0x118>
 8000ef2:	024b      	lsls	r3, r1, #9
 8000ef4:	f43f af4c 	beq.w	8000d90 <__aeabi_fmul+0x114>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e76e      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000efc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f00:	bf18      	it	ne
 8000f02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f06:	d1ca      	bne.n	8000e9e <__aeabi_fdiv+0xba>
 8000f08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f0c:	f47f af5c 	bne.w	8000dc8 <__aeabi_fmul+0x14c>
 8000f10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f14:	f47f af3c 	bne.w	8000d90 <__aeabi_fmul+0x114>
 8000f18:	e75f      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000f1a:	bf00      	nop

08000f1c <__gesf2>:
 8000f1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000f20:	e006      	b.n	8000f30 <__cmpsf2+0x4>
 8000f22:	bf00      	nop

08000f24 <__lesf2>:
 8000f24:	f04f 0c01 	mov.w	ip, #1
 8000f28:	e002      	b.n	8000f30 <__cmpsf2+0x4>
 8000f2a:	bf00      	nop

08000f2c <__cmpsf2>:
 8000f2c:	f04f 0c01 	mov.w	ip, #1
 8000f30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	bf18      	it	ne
 8000f42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f46:	d011      	beq.n	8000f6c <__cmpsf2+0x40>
 8000f48:	b001      	add	sp, #4
 8000f4a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f4e:	bf18      	it	ne
 8000f50:	ea90 0f01 	teqne	r0, r1
 8000f54:	bf58      	it	pl
 8000f56:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f5a:	bf88      	it	hi
 8000f5c:	17c8      	asrhi	r0, r1, #31
 8000f5e:	bf38      	it	cc
 8000f60:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f64:	bf18      	it	ne
 8000f66:	f040 0001 	orrne.w	r0, r0, #1
 8000f6a:	4770      	bx	lr
 8000f6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f70:	d102      	bne.n	8000f78 <__cmpsf2+0x4c>
 8000f72:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f76:	d105      	bne.n	8000f84 <__cmpsf2+0x58>
 8000f78:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f7c:	d1e4      	bne.n	8000f48 <__cmpsf2+0x1c>
 8000f7e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f82:	d0e1      	beq.n	8000f48 <__cmpsf2+0x1c>
 8000f84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__aeabi_cfrcmple>:
 8000f8c:	4684      	mov	ip, r0
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4661      	mov	r1, ip
 8000f92:	e7ff      	b.n	8000f94 <__aeabi_cfcmpeq>

08000f94 <__aeabi_cfcmpeq>:
 8000f94:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f96:	f7ff ffc9 	bl	8000f2c <__cmpsf2>
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	bf48      	it	mi
 8000f9e:	f110 0f00 	cmnmi.w	r0, #0
 8000fa2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fa4 <__aeabi_fcmpeq>:
 8000fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa8:	f7ff fff4 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fac:	bf0c      	ite	eq
 8000fae:	2001      	moveq	r0, #1
 8000fb0:	2000      	movne	r0, #0
 8000fb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_fcmplt>:
 8000fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fbc:	f7ff ffea 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fc0:	bf34      	ite	cc
 8000fc2:	2001      	movcc	r0, #1
 8000fc4:	2000      	movcs	r0, #0
 8000fc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fca:	bf00      	nop

08000fcc <__aeabi_fcmple>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff ffe0 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fd4:	bf94      	ite	ls
 8000fd6:	2001      	movls	r0, #1
 8000fd8:	2000      	movhi	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmpge>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffd2 	bl	8000f8c <__aeabi_cfrcmple>
 8000fe8:	bf94      	ite	ls
 8000fea:	2001      	movls	r0, #1
 8000fec:	2000      	movhi	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmpgt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffc8 	bl	8000f8c <__aeabi_cfrcmple>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_f2iz>:
 8001008:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800100c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001010:	d30f      	bcc.n	8001032 <__aeabi_f2iz+0x2a>
 8001012:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001016:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800101a:	d90d      	bls.n	8001038 <__aeabi_f2iz+0x30>
 800101c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001020:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001024:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001028:	fa23 f002 	lsr.w	r0, r3, r2
 800102c:	bf18      	it	ne
 800102e:	4240      	negne	r0, r0
 8001030:	4770      	bx	lr
 8001032:	f04f 0000 	mov.w	r0, #0
 8001036:	4770      	bx	lr
 8001038:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800103c:	d101      	bne.n	8001042 <__aeabi_f2iz+0x3a>
 800103e:	0242      	lsls	r2, r0, #9
 8001040:	d105      	bne.n	800104e <__aeabi_f2iz+0x46>
 8001042:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001046:	bf08      	it	eq
 8001048:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr

08001054 <__aeabi_uldivmod>:
 8001054:	b953      	cbnz	r3, 800106c <__aeabi_uldivmod+0x18>
 8001056:	b94a      	cbnz	r2, 800106c <__aeabi_uldivmod+0x18>
 8001058:	2900      	cmp	r1, #0
 800105a:	bf08      	it	eq
 800105c:	2800      	cmpeq	r0, #0
 800105e:	bf1c      	itt	ne
 8001060:	f04f 31ff 	movne.w	r1, #4294967295
 8001064:	f04f 30ff 	movne.w	r0, #4294967295
 8001068:	f000 b976 	b.w	8001358 <__aeabi_idiv0>
 800106c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001070:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001074:	f000 f806 	bl	8001084 <__udivmoddi4>
 8001078:	f8dd e004 	ldr.w	lr, [sp, #4]
 800107c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001080:	b004      	add	sp, #16
 8001082:	4770      	bx	lr

08001084 <__udivmoddi4>:
 8001084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001088:	9e08      	ldr	r6, [sp, #32]
 800108a:	460d      	mov	r5, r1
 800108c:	4604      	mov	r4, r0
 800108e:	4688      	mov	r8, r1
 8001090:	2b00      	cmp	r3, #0
 8001092:	d14d      	bne.n	8001130 <__udivmoddi4+0xac>
 8001094:	428a      	cmp	r2, r1
 8001096:	4694      	mov	ip, r2
 8001098:	d968      	bls.n	800116c <__udivmoddi4+0xe8>
 800109a:	fab2 f282 	clz	r2, r2
 800109e:	b152      	cbz	r2, 80010b6 <__udivmoddi4+0x32>
 80010a0:	fa01 f302 	lsl.w	r3, r1, r2
 80010a4:	f1c2 0120 	rsb	r1, r2, #32
 80010a8:	fa20 f101 	lsr.w	r1, r0, r1
 80010ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80010b0:	ea41 0803 	orr.w	r8, r1, r3
 80010b4:	4094      	lsls	r4, r2
 80010b6:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80010ba:	fbb8 f7f1 	udiv	r7, r8, r1
 80010be:	fa1f fe8c 	uxth.w	lr, ip
 80010c2:	fb01 8817 	mls	r8, r1, r7, r8
 80010c6:	fb07 f00e 	mul.w	r0, r7, lr
 80010ca:	0c23      	lsrs	r3, r4, #16
 80010cc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010d0:	4298      	cmp	r0, r3
 80010d2:	d90a      	bls.n	80010ea <__udivmoddi4+0x66>
 80010d4:	eb1c 0303 	adds.w	r3, ip, r3
 80010d8:	f107 35ff 	add.w	r5, r7, #4294967295
 80010dc:	f080 811e 	bcs.w	800131c <__udivmoddi4+0x298>
 80010e0:	4298      	cmp	r0, r3
 80010e2:	f240 811b 	bls.w	800131c <__udivmoddi4+0x298>
 80010e6:	3f02      	subs	r7, #2
 80010e8:	4463      	add	r3, ip
 80010ea:	1a1b      	subs	r3, r3, r0
 80010ec:	fbb3 f0f1 	udiv	r0, r3, r1
 80010f0:	fb01 3310 	mls	r3, r1, r0, r3
 80010f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80010f8:	b2a4      	uxth	r4, r4
 80010fa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010fe:	45a6      	cmp	lr, r4
 8001100:	d90a      	bls.n	8001118 <__udivmoddi4+0x94>
 8001102:	eb1c 0404 	adds.w	r4, ip, r4
 8001106:	f100 33ff 	add.w	r3, r0, #4294967295
 800110a:	f080 8109 	bcs.w	8001320 <__udivmoddi4+0x29c>
 800110e:	45a6      	cmp	lr, r4
 8001110:	f240 8106 	bls.w	8001320 <__udivmoddi4+0x29c>
 8001114:	4464      	add	r4, ip
 8001116:	3802      	subs	r0, #2
 8001118:	2100      	movs	r1, #0
 800111a:	eba4 040e 	sub.w	r4, r4, lr
 800111e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001122:	b11e      	cbz	r6, 800112c <__udivmoddi4+0xa8>
 8001124:	2300      	movs	r3, #0
 8001126:	40d4      	lsrs	r4, r2
 8001128:	e9c6 4300 	strd	r4, r3, [r6]
 800112c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001130:	428b      	cmp	r3, r1
 8001132:	d908      	bls.n	8001146 <__udivmoddi4+0xc2>
 8001134:	2e00      	cmp	r6, #0
 8001136:	f000 80ee 	beq.w	8001316 <__udivmoddi4+0x292>
 800113a:	2100      	movs	r1, #0
 800113c:	e9c6 0500 	strd	r0, r5, [r6]
 8001140:	4608      	mov	r0, r1
 8001142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001146:	fab3 f183 	clz	r1, r3
 800114a:	2900      	cmp	r1, #0
 800114c:	d14a      	bne.n	80011e4 <__udivmoddi4+0x160>
 800114e:	42ab      	cmp	r3, r5
 8001150:	d302      	bcc.n	8001158 <__udivmoddi4+0xd4>
 8001152:	4282      	cmp	r2, r0
 8001154:	f200 80fc 	bhi.w	8001350 <__udivmoddi4+0x2cc>
 8001158:	1a84      	subs	r4, r0, r2
 800115a:	eb65 0303 	sbc.w	r3, r5, r3
 800115e:	2001      	movs	r0, #1
 8001160:	4698      	mov	r8, r3
 8001162:	2e00      	cmp	r6, #0
 8001164:	d0e2      	beq.n	800112c <__udivmoddi4+0xa8>
 8001166:	e9c6 4800 	strd	r4, r8, [r6]
 800116a:	e7df      	b.n	800112c <__udivmoddi4+0xa8>
 800116c:	b902      	cbnz	r2, 8001170 <__udivmoddi4+0xec>
 800116e:	deff      	udf	#255	; 0xff
 8001170:	fab2 f282 	clz	r2, r2
 8001174:	2a00      	cmp	r2, #0
 8001176:	f040 8091 	bne.w	800129c <__udivmoddi4+0x218>
 800117a:	eba1 000c 	sub.w	r0, r1, ip
 800117e:	2101      	movs	r1, #1
 8001180:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001184:	fa1f fe8c 	uxth.w	lr, ip
 8001188:	fbb0 f3f7 	udiv	r3, r0, r7
 800118c:	fb07 0013 	mls	r0, r7, r3, r0
 8001190:	0c25      	lsrs	r5, r4, #16
 8001192:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001196:	fb0e f003 	mul.w	r0, lr, r3
 800119a:	42a8      	cmp	r0, r5
 800119c:	d908      	bls.n	80011b0 <__udivmoddi4+0x12c>
 800119e:	eb1c 0505 	adds.w	r5, ip, r5
 80011a2:	f103 38ff 	add.w	r8, r3, #4294967295
 80011a6:	d202      	bcs.n	80011ae <__udivmoddi4+0x12a>
 80011a8:	42a8      	cmp	r0, r5
 80011aa:	f200 80ce 	bhi.w	800134a <__udivmoddi4+0x2c6>
 80011ae:	4643      	mov	r3, r8
 80011b0:	1a2d      	subs	r5, r5, r0
 80011b2:	fbb5 f0f7 	udiv	r0, r5, r7
 80011b6:	fb07 5510 	mls	r5, r7, r0, r5
 80011ba:	fb0e fe00 	mul.w	lr, lr, r0
 80011be:	b2a4      	uxth	r4, r4
 80011c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80011c4:	45a6      	cmp	lr, r4
 80011c6:	d908      	bls.n	80011da <__udivmoddi4+0x156>
 80011c8:	eb1c 0404 	adds.w	r4, ip, r4
 80011cc:	f100 35ff 	add.w	r5, r0, #4294967295
 80011d0:	d202      	bcs.n	80011d8 <__udivmoddi4+0x154>
 80011d2:	45a6      	cmp	lr, r4
 80011d4:	f200 80b6 	bhi.w	8001344 <__udivmoddi4+0x2c0>
 80011d8:	4628      	mov	r0, r5
 80011da:	eba4 040e 	sub.w	r4, r4, lr
 80011de:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011e2:	e79e      	b.n	8001122 <__udivmoddi4+0x9e>
 80011e4:	f1c1 0720 	rsb	r7, r1, #32
 80011e8:	408b      	lsls	r3, r1
 80011ea:	fa22 fc07 	lsr.w	ip, r2, r7
 80011ee:	ea4c 0c03 	orr.w	ip, ip, r3
 80011f2:	fa25 fa07 	lsr.w	sl, r5, r7
 80011f6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80011fa:	fbba f8f9 	udiv	r8, sl, r9
 80011fe:	fa20 f307 	lsr.w	r3, r0, r7
 8001202:	fb09 aa18 	mls	sl, r9, r8, sl
 8001206:	408d      	lsls	r5, r1
 8001208:	fa1f fe8c 	uxth.w	lr, ip
 800120c:	431d      	orrs	r5, r3
 800120e:	fa00 f301 	lsl.w	r3, r0, r1
 8001212:	fb08 f00e 	mul.w	r0, r8, lr
 8001216:	0c2c      	lsrs	r4, r5, #16
 8001218:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800121c:	42a0      	cmp	r0, r4
 800121e:	fa02 f201 	lsl.w	r2, r2, r1
 8001222:	d90b      	bls.n	800123c <__udivmoddi4+0x1b8>
 8001224:	eb1c 0404 	adds.w	r4, ip, r4
 8001228:	f108 3aff 	add.w	sl, r8, #4294967295
 800122c:	f080 8088 	bcs.w	8001340 <__udivmoddi4+0x2bc>
 8001230:	42a0      	cmp	r0, r4
 8001232:	f240 8085 	bls.w	8001340 <__udivmoddi4+0x2bc>
 8001236:	f1a8 0802 	sub.w	r8, r8, #2
 800123a:	4464      	add	r4, ip
 800123c:	1a24      	subs	r4, r4, r0
 800123e:	fbb4 f0f9 	udiv	r0, r4, r9
 8001242:	fb09 4410 	mls	r4, r9, r0, r4
 8001246:	fb00 fe0e 	mul.w	lr, r0, lr
 800124a:	b2ad      	uxth	r5, r5
 800124c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001250:	45a6      	cmp	lr, r4
 8001252:	d908      	bls.n	8001266 <__udivmoddi4+0x1e2>
 8001254:	eb1c 0404 	adds.w	r4, ip, r4
 8001258:	f100 35ff 	add.w	r5, r0, #4294967295
 800125c:	d26c      	bcs.n	8001338 <__udivmoddi4+0x2b4>
 800125e:	45a6      	cmp	lr, r4
 8001260:	d96a      	bls.n	8001338 <__udivmoddi4+0x2b4>
 8001262:	3802      	subs	r0, #2
 8001264:	4464      	add	r4, ip
 8001266:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800126a:	fba0 9502 	umull	r9, r5, r0, r2
 800126e:	eba4 040e 	sub.w	r4, r4, lr
 8001272:	42ac      	cmp	r4, r5
 8001274:	46c8      	mov	r8, r9
 8001276:	46ae      	mov	lr, r5
 8001278:	d356      	bcc.n	8001328 <__udivmoddi4+0x2a4>
 800127a:	d053      	beq.n	8001324 <__udivmoddi4+0x2a0>
 800127c:	2e00      	cmp	r6, #0
 800127e:	d069      	beq.n	8001354 <__udivmoddi4+0x2d0>
 8001280:	ebb3 0208 	subs.w	r2, r3, r8
 8001284:	eb64 040e 	sbc.w	r4, r4, lr
 8001288:	fa22 f301 	lsr.w	r3, r2, r1
 800128c:	fa04 f707 	lsl.w	r7, r4, r7
 8001290:	431f      	orrs	r7, r3
 8001292:	40cc      	lsrs	r4, r1
 8001294:	e9c6 7400 	strd	r7, r4, [r6]
 8001298:	2100      	movs	r1, #0
 800129a:	e747      	b.n	800112c <__udivmoddi4+0xa8>
 800129c:	fa0c fc02 	lsl.w	ip, ip, r2
 80012a0:	f1c2 0120 	rsb	r1, r2, #32
 80012a4:	fa25 f301 	lsr.w	r3, r5, r1
 80012a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012ac:	fa20 f101 	lsr.w	r1, r0, r1
 80012b0:	4095      	lsls	r5, r2
 80012b2:	430d      	orrs	r5, r1
 80012b4:	fbb3 f1f7 	udiv	r1, r3, r7
 80012b8:	fb07 3311 	mls	r3, r7, r1, r3
 80012bc:	fa1f fe8c 	uxth.w	lr, ip
 80012c0:	0c28      	lsrs	r0, r5, #16
 80012c2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80012c6:	fb01 f30e 	mul.w	r3, r1, lr
 80012ca:	4283      	cmp	r3, r0
 80012cc:	fa04 f402 	lsl.w	r4, r4, r2
 80012d0:	d908      	bls.n	80012e4 <__udivmoddi4+0x260>
 80012d2:	eb1c 0000 	adds.w	r0, ip, r0
 80012d6:	f101 38ff 	add.w	r8, r1, #4294967295
 80012da:	d22f      	bcs.n	800133c <__udivmoddi4+0x2b8>
 80012dc:	4283      	cmp	r3, r0
 80012de:	d92d      	bls.n	800133c <__udivmoddi4+0x2b8>
 80012e0:	3902      	subs	r1, #2
 80012e2:	4460      	add	r0, ip
 80012e4:	1ac0      	subs	r0, r0, r3
 80012e6:	fbb0 f3f7 	udiv	r3, r0, r7
 80012ea:	fb07 0013 	mls	r0, r7, r3, r0
 80012ee:	b2ad      	uxth	r5, r5
 80012f0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80012f4:	fb03 f00e 	mul.w	r0, r3, lr
 80012f8:	42a8      	cmp	r0, r5
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x28a>
 80012fc:	eb1c 0505 	adds.w	r5, ip, r5
 8001300:	f103 38ff 	add.w	r8, r3, #4294967295
 8001304:	d216      	bcs.n	8001334 <__udivmoddi4+0x2b0>
 8001306:	42a8      	cmp	r0, r5
 8001308:	d914      	bls.n	8001334 <__udivmoddi4+0x2b0>
 800130a:	3b02      	subs	r3, #2
 800130c:	4465      	add	r5, ip
 800130e:	1a28      	subs	r0, r5, r0
 8001310:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001314:	e738      	b.n	8001188 <__udivmoddi4+0x104>
 8001316:	4631      	mov	r1, r6
 8001318:	4630      	mov	r0, r6
 800131a:	e707      	b.n	800112c <__udivmoddi4+0xa8>
 800131c:	462f      	mov	r7, r5
 800131e:	e6e4      	b.n	80010ea <__udivmoddi4+0x66>
 8001320:	4618      	mov	r0, r3
 8001322:	e6f9      	b.n	8001118 <__udivmoddi4+0x94>
 8001324:	454b      	cmp	r3, r9
 8001326:	d2a9      	bcs.n	800127c <__udivmoddi4+0x1f8>
 8001328:	ebb9 0802 	subs.w	r8, r9, r2
 800132c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001330:	3801      	subs	r0, #1
 8001332:	e7a3      	b.n	800127c <__udivmoddi4+0x1f8>
 8001334:	4643      	mov	r3, r8
 8001336:	e7ea      	b.n	800130e <__udivmoddi4+0x28a>
 8001338:	4628      	mov	r0, r5
 800133a:	e794      	b.n	8001266 <__udivmoddi4+0x1e2>
 800133c:	4641      	mov	r1, r8
 800133e:	e7d1      	b.n	80012e4 <__udivmoddi4+0x260>
 8001340:	46d0      	mov	r8, sl
 8001342:	e77b      	b.n	800123c <__udivmoddi4+0x1b8>
 8001344:	4464      	add	r4, ip
 8001346:	3802      	subs	r0, #2
 8001348:	e747      	b.n	80011da <__udivmoddi4+0x156>
 800134a:	3b02      	subs	r3, #2
 800134c:	4465      	add	r5, ip
 800134e:	e72f      	b.n	80011b0 <__udivmoddi4+0x12c>
 8001350:	4608      	mov	r0, r1
 8001352:	e706      	b.n	8001162 <__udivmoddi4+0xde>
 8001354:	4631      	mov	r1, r6
 8001356:	e6e9      	b.n	800112c <__udivmoddi4+0xa8>

08001358 <__aeabi_idiv0>:
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <MX_ADC1_Init+0x74>)
 800136e:	4a19      	ldr	r2, [pc, #100]	; (80013d4 <MX_ADC1_Init+0x78>)
 8001370:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <MX_ADC1_Init+0x74>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <MX_ADC1_Init+0x74>)
 800137a:	2200      	movs	r2, #0
 800137c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_ADC1_Init+0x74>)
 8001380:	2200      	movs	r2, #0
 8001382:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <MX_ADC1_Init+0x74>)
 8001386:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800138a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138c:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <MX_ADC1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001392:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_ADC1_Init+0x74>)
 8001394:	2201      	movs	r2, #1
 8001396:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_ADC1_Init+0x74>)
 800139a:	f001 febf 	bl	800311c <HAL_ADC_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80013a4:	f000 fba6 	bl	8001af4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	4619      	mov	r1, r3
 80013b8:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_ADC1_Init+0x74>)
 80013ba:	f001 ff87 	bl	80032cc <HAL_ADC_ConfigChannel>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80013c4:	f000 fb96 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200000c0 	.word	0x200000c0
 80013d4:	40012400 	.word	0x40012400

080013d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a14      	ldr	r2, [pc, #80]	; (8001444 <HAL_ADC_MspInit+0x6c>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d121      	bne.n	800143c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <HAL_ADC_MspInit+0x70>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a12      	ldr	r2, [pc, #72]	; (8001448 <HAL_ADC_MspInit+0x70>)
 80013fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_ADC_MspInit+0x70>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001410:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <HAL_ADC_MspInit+0x70>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	4a0c      	ldr	r2, [pc, #48]	; (8001448 <HAL_ADC_MspInit+0x70>)
 8001416:	f043 0304 	orr.w	r3, r3, #4
 800141a:	6193      	str	r3, [r2, #24]
 800141c:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <HAL_ADC_MspInit+0x70>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = AI01_Pin|AI02_Pin|AI03_Pin|AI04_Pin;
 8001428:	230f      	movs	r3, #15
 800142a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142c:	2303      	movs	r3, #3
 800142e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	4619      	mov	r1, r3
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <HAL_ADC_MspInit+0x74>)
 8001438:	f003 f9c6 	bl	80047c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800143c:	bf00      	nop
 800143e:	3720      	adds	r7, #32
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40012400 	.word	0x40012400
 8001448:	40021000 	.word	0x40021000
 800144c:	40010800 	.word	0x40010800

08001450 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001454:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001456:	4a18      	ldr	r2, [pc, #96]	; (80014b8 <MX_CAN1_Init+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 800145a:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_CAN1_Init+0x64>)
 800145c:	2228      	movs	r2, #40	; 0x28
 800145e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_CAN1_Init+0x64>)
 800146e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001472:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001476:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800147a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <MX_CAN1_Init+0x64>)
 800147e:	2200      	movs	r2, #0
 8001480:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001488:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <MX_CAN1_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800148e:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001490:	2200      	movs	r2, #0
 8001492:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <MX_CAN1_Init+0x64>)
 8001496:	2200      	movs	r2, #0
 8001498:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_CAN1_Init+0x64>)
 800149c:	2200      	movs	r2, #0
 800149e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	; (80014b4 <MX_CAN1_Init+0x64>)
 80014a2:	f002 f84c 	bl	800353e <HAL_CAN_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80014ac:	f000 fb22 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200007bc 	.word	0x200007bc
 80014b8:	40006400 	.word	0x40006400

080014bc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a24      	ldr	r2, [pc, #144]	; (8001568 <HAL_CAN_MspInit+0xac>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d141      	bne.n	8001560 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014dc:	4b23      	ldr	r3, [pc, #140]	; (800156c <HAL_CAN_MspInit+0xb0>)
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	4a22      	ldr	r2, [pc, #136]	; (800156c <HAL_CAN_MspInit+0xb0>)
 80014e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014e6:	61d3      	str	r3, [r2, #28]
 80014e8:	4b20      	ldr	r3, [pc, #128]	; (800156c <HAL_CAN_MspInit+0xb0>)
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f4:	4b1d      	ldr	r3, [pc, #116]	; (800156c <HAL_CAN_MspInit+0xb0>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	4a1c      	ldr	r2, [pc, #112]	; (800156c <HAL_CAN_MspInit+0xb0>)
 80014fa:	f043 0304 	orr.w	r3, r3, #4
 80014fe:	6193      	str	r3, [r2, #24]
 8001500:	4b1a      	ldr	r3, [pc, #104]	; (800156c <HAL_CAN_MspInit+0xb0>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800150c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001510:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	4619      	mov	r1, r3
 8001520:	4813      	ldr	r0, [pc, #76]	; (8001570 <HAL_CAN_MspInit+0xb4>)
 8001522:	f003 f951 	bl	80047c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	4619      	mov	r1, r3
 800153a:	480d      	ldr	r0, [pc, #52]	; (8001570 <HAL_CAN_MspInit+0xb4>)
 800153c:	f003 f944 	bl	80047c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2100      	movs	r1, #0
 8001544:	2013      	movs	r0, #19
 8001546:	f002 ff48 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800154a:	2013      	movs	r0, #19
 800154c:	f002 ff61 	bl	8004412 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	2100      	movs	r1, #0
 8001554:	2014      	movs	r0, #20
 8001556:	f002 ff40 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800155a:	2014      	movs	r0, #20
 800155c:	f002 ff59 	bl	8004412 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001560:	bf00      	nop
 8001562:	3720      	adds	r7, #32
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40006400 	.word	0x40006400
 800156c:	40021000 	.word	0x40021000
 8001570:	40010800 	.word	0x40010800

08001574 <Can_Initial>:

//--------------------------------------------------------------------
// Can_Initial
//--------------------------------------------------------------------
void Can_Initial(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	//CAN Filter
	sFilterConfig.FilterBank = 0;
 8001578:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <Can_Initial+0x84>)
 800157a:	2200      	movs	r2, #0
 800157c:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800157e:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <Can_Initial+0x84>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001584:	4b1c      	ldr	r3, [pc, #112]	; (80015f8 <Can_Initial+0x84>)
 8001586:	2201      	movs	r2, #1
 8001588:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 800158a:	4b1b      	ldr	r3, [pc, #108]	; (80015f8 <Can_Initial+0x84>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <Can_Initial+0x84>)
 8001592:	2200      	movs	r2, #0
 8001594:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;              			// 0x00000000 = ID
 8001596:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <Can_Initial+0x84>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800159c:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <Can_Initial+0x84>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <Can_Initial+0x84>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <Can_Initial+0x84>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80015ae:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <Can_Initial+0x84>)
 80015b0:	220e      	movs	r2, #14
 80015b2:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80015b4:	4910      	ldr	r1, [pc, #64]	; (80015f8 <Can_Initial+0x84>)
 80015b6:	4811      	ldr	r0, [pc, #68]	; (80015fc <Can_Initial+0x88>)
 80015b8:	f002 f8bc 	bl	8003734 <HAL_CAN_ConfigFilter>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <Can_Initial+0x52>
	{
	  Error_Handler();	//Filter configuration Error
 80015c2:	f000 fa97 	bl	8001af4 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80015c6:	480d      	ldr	r0, [pc, #52]	; (80015fc <Can_Initial+0x88>)
 80015c8:	f002 f994 	bl	80038f4 <HAL_CAN_Start>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <Can_Initial+0x62>
	{
	  Error_Handler();
 80015d2:	f000 fa8f 	bl	8001af4 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)	//Activate CAN RX notification
 80015d6:	2102      	movs	r1, #2
 80015d8:	4808      	ldr	r0, [pc, #32]	; (80015fc <Can_Initial+0x88>)
 80015da:	f002 fbba 	bl	8003d52 <HAL_CAN_ActivateNotification>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <Can_Initial+0x74>
	{
	  Error_Handler();
 80015e4:	f000 fa86 	bl	8001af4 <Error_Handler>
	}
	Can_RxQ.wptr=0;	//Queue write counter clear
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <Can_Initial+0x8c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
	Can_RxQ.rptr=0;	//Queue read counter clear
 80015ee:	4b04      	ldr	r3, [pc, #16]	; (8001600 <Can_Initial+0x8c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200000f0 	.word	0x200000f0
 80015fc:	200007bc 	.word	0x200007bc
 8001600:	200007b4 	.word	0x200007b4

08001604 <SerialToCanSendProcess>:

}
//--------------------------------------------------------------------
// SerialToCanSendProcess
//--------------------------------------------------------------------
void SerialToCanSendProcess(uint8_t *cVal){
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]


	TxHeader.StdId = cVal[2];	// Standard Identifier, 0 ~ 0x7FF
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3302      	adds	r3, #2
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	461a      	mov	r2, r3
 8001614:	4b14      	ldr	r3, [pc, #80]	; (8001668 <SerialToCanSendProcess+0x64>)
 8001616:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;            		//
 8001618:	4b13      	ldr	r3, [pc, #76]	; (8001668 <SerialToCanSendProcess+0x64>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;              		// ???? ???????? ? ???, STD or EXT
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <SerialToCanSendProcess+0x64>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = cVal[4];                       		// ?? ??? , 0 ~ 8 byte
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3304      	adds	r3, #4
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <SerialToCanSendProcess+0x64>)
 800162e:	611a      	str	r2, [r3, #16]
	TxData[0] = cVal[3];
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	78da      	ldrb	r2, [r3, #3]
 8001634:	4b0d      	ldr	r3, [pc, #52]	; (800166c <SerialToCanSendProcess+0x68>)
 8001636:	701a      	strb	r2, [r3, #0]
	memcpy(TxData + 1, cVal + 5, (uint8_t)cVal[4]);
 8001638:	480d      	ldr	r0, [pc, #52]	; (8001670 <SerialToCanSendProcess+0x6c>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	1d59      	adds	r1, r3, #5
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3304      	adds	r3, #4
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	f005 f93b 	bl	80068c0 <memcpy>
	TxData[4] = 0x01;
	TxData[5] = 0x07;
	TxData[6] = 0xd0;
	TxData[7] = 0x00;
*/
	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <SerialToCanSendProcess+0x70>)
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <SerialToCanSendProcess+0x68>)
 800164e:	4906      	ldr	r1, [pc, #24]	; (8001668 <SerialToCanSendProcess+0x64>)
 8001650:	4809      	ldr	r0, [pc, #36]	; (8001678 <SerialToCanSendProcess+0x74>)
 8001652:	f002 f993 	bl	800397c <HAL_CAN_AddTxMessage>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <SerialToCanSendProcess+0x5c>
	{
		Error_Handler();
 800165c:	f000 fa4a 	bl	8001af4 <Error_Handler>
	}


	//Can_RxD.StdId[Can_RxQ.rptr-1]=0;
	//memset(Can_RxD.Data[Can_RxQ.rptr-1],0,8);
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000134 	.word	0x20000134
 800166c:	2000014c 	.word	0x2000014c
 8001670:	2000014d 	.word	0x2000014d
 8001674:	2000015c 	.word	0x2000015c
 8001678:	200007bc 	.word	0x200007bc

0800167c <HAL_CAN_RxFifo0MsgPendingCallback>:
}
//--------------------------------------------------------------------
// HAL_CAN_RxFifo0MsgPendingCallback
//--------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001684:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 8001686:	4a2b      	ldr	r2, [pc, #172]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001688:	2100      	movs	r1, #0
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f002 fa50 	bl	8003b30 <HAL_CAN_GetRxMessage>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
	  Error_Handler();
 8001696:	f000 fa2d 	bl	8001af4 <Error_Handler>
	}


	Can_RxD.StdId[Can_RxQ.wptr]=RxHeader.StdId;
 800169a:	4b27      	ldr	r3, [pc, #156]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a25      	ldr	r2, [pc, #148]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	4926      	ldr	r1, [pc, #152]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80016a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	Can_RxD.ExtId[Can_RxQ.wptr]=RxHeader.ExtId;
 80016a8:	4b23      	ldr	r3, [pc, #140]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a21      	ldr	r2, [pc, #132]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80016ae:	6852      	ldr	r2, [r2, #4]
 80016b0:	4922      	ldr	r1, [pc, #136]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80016b2:	3350      	adds	r3, #80	; 0x50
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	440b      	add	r3, r1
 80016b8:	605a      	str	r2, [r3, #4]
	Can_RxD.IDE  [Can_RxQ.wptr]=RxHeader.IDE;
 80016ba:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	b2d1      	uxtb	r1, r2
 80016c4:	4a1d      	ldr	r2, [pc, #116]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80016c6:	4413      	add	r3, r2
 80016c8:	460a      	mov	r2, r1
 80016ca:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
	Can_RxD.RTR  [Can_RxQ.wptr]=RxHeader.RTR;
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	b2d1      	uxtb	r1, r2
 80016d8:	4a18      	ldr	r2, [pc, #96]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80016da:	4413      	add	r3, r2
 80016dc:	460a      	mov	r2, r1
 80016de:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
	Can_RxD.DLC  [Can_RxQ.wptr]=RxHeader.DLC;
 80016e2:	4b14      	ldr	r3, [pc, #80]	; (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80016e4:	691a      	ldr	r2, [r3, #16]
 80016e6:	4b14      	ldr	r3, [pc, #80]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	b2d1      	uxtb	r1, r2
 80016ec:	4a13      	ldr	r2, [pc, #76]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80016ee:	4413      	add	r3, r2
 80016f0:	460a      	mov	r2, r1
 80016f2:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
	memcpy(Can_RxD.Data[Can_RxQ.wptr],RxData,sizeof(RxData));
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	336f      	adds	r3, #111	; 0x6f
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	4a0f      	ldr	r2, [pc, #60]	; (800173c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001700:	4413      	add	r3, r2
 8001702:	3303      	adds	r3, #3
 8001704:	490a      	ldr	r1, [pc, #40]	; (8001730 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 8001706:	461a      	mov	r2, r3
 8001708:	460b      	mov	r3, r1
 800170a:	cb03      	ldmia	r3!, {r0, r1}
 800170c:	6010      	str	r0, [r2, #0]
 800170e:	6051      	str	r1, [r2, #4]
	//printf("StdID: %04lx, IDE: %ld, DLC: %ld\r\n", RxHeader.StdId, RxHeader.IDE, RxHeader.DLC);
	//printf("Data: %d %d %d %d %d %d %d %d\r\n", Can_RxD.Data[Can_RxQ.wptr][0], Can_RxD.Data[Can_RxQ.wptr][1], Can_RxD.Data[Can_RxQ.wptr][2], Can_RxD.Data[Can_RxQ.wptr][3], Can_RxD.Data[Can_RxQ.wptr][4], Can_RxD.Data[Can_RxQ.wptr][5], Can_RxD.Data[Can_RxQ.wptr][6], Can_RxD.Data[Can_RxQ.wptr][7]);

	if(Can_RxQ.wptr >= CAN_MAXQ) Can_RxQ.wptr = 0;	// write ptr clr
 8001710:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b4f      	cmp	r3, #79	; 0x4f
 8001716:	dd02      	ble.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
 8001718:	4b07      	ldr	r3, [pc, #28]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
	Can_RxQ.wptr++;
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001726:	6013      	str	r3, [r2, #0]

}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000154 	.word	0x20000154
 8001734:	20000118 	.word	0x20000118
 8001738:	200007b4 	.word	0x200007b4
 800173c:	20000160 	.word	0x20000160

08001740 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001746:	463b      	mov	r3, r7
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <MX_DAC_Init+0x60>)
 8001750:	4a14      	ldr	r2, [pc, #80]	; (80017a4 <MX_DAC_Init+0x64>)
 8001752:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001754:	4812      	ldr	r0, [pc, #72]	; (80017a0 <MX_DAC_Init+0x60>)
 8001756:	f002 fe84 	bl	8004462 <HAL_DAC_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001760:	f000 f9c8 	bl	8001af4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001764:	2300      	movs	r3, #0
 8001766:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800176c:	463b      	mov	r3, r7
 800176e:	2200      	movs	r2, #0
 8001770:	4619      	mov	r1, r3
 8001772:	480b      	ldr	r0, [pc, #44]	; (80017a0 <MX_DAC_Init+0x60>)
 8001774:	f002 fe97 	bl	80044a6 <HAL_DAC_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800177e:	f000 f9b9 	bl	8001af4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001782:	463b      	mov	r3, r7
 8001784:	2210      	movs	r2, #16
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_DAC_Init+0x60>)
 800178a:	f002 fe8c 	bl	80044a6 <HAL_DAC_ConfigChannel>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001794:	f000 f9ae 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200007e4 	.word	0x200007e4
 80017a4:	40007400 	.word	0x40007400

080017a8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
  if(dacHandle->Instance==DAC)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a14      	ldr	r2, [pc, #80]	; (8001814 <HAL_DAC_MspInit+0x6c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d121      	bne.n	800180c <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80017c8:	4b13      	ldr	r3, [pc, #76]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	4a12      	ldr	r2, [pc, #72]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80017d2:	61d3      	str	r3, [r2, #28]
 80017d4:	4b10      	ldr	r3, [pc, #64]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017e6:	f043 0304 	orr.w	r3, r3, #4
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <HAL_DAC_MspInit+0x70>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = AO01_Pin|AO02_Pin;
 80017f8:	2330      	movs	r3, #48	; 0x30
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017fc:	2303      	movs	r3, #3
 80017fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	4619      	mov	r1, r3
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <HAL_DAC_MspInit+0x74>)
 8001808:	f002 ffde 	bl	80047c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800180c:	bf00      	nop
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40007400 	.word	0x40007400
 8001818:	40021000 	.word	0x40021000
 800181c:	40010800 	.word	0x40010800

08001820 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	f107 0310 	add.w	r3, r7, #16
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001834:	4b3b      	ldr	r3, [pc, #236]	; (8001924 <MX_GPIO_Init+0x104>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	4a3a      	ldr	r2, [pc, #232]	; (8001924 <MX_GPIO_Init+0x104>)
 800183a:	f043 0310 	orr.w	r3, r3, #16
 800183e:	6193      	str	r3, [r2, #24]
 8001840:	4b38      	ldr	r3, [pc, #224]	; (8001924 <MX_GPIO_Init+0x104>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	f003 0310 	and.w	r3, r3, #16
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800184c:	4b35      	ldr	r3, [pc, #212]	; (8001924 <MX_GPIO_Init+0x104>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	4a34      	ldr	r2, [pc, #208]	; (8001924 <MX_GPIO_Init+0x104>)
 8001852:	f043 0320 	orr.w	r3, r3, #32
 8001856:	6193      	str	r3, [r2, #24]
 8001858:	4b32      	ldr	r3, [pc, #200]	; (8001924 <MX_GPIO_Init+0x104>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	f003 0320 	and.w	r3, r3, #32
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001864:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <MX_GPIO_Init+0x104>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	4a2e      	ldr	r2, [pc, #184]	; (8001924 <MX_GPIO_Init+0x104>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	6193      	str	r3, [r2, #24]
 8001870:	4b2c      	ldr	r3, [pc, #176]	; (8001924 <MX_GPIO_Init+0x104>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	607b      	str	r3, [r7, #4]
 800187a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187c:	4b29      	ldr	r3, [pc, #164]	; (8001924 <MX_GPIO_Init+0x104>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	4a28      	ldr	r2, [pc, #160]	; (8001924 <MX_GPIO_Init+0x104>)
 8001882:	f043 0308 	orr.w	r3, r3, #8
 8001886:	6193      	str	r3, [r2, #24]
 8001888:	4b26      	ldr	r3, [pc, #152]	; (8001924 <MX_GPIO_Init+0x104>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_OPER_Pin|DO04_Pin|DO03_Pin|DO02_Pin
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 510f 	mov.w	r1, #9152	; 0x23c0
 800189a:	4823      	ldr	r0, [pc, #140]	; (8001928 <MX_GPIO_Init+0x108>)
 800189c:	f003 f92f 	bl	8004afe <HAL_GPIO_WritePin>
                          |DO01_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_RS485_DIR_Pin|PC_RS485_DIR_Pin|Emergency_En_Pin, GPIO_PIN_RESET);
 80018a0:	2200      	movs	r2, #0
 80018a2:	f44f 7118 	mov.w	r1, #608	; 0x260
 80018a6:	4821      	ldr	r0, [pc, #132]	; (800192c <MX_GPIO_Init+0x10c>)
 80018a8:	f003 f929 	bl	8004afe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = LED_OPER_Pin|DO04_Pin|DO03_Pin|DO02_Pin
 80018ac:	f44f 530f 	mov.w	r3, #9152	; 0x23c0
 80018b0:	613b      	str	r3, [r7, #16]
                          |DO01_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b2:	2301      	movs	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ba:	2302      	movs	r3, #2
 80018bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018be:	f107 0310 	add.w	r3, r7, #16
 80018c2:	4619      	mov	r1, r3
 80018c4:	4818      	ldr	r0, [pc, #96]	; (8001928 <MX_GPIO_Init+0x108>)
 80018c6:	f002 ff7f 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW04_Pin|SW03_Pin;
 80018ca:	2330      	movs	r3, #48	; 0x30
 80018cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	4619      	mov	r1, r3
 80018dc:	4812      	ldr	r0, [pc, #72]	; (8001928 <MX_GPIO_Init+0x108>)
 80018de:	f002 ff73 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SW02_Pin|SW01_Pin|DI04_Pin|DI03_Pin
 80018e2:	f24f 0303 	movw	r3, #61443	; 0xf003
 80018e6:	613b      	str	r3, [r7, #16]
                          |DI02_Pin|DI01_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f0:	f107 0310 	add.w	r3, r7, #16
 80018f4:	4619      	mov	r1, r3
 80018f6:	480d      	ldr	r0, [pc, #52]	; (800192c <MX_GPIO_Init+0x10c>)
 80018f8:	f002 ff66 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_RS485_DIR_Pin|PC_RS485_DIR_Pin|Emergency_En_Pin;
 80018fc:	f44f 7318 	mov.w	r3, #608	; 0x260
 8001900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2302      	movs	r3, #2
 800190c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_GPIO_Init+0x10c>)
 8001916:	f002 ff57 	bl	80047c8 <HAL_GPIO_Init>

}
 800191a:	bf00      	nop
 800191c:	3720      	adds	r7, #32
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40021000 	.word	0x40021000
 8001928:	40011000 	.word	0x40011000
 800192c:	40010c00 	.word	0x40010c00

08001930 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar (int ch)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8001938:	1d39      	adds	r1, r7, #4
 800193a:	2364      	movs	r3, #100	; 0x64
 800193c:	2201      	movs	r2, #1
 800193e:	4804      	ldr	r0, [pc, #16]	; (8001950 <__io_putchar+0x20>)
 8001940:	f004 faa9 	bl	8005e96 <HAL_UART_Transmit>
  return ch;
 8001944:	687b      	ldr	r3, [r7, #4]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200059c4 	.word	0x200059c4

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001958:	f001 fb5a 	bl	8003010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195c:	f000 f866 	bl	8001a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001960:	f7ff ff5e 	bl	8001820 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001964:	f7ff fd74 	bl	8001450 <MX_CAN1_Init>
  MX_UART4_Init();
 8001968:	f000 fada 	bl	8001f20 <MX_UART4_Init>
  MX_UART5_Init();
 800196c:	f000 fb04 	bl	8001f78 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001970:	f000 fb2e 	bl	8001fd0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001974:	f000 fb56 	bl	8002024 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001978:	f000 f9f8 	bl	8001d6c <MX_TIM6_Init>
  MX_ADC1_Init();
 800197c:	f7ff fcee 	bl	800135c <MX_ADC1_Init>
  MX_DAC_Init();
 8001980:	f7ff fede 	bl	8001740 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001984:	481f      	ldr	r0, [pc, #124]	; (8001a04 <main+0xb0>)
 8001986:	f003 ffcf 	bl	8005928 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT (&huart1, &buff, 1);
 800198a:	2201      	movs	r2, #1
 800198c:	491e      	ldr	r1, [pc, #120]	; (8001a08 <main+0xb4>)
 800198e:	481f      	ldr	r0, [pc, #124]	; (8001a0c <main+0xb8>)
 8001990:	f004 fb13 	bl	8005fba <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart3, &buff, 1);
 8001994:	2201      	movs	r2, #1
 8001996:	491c      	ldr	r1, [pc, #112]	; (8001a08 <main+0xb4>)
 8001998:	481d      	ldr	r0, [pc, #116]	; (8001a10 <main+0xbc>)
 800199a:	f004 fb0e 	bl	8005fba <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart4, &buff, 1);
 800199e:	2201      	movs	r2, #1
 80019a0:	4919      	ldr	r1, [pc, #100]	; (8001a08 <main+0xb4>)
 80019a2:	481c      	ldr	r0, [pc, #112]	; (8001a14 <main+0xc0>)
 80019a4:	f004 fb09 	bl	8005fba <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart5, &buff, 1);
 80019a8:	2201      	movs	r2, #1
 80019aa:	4917      	ldr	r1, [pc, #92]	; (8001a08 <main+0xb4>)
 80019ac:	481a      	ldr	r0, [pc, #104]	; (8001a18 <main+0xc4>)
 80019ae:	f004 fb04 	bl	8005fba <HAL_UART_Receive_IT>
  Usart_Init();
 80019b2:	f000 fe0f 	bl	80025d4 <Usart_Init>
  Can_Initial();
 80019b6:	f7ff fddd 	bl	8001574 <Can_Initial>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  serialtype.bSerialType = SW01;
 80019ba:	2102      	movs	r1, #2
 80019bc:	4817      	ldr	r0, [pc, #92]	; (8001a1c <main+0xc8>)
 80019be:	f003 f887 	bl	8004ad0 <HAL_GPIO_ReadPin>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <main+0xcc>)
 80019d0:	701a      	strb	r2, [r3, #0]
	  remotetype.bRemoteType = SW04;
 80019d2:	2110      	movs	r1, #16
 80019d4:	4813      	ldr	r0, [pc, #76]	; (8001a24 <main+0xd0>)
 80019d6:	f003 f87b 	bl	8004ad0 <HAL_GPIO_ReadPin>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	bf14      	ite	ne
 80019e0:	2301      	movne	r3, #1
 80019e2:	2300      	moveq	r3, #0
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b10      	ldr	r3, [pc, #64]	; (8001a28 <main+0xd4>)
 80019e8:	701a      	strb	r2, [r3, #0]

	  //? ???
	  DataGetFlowProcess(COM1);
 80019ea:	2000      	movs	r0, #0
 80019ec:	f000 fec6 	bl	800277c <DataGetFlowProcess>
	  DataGetFlowProcess(COM3);
 80019f0:	2002      	movs	r0, #2
 80019f2:	f000 fec3 	bl	800277c <DataGetFlowProcess>
	  DataGetFlowProcess(COM4);
 80019f6:	2003      	movs	r0, #3
 80019f8:	f000 fec0 	bl	800277c <DataGetFlowProcess>
	  DataGetFlowProcess(COM5);
 80019fc:	2004      	movs	r0, #4
 80019fe:	f000 febd 	bl	800277c <DataGetFlowProcess>
  {
 8001a02:	e7da      	b.n	80019ba <main+0x66>
 8001a04:	20000828 	.word	0x20000828
 8001a08:	20000870 	.word	0x20000870
 8001a0c:	200059c4 	.word	0x200059c4
 8001a10:	20005a08 	.word	0x20005a08
 8001a14:	2000593c 	.word	0x2000593c
 8001a18:	20005980 	.word	0x20005980
 8001a1c:	40010c00 	.word	0x40010c00
 8001a20:	200007f8 	.word	0x200007f8
 8001a24:	40011000 	.word	0x40011000
 8001a28:	200007fc 	.word	0x200007fc

08001a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b09c      	sub	sp, #112	; 0x70
 8001a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a32:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a36:	2238      	movs	r2, #56	; 0x38
 8001a38:	2100      	movs	r1, #0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f004 ff4e 	bl	80068dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	2220      	movs	r2, #32
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f004 ff40 	bl	80068dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a64:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a72:	2302      	movs	r3, #2
 8001a74:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a7a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a7c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a80:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 f868 	bl	8004b60 <HAL_RCC_OscConfig>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001a96:	f000 f82d 	bl	8001af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f003 fb68 	bl	800518c <HAL_RCC_ClockConfig>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001ac2:	f000 f817 	bl	8001af4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f003 fda7 	bl	8005624 <HAL_RCCEx_PeriphCLKConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001adc:	f000 f80a 	bl	8001af4 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001ae0:	4b03      	ldr	r3, [pc, #12]	; (8001af0 <SystemClock_Config+0xc4>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
}
 8001ae6:	bf00      	nop
 8001ae8:	3770      	adds	r7, #112	; 0x70
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	42420070 	.word	0x42420070

08001af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <HAL_MspInit+0x40>)
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	4a0d      	ldr	r2, [pc, #52]	; (8001b40 <HAL_MspInit+0x40>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6193      	str	r3, [r2, #24]
 8001b12:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_MspInit+0x40>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_MspInit+0x40>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <HAL_MspInit+0x40>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b28:	61d3      	str	r3, [r2, #28]
 8001b2a:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_MspInit+0x40>)
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr
 8001b40:	40021000 	.word	0x40021000

08001b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <NMI_Handler+0x4>

08001b4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <HardFault_Handler+0x4>

08001b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <MemManage_Handler+0x4>

08001b56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b5a:	e7fe      	b.n	8001b5a <BusFault_Handler+0x4>

08001b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b60:	e7fe      	b.n	8001b60 <UsageFault_Handler+0x4>

08001b62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b62:	b480      	push	{r7}
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr

08001b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr

08001b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr

08001b86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8a:	f001 fa87 	bl	800309c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <CAN1_TX_IRQHandler+0x10>)
 8001b9a:	f002 f8ff 	bl	8003d9c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200007bc 	.word	0x200007bc

08001ba8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bac:	4802      	ldr	r0, [pc, #8]	; (8001bb8 <CAN1_RX0_IRQHandler+0x10>)
 8001bae:	f002 f8f5 	bl	8003d9c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200007bc 	.word	0x200007bc

08001bbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <USART1_IRQHandler+0x10>)
 8001bc2:	f004 fa2b 	bl	800601c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200059c4 	.word	0x200059c4

08001bd0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bd4:	4802      	ldr	r0, [pc, #8]	; (8001be0 <USART3_IRQHandler+0x10>)
 8001bd6:	f004 fa21 	bl	800601c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20005a08 	.word	0x20005a08

08001be4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001be8:	4802      	ldr	r0, [pc, #8]	; (8001bf4 <UART4_IRQHandler+0x10>)
 8001bea:	f004 fa17 	bl	800601c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2000593c 	.word	0x2000593c

08001bf8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001bfc:	4802      	ldr	r0, [pc, #8]	; (8001c08 <UART5_IRQHandler+0x10>)
 8001bfe:	f004 fa0d 	bl	800601c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20005980 	.word	0x20005980

08001c0c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <TIM6_IRQHandler+0x10>)
 8001c12:	f003 fee3 	bl	80059dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000828 	.word	0x20000828

08001c20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
 8001c30:	e00a      	b.n	8001c48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c32:	f3af 8000 	nop.w
 8001c36:	4601      	mov	r1, r0
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	60ba      	str	r2, [r7, #8]
 8001c3e:	b2ca      	uxtb	r2, r1
 8001c40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	3301      	adds	r3, #1
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	dbf0      	blt.n	8001c32 <_read+0x12>
  }

  return len;
 8001c50:	687b      	ldr	r3, [r7, #4]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	e009      	b.n	8001c80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	1c5a      	adds	r2, r3, #1
 8001c70:	60ba      	str	r2, [r7, #8]
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fe5b 	bl	8001930 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	dbf1      	blt.n	8001c6c <_write+0x12>
  }
  return len;
 8001c88:	687b      	ldr	r3, [r7, #4]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <_close>:

int _close(int file)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb8:	605a      	str	r2, [r3, #4]
  return 0;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <_isatty>:

int _isatty(int file)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cce:	2301      	movs	r3, #1
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr

08001cda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
	...

08001cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cfc:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <_sbrk+0x5c>)
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <_sbrk+0x60>)
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d10:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <_sbrk+0x64>)
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <_sbrk+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d16:	4b10      	ldr	r3, [pc, #64]	; (8001d58 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d207      	bcs.n	8001d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d24:	f004 fda2 	bl	800686c <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e009      	b.n	8001d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3a:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <_sbrk+0x64>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <_sbrk+0x64>)
 8001d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d46:	68fb      	ldr	r3, [r7, #12]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20010000 	.word	0x20010000
 8001d54:	00000400 	.word	0x00000400
 8001d58:	20000800 	.word	0x20000800
 8001d5c:	20005a60 	.word	0x20005a60

08001d60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d72:	463b      	mov	r3, r7
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d7c:	4a15      	ldr	r2, [pc, #84]	; (8001dd4 <MX_TIM6_Init+0x68>)
 8001d7e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3600;
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d82:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8001d86:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d88:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8001d8e:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d90:	2263      	movs	r2, #99	; 0x63
 8001d92:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d94:	4b0e      	ldr	r3, [pc, #56]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d9a:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001d9c:	f003 fd74 	bl	8005888 <HAL_TIM_Base_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001da6:	f7ff fea5 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001daa:	2300      	movs	r3, #0
 8001dac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001db2:	463b      	mov	r3, r7
 8001db4:	4619      	mov	r1, r3
 8001db6:	4806      	ldr	r0, [pc, #24]	; (8001dd0 <MX_TIM6_Init+0x64>)
 8001db8:	f003 ffa8 	bl	8005d0c <HAL_TIMEx_MasterConfigSynchronization>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001dc2:	f7ff fe97 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000828 	.word	0x20000828
 8001dd4:	40001000 	.word	0x40001000

08001dd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	; (8001e1c <HAL_TIM_Base_MspInit+0x44>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d113      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001dea:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a0c      	ldr	r2, [pc, #48]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df0:	f043 0310 	orr.w	r3, r3, #16
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_TIM_Base_MspInit+0x48>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	2036      	movs	r0, #54	; 0x36
 8001e08:	f002 fae7 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001e0c:	2036      	movs	r0, #54	; 0x36
 8001e0e:	f002 fb00 	bl	8004412 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40001000 	.word	0x40001000
 8001e20:	40021000 	.word	0x40021000

08001e24 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM6)	//10ms timer
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a34      	ldr	r2, [pc, #208]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d161      	bne.n	8001efa <HAL_TIM_PeriodElapsedCallback+0xd6>
	{
		msec++;
 8001e36:	4b34      	ldr	r3, [pc, #208]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	4a32      	ldr	r2, [pc, #200]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001e3e:	6013      	str	r3, [r2, #0]

		if(msec>=200){
 8001e40:	4b31      	ldr	r3, [pc, #196]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2bc7      	cmp	r3, #199	; 0xc7
 8001e46:	dd2b      	ble.n	8001ea0 <HAL_TIM_PeriodElapsedCallback+0x7c>
		 msec=0;
 8001e48:	4b2f      	ldr	r3, [pc, #188]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
		 sec++;
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	4a2d      	ldr	r2, [pc, #180]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e56:	6013      	str	r3, [r2, #0]

		 OPER;
 8001e58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e5c:	482c      	ldr	r0, [pc, #176]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001e5e:	f002 fe66 	bl	8004b2e <HAL_GPIO_TogglePin>
		 if(sec>=60){
 8001e62:	4b2a      	ldr	r3, [pc, #168]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2b3b      	cmp	r3, #59	; 0x3b
 8001e68:	dd1a      	ble.n	8001ea0 <HAL_TIM_PeriodElapsedCallback+0x7c>
			sec=0;
 8001e6a:	4b28      	ldr	r3, [pc, #160]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
			min++;
 8001e70:	4b28      	ldr	r3, [pc, #160]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a27      	ldr	r2, [pc, #156]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e78:	6013      	str	r3, [r2, #0]
			if(min>=60){
 8001e7a:	4b26      	ldr	r3, [pc, #152]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2b3b      	cmp	r3, #59	; 0x3b
 8001e80:	dd0e      	ble.n	8001ea0 <HAL_TIM_PeriodElapsedCallback+0x7c>
			   min=0;
 8001e82:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
			   hour++;
 8001e88:	4b23      	ldr	r3, [pc, #140]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	4a22      	ldr	r2, [pc, #136]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e90:	6013      	str	r3, [r2, #0]
			   if(hour>=24){
 8001e92:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b17      	cmp	r3, #23
 8001e98:	dd02      	ble.n	8001ea0 <HAL_TIM_PeriodElapsedCallback+0x7c>
			   hour=1;
 8001e9a:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]
			   }
			}
		 }
		}

		if(utim.uart_get[0])utim.uart_get[0]--;
 8001ea0:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d004      	beq.n	8001eb2 <HAL_TIM_PeriodElapsedCallback+0x8e>
 8001ea8:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	4a1b      	ldr	r2, [pc, #108]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001eb0:	6013      	str	r3, [r2, #0]
		if(utim.uart_get[1])utim.uart_get[1]--;
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d004      	beq.n	8001ec4 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8001eba:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	4a16      	ldr	r2, [pc, #88]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ec2:	6053      	str	r3, [r2, #4]
		if(utim.uart_get[2])utim.uart_get[2]--;
 8001ec4:	4b15      	ldr	r3, [pc, #84]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d004      	beq.n	8001ed6 <HAL_TIM_PeriodElapsedCallback+0xb2>
 8001ecc:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	4a12      	ldr	r2, [pc, #72]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ed4:	6093      	str	r3, [r2, #8]
		if(utim.uart_get[3])utim.uart_get[3]--;
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d004      	beq.n	8001ee8 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001ede:	4b0f      	ldr	r3, [pc, #60]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	4a0d      	ldr	r2, [pc, #52]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ee6:	60d3      	str	r3, [r2, #12]
		if(utim.uart_get[4])utim.uart_get[4]--;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d004      	beq.n	8001efa <HAL_TIM_PeriodElapsedCallback+0xd6>
 8001ef0:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	4a09      	ldr	r2, [pc, #36]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ef8:	6113      	str	r3, [r2, #16]


	}
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40001000 	.word	0x40001000
 8001f08:	20000804 	.word	0x20000804
 8001f0c:	20000808 	.word	0x20000808
 8001f10:	40011000 	.word	0x40011000
 8001f14:	2000080c 	.word	0x2000080c
 8001f18:	20000810 	.word	0x20000810
 8001f1c:	20000814 	.word	0x20000814

08001f20 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f26:	4a13      	ldr	r2, [pc, #76]	; (8001f74 <MX_UART4_Init+0x54>)
 8001f28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8001f2a:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f2c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001f30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f38:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <MX_UART4_Init+0x50>)
 8001f5c:	f003 ff4e 	bl	8005dfc <HAL_UART_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_UART4_Init+0x4a>
  {
    Error_Handler();
 8001f66:	f7ff fdc5 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	2000593c 	.word	0x2000593c
 8001f74:	40004c00 	.word	0x40004c00

08001f78 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001f7e:	4a13      	ldr	r2, [pc, #76]	; (8001fcc <MX_UART5_Init+0x54>)
 8001f80:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 57600;
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001f84:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001f88:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001f8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f90:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f92:	4b0d      	ldr	r3, [pc, #52]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001f9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f9e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001fa0:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_UART5_Init+0x50>)
 8001fb4:	f003 ff22 	bl	8005dfc <HAL_UART_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_UART5_Init+0x4a>
  {
    Error_Handler();
 8001fbe:	f7ff fd99 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20005980 	.word	0x20005980
 8001fcc:	40005000 	.word	0x40005000

08001fd0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <MX_USART1_UART_Init+0x50>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001fe4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fe8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fea:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ff6:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001ff8:	220c      	movs	r2, #12
 8001ffa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_USART1_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002008:	4804      	ldr	r0, [pc, #16]	; (800201c <MX_USART1_UART_Init+0x4c>)
 800200a:	f003 fef7 	bl	8005dfc <HAL_UART_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8002014:	f7ff fd6e 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200059c4 	.word	0x200059c4
 8002020:	40013800 	.word	0x40013800

08002024 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <MX_USART3_UART_Init+0x50>)
 800202c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002030:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002034:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8002036:	4b0e      	ldr	r3, [pc, #56]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002038:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800203c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800203e:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002040:	2200      	movs	r2, #0
 8002042:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800204c:	220c      	movs	r2, #12
 800204e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002050:	4b07      	ldr	r3, [pc, #28]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002056:	4b06      	ldr	r3, [pc, #24]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800205c:	4804      	ldr	r0, [pc, #16]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800205e:	f003 fecd 	bl	8005dfc <HAL_UART_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8002068:	f7ff fd44 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20005a08 	.word	0x20005a08
 8002074:	40004800 	.word	0x40004800

08002078 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b090      	sub	sp, #64	; 0x40
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a86      	ldr	r2, [pc, #536]	; (80022ac <HAL_UART_MspInit+0x234>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d13a      	bne.n	800210e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002098:	4b85      	ldr	r3, [pc, #532]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	4a84      	ldr	r2, [pc, #528]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800209e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020a2:	61d3      	str	r3, [r2, #28]
 80020a4:	4b82      	ldr	r3, [pc, #520]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b0:	4b7f      	ldr	r3, [pc, #508]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	4a7e      	ldr	r2, [pc, #504]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80020b6:	f043 0310 	orr.w	r3, r3, #16
 80020ba:	6193      	str	r3, [r2, #24]
 80020bc:	4b7c      	ldr	r3, [pc, #496]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80020c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = MotorRs485Txd_Pin;
 80020c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(MotorRs485Txd_GPIO_Port, &GPIO_InitStruct);
 80020d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020da:	4619      	mov	r1, r3
 80020dc:	4875      	ldr	r0, [pc, #468]	; (80022b4 <HAL_UART_MspInit+0x23c>)
 80020de:	f002 fb73 	bl	80047c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MotorRs485Rxd_Pin;
 80020e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e8:	2300      	movs	r3, #0
 80020ea:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(MotorRs485Rxd_GPIO_Port, &GPIO_InitStruct);
 80020f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020f4:	4619      	mov	r1, r3
 80020f6:	486f      	ldr	r0, [pc, #444]	; (80022b4 <HAL_UART_MspInit+0x23c>)
 80020f8:	f002 fb66 	bl	80047c8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2100      	movs	r1, #0
 8002100:	2034      	movs	r0, #52	; 0x34
 8002102:	f002 f96a 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002106:	2034      	movs	r0, #52	; 0x34
 8002108:	f002 f983 	bl	8004412 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800210c:	e0c9      	b.n	80022a2 <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==UART5)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a69      	ldr	r2, [pc, #420]	; (80022b8 <HAL_UART_MspInit+0x240>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d145      	bne.n	80021a4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002118:	4b65      	ldr	r3, [pc, #404]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	4a64      	ldr	r2, [pc, #400]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800211e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002122:	61d3      	str	r3, [r2, #28]
 8002124:	4b62      	ldr	r3, [pc, #392]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002130:	4b5f      	ldr	r3, [pc, #380]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	4a5e      	ldr	r2, [pc, #376]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002136:	f043 0310 	orr.w	r3, r3, #16
 800213a:	6193      	str	r3, [r2, #24]
 800213c:	4b5c      	ldr	r3, [pc, #368]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f003 0310 	and.w	r3, r3, #16
 8002144:	623b      	str	r3, [r7, #32]
 8002146:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002148:	4b59      	ldr	r3, [pc, #356]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a58      	ldr	r2, [pc, #352]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800214e:	f043 0320 	orr.w	r3, r3, #32
 8002152:	6193      	str	r3, [r2, #24]
 8002154:	4b56      	ldr	r3, [pc, #344]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0320 	and.w	r3, r3, #32
 800215c:	61fb      	str	r3, [r7, #28]
 800215e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = PcRs485Txd_Pin;
 8002160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002164:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800216a:	2303      	movs	r3, #3
 800216c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(PcRs485Txd_GPIO_Port, &GPIO_InitStruct);
 800216e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002172:	4619      	mov	r1, r3
 8002174:	484f      	ldr	r0, [pc, #316]	; (80022b4 <HAL_UART_MspInit+0x23c>)
 8002176:	f002 fb27 	bl	80047c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PcRs485Rxd_Pin;
 800217a:	2304      	movs	r3, #4
 800217c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217e:	2300      	movs	r3, #0
 8002180:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(PcRs485Rxd_GPIO_Port, &GPIO_InitStruct);
 8002186:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800218a:	4619      	mov	r1, r3
 800218c:	484b      	ldr	r0, [pc, #300]	; (80022bc <HAL_UART_MspInit+0x244>)
 800218e:	f002 fb1b 	bl	80047c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	2035      	movs	r0, #53	; 0x35
 8002198:	f002 f91f 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800219c:	2035      	movs	r0, #53	; 0x35
 800219e:	f002 f938 	bl	8004412 <HAL_NVIC_EnableIRQ>
}
 80021a2:	e07e      	b.n	80022a2 <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==USART1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a45      	ldr	r2, [pc, #276]	; (80022c0 <HAL_UART_MspInit+0x248>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d13a      	bne.n	8002224 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART1_CLK_ENABLE();
 80021ae:	4b40      	ldr	r3, [pc, #256]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	4a3f      	ldr	r2, [pc, #252]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	6193      	str	r3, [r2, #24]
 80021ba:	4b3d      	ldr	r3, [pc, #244]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021c2:	61bb      	str	r3, [r7, #24]
 80021c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	4b3a      	ldr	r3, [pc, #232]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	4a39      	ldr	r2, [pc, #228]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021cc:	f043 0304 	orr.w	r3, r3, #4
 80021d0:	6193      	str	r3, [r2, #24]
 80021d2:	4b37      	ldr	r3, [pc, #220]	; (80022b0 <HAL_UART_MspInit+0x238>)
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	f003 0304 	and.w	r3, r3, #4
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DebugTxd_Pin;
 80021de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2302      	movs	r3, #2
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(DebugTxd_GPIO_Port, &GPIO_InitStruct);
 80021ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021f0:	4619      	mov	r1, r3
 80021f2:	4834      	ldr	r0, [pc, #208]	; (80022c4 <HAL_UART_MspInit+0x24c>)
 80021f4:	f002 fae8 	bl	80047c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DebugRxd_Pin;
 80021f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021fe:	2300      	movs	r3, #0
 8002200:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(DebugRxd_GPIO_Port, &GPIO_InitStruct);
 8002206:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800220a:	4619      	mov	r1, r3
 800220c:	482d      	ldr	r0, [pc, #180]	; (80022c4 <HAL_UART_MspInit+0x24c>)
 800220e:	f002 fadb 	bl	80047c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	2025      	movs	r0, #37	; 0x25
 8002218:	f002 f8df 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800221c:	2025      	movs	r0, #37	; 0x25
 800221e:	f002 f8f8 	bl	8004412 <HAL_NVIC_EnableIRQ>
}
 8002222:	e03e      	b.n	80022a2 <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==USART3)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a27      	ldr	r2, [pc, #156]	; (80022c8 <HAL_UART_MspInit+0x250>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d139      	bne.n	80022a2 <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART3_CLK_ENABLE();
 800222e:	4b20      	ldr	r3, [pc, #128]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	4a1f      	ldr	r2, [pc, #124]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002238:	61d3      	str	r3, [r2, #28]
 800223a:	4b1d      	ldr	r3, [pc, #116]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002246:	4b1a      	ldr	r3, [pc, #104]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	4a19      	ldr	r2, [pc, #100]	; (80022b0 <HAL_UART_MspInit+0x238>)
 800224c:	f043 0308 	orr.w	r3, r3, #8
 8002250:	6193      	str	r3, [r2, #24]
 8002252:	4b17      	ldr	r3, [pc, #92]	; (80022b0 <HAL_UART_MspInit+0x238>)
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800225e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002262:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
 8002266:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002268:	2303      	movs	r3, #3
 800226a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002270:	4619      	mov	r1, r3
 8002272:	4816      	ldr	r0, [pc, #88]	; (80022cc <HAL_UART_MspInit+0x254>)
 8002274:	f002 faa8 	bl	80047c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SBUS_RXD_Pin;
 8002278:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800227e:	2300      	movs	r3, #0
 8002280:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(SBUS_RXD_GPIO_Port, &GPIO_InitStruct);
 8002286:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800228a:	4619      	mov	r1, r3
 800228c:	480f      	ldr	r0, [pc, #60]	; (80022cc <HAL_UART_MspInit+0x254>)
 800228e:	f002 fa9b 	bl	80047c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002292:	2200      	movs	r2, #0
 8002294:	2100      	movs	r1, #0
 8002296:	2027      	movs	r0, #39	; 0x27
 8002298:	f002 f89f 	bl	80043da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800229c:	2027      	movs	r0, #39	; 0x27
 800229e:	f002 f8b8 	bl	8004412 <HAL_NVIC_EnableIRQ>
}
 80022a2:	bf00      	nop
 80022a4:	3740      	adds	r7, #64	; 0x40
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40004c00 	.word	0x40004c00
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40011000 	.word	0x40011000
 80022b8:	40005000 	.word	0x40005000
 80022bc:	40011400 	.word	0x40011400
 80022c0:	40013800 	.word	0x40013800
 80022c4:	40010800 	.word	0x40010800
 80022c8:	40004800 	.word	0x40004800
 80022cc:	40010c00 	.word	0x40010c00

080022d0 <Uart_EmptyRxQ>:
UART_QUEUE UART_RxQ[MAX_USART_CHANNEL];
//------------------------------------------------------------------
//Ring buffer empty .
//------------------------------------------------------------------
char Uart_EmptyRxQ(char port)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
   if(UART_RxQ[port].rptr == UART_RxQ[port].wptr)return(1);
 80022da:	79fa      	ldrb	r2, [r7, #7]
 80022dc:	490e      	ldr	r1, [pc, #56]	; (8002318 <Uart_EmptyRxQ+0x48>)
 80022de:	4613      	mov	r3, r2
 80022e0:	021b      	lsls	r3, r3, #8
 80022e2:	4413      	add	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	440b      	add	r3, r1
 80022e8:	f603 0304 	addw	r3, r3, #2052	; 0x804
 80022ec:	6819      	ldr	r1, [r3, #0]
 80022ee:	79fa      	ldrb	r2, [r7, #7]
 80022f0:	4809      	ldr	r0, [pc, #36]	; (8002318 <Uart_EmptyRxQ+0x48>)
 80022f2:	4613      	mov	r3, r2
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	4413      	add	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4403      	add	r3, r0
 80022fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4299      	cmp	r1, r3
 8002304:	d101      	bne.n	800230a <Uart_EmptyRxQ+0x3a>
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <Uart_EmptyRxQ+0x3c>
   else   return(0);
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	20000874 	.word	0x20000874

0800231c <Uart_RxQRead>:
//------------------------------------------------------------------
//Read Rxd data.
//------------------------------------------------------------------
int Uart_RxQRead(char port)
{
 800231c:	b5b0      	push	{r4, r5, r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
   if(Uart_EmptyRxQ(port))return -1;
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff ffd1 	bl	80022d0 <Uart_EmptyRxQ>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d002      	beq.n	800233a <Uart_RxQRead+0x1e>
 8002334:	f04f 33ff 	mov.w	r3, #4294967295
 8002338:	e035      	b.n	80023a6 <Uart_RxQRead+0x8a>
   if(UART_RxQ[port].rptr == UART_MAXQ-1) UART_RxQ[port].rptr = 0;
 800233a:	79fa      	ldrb	r2, [r7, #7]
 800233c:	491c      	ldr	r1, [pc, #112]	; (80023b0 <Uart_RxQRead+0x94>)
 800233e:	4613      	mov	r3, r2
 8002340:	021b      	lsls	r3, r3, #8
 8002342:	4413      	add	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	440b      	add	r3, r1
 8002348:	f603 0304 	addw	r3, r3, #2052	; 0x804
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8002352:	4293      	cmp	r3, r2
 8002354:	d10a      	bne.n	800236c <Uart_RxQRead+0x50>
 8002356:	79fa      	ldrb	r2, [r7, #7]
 8002358:	4915      	ldr	r1, [pc, #84]	; (80023b0 <Uart_RxQRead+0x94>)
 800235a:	4613      	mov	r3, r2
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	4413      	add	r3, r2
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	440b      	add	r3, r1
 8002364:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]

   return(UART_RxQ[port].buff[UART_RxQ[port].rptr++]);
 800236c:	79f8      	ldrb	r0, [r7, #7]
 800236e:	79fa      	ldrb	r2, [r7, #7]
 8002370:	490f      	ldr	r1, [pc, #60]	; (80023b0 <Uart_RxQRead+0x94>)
 8002372:	4613      	mov	r3, r2
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	4413      	add	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	440b      	add	r3, r1
 800237c:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002380:	6819      	ldr	r1, [r3, #0]
 8002382:	1c4c      	adds	r4, r1, #1
 8002384:	4d0a      	ldr	r5, [pc, #40]	; (80023b0 <Uart_RxQRead+0x94>)
 8002386:	4613      	mov	r3, r2
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	4413      	add	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	442b      	add	r3, r5
 8002390:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002394:	601c      	str	r4, [r3, #0]
 8002396:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <Uart_RxQRead+0x94>)
 8002398:	4603      	mov	r3, r0
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	4403      	add	r3, r0
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4413      	add	r3, r2
 80023a2:	440b      	add	r3, r1
 80023a4:	781b      	ldrb	r3, [r3, #0]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bdb0      	pop	{r4, r5, r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000874 	.word	0x20000874

080023b4 <CommGetChar>:
//------------------------------------------------------------------
//??????????????????????? : ? ???????????????????????? ? ???? ?????????????????????????? ??.
//? ?????????????????????????? ????????????????????????? -1? ??
//------------------------------------------------------------------
int CommGetChar (unsigned char ch)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
   return Uart_RxQRead(ch);
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ffab 	bl	800231c <Uart_RxQRead>
 80023c6:	4603      	mov	r3, r0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	switch((uint32_t)huart->Instance){
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a72      	ldr	r2, [pc, #456]	; (80025a8 <HAL_UART_RxCpltCallback+0x1d8>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d01a      	beq.n	8002418 <HAL_UART_RxCpltCallback+0x48>
 80023e2:	4a71      	ldr	r2, [pc, #452]	; (80025a8 <HAL_UART_RxCpltCallback+0x1d8>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	f200 80da 	bhi.w	800259e <HAL_UART_RxCpltCallback+0x1ce>
 80023ea:	4a70      	ldr	r2, [pc, #448]	; (80025ac <HAL_UART_RxCpltCallback+0x1dc>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	f000 80a0 	beq.w	8002532 <HAL_UART_RxCpltCallback+0x162>
 80023f2:	4a6e      	ldr	r2, [pc, #440]	; (80025ac <HAL_UART_RxCpltCallback+0x1dc>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	f200 80d2 	bhi.w	800259e <HAL_UART_RxCpltCallback+0x1ce>
 80023fa:	4a6d      	ldr	r2, [pc, #436]	; (80025b0 <HAL_UART_RxCpltCallback+0x1e0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d067      	beq.n	80024d0 <HAL_UART_RxCpltCallback+0x100>
 8002400:	4a6b      	ldr	r2, [pc, #428]	; (80025b0 <HAL_UART_RxCpltCallback+0x1e0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	f200 80cb 	bhi.w	800259e <HAL_UART_RxCpltCallback+0x1ce>
 8002408:	4a6a      	ldr	r2, [pc, #424]	; (80025b4 <HAL_UART_RxCpltCallback+0x1e4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	f000 80c6 	beq.w	800259c <HAL_UART_RxCpltCallback+0x1cc>
 8002410:	4a69      	ldr	r2, [pc, #420]	; (80025b8 <HAL_UART_RxCpltCallback+0x1e8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d027      	beq.n	8002466 <HAL_UART_RxCpltCallback+0x96>
		break;
		*/
	}


}
 8002416:	e0c2      	b.n	800259e <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart1);
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	4b67      	ldr	r3, [pc, #412]	; (80025bc <HAL_UART_RxCpltCallback+0x1ec>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	4b65      	ldr	r3, [pc, #404]	; (80025bc <HAL_UART_RxCpltCallback+0x1ec>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697b      	ldr	r3, [r7, #20]
			HAL_UART_Receive_IT(&huart1, &buff, 1); // 1 
 800242e:	2201      	movs	r2, #1
 8002430:	4963      	ldr	r1, [pc, #396]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 8002432:	4862      	ldr	r0, [pc, #392]	; (80025bc <HAL_UART_RxCpltCallback+0x1ec>)
 8002434:	f003 fdc1 	bl	8005fba <HAL_UART_Receive_IT>
			if(UART_RxQ[COM1].wptr == UART_MAXQ-1) UART_RxQ[COM1].wptr = 0;	// write ptr clr
 8002438:	4b62      	ldr	r3, [pc, #392]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 800243a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 800243e:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8002442:	4293      	cmp	r3, r2
 8002444:	d103      	bne.n	800244e <HAL_UART_RxCpltCallback+0x7e>
 8002446:	4b5f      	ldr	r3, [pc, #380]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002448:	2200      	movs	r2, #0
 800244a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
			UART_RxQ[COM1].buff[UART_RxQ[COM1].wptr++] = buff;
 800244e:	4b5d      	ldr	r3, [pc, #372]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002450:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	495b      	ldr	r1, [pc, #364]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002458:	f8c1 2800 	str.w	r2, [r1, #2048]	; 0x800
 800245c:	4a58      	ldr	r2, [pc, #352]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 800245e:	7811      	ldrb	r1, [r2, #0]
 8002460:	4a58      	ldr	r2, [pc, #352]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002462:	54d1      	strb	r1, [r2, r3]
		break;
 8002464:	e09b      	b.n	800259e <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart3);
 8002466:	2300      	movs	r3, #0
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	4b57      	ldr	r3, [pc, #348]	; (80025c8 <HAL_UART_RxCpltCallback+0x1f8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b55      	ldr	r3, [pc, #340]	; (80025c8 <HAL_UART_RxCpltCallback+0x1f8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	693b      	ldr	r3, [r7, #16]
			HAL_UART_Receive_IT(&huart3, &buff, 1); // 1 
 800247c:	2201      	movs	r2, #1
 800247e:	4950      	ldr	r1, [pc, #320]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 8002480:	4851      	ldr	r0, [pc, #324]	; (80025c8 <HAL_UART_RxCpltCallback+0x1f8>)
 8002482:	f003 fd9a 	bl	8005fba <HAL_UART_Receive_IT>
			if(UART_RxQ[COM3].wptr == UART_MAXQ) UART_RxQ[COM3].wptr = 0;	// write ptr clr
 8002486:	4b4f      	ldr	r3, [pc, #316]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800248c:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002490:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002494:	4293      	cmp	r3, r2
 8002496:	d106      	bne.n	80024a6 <HAL_UART_RxCpltCallback+0xd6>
 8002498:	4b4a      	ldr	r3, [pc, #296]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 800249a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800249e:	461a      	mov	r2, r3
 80024a0:	2300      	movs	r3, #0
 80024a2:	f8c2 3810 	str.w	r3, [r2, #2064]	; 0x810
			UART_RxQ[COM3].buff[UART_RxQ[COM3].wptr++] = buff;
 80024a6:	4b47      	ldr	r3, [pc, #284]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 80024a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024ac:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80024b0:	1c5a      	adds	r2, r3, #1
 80024b2:	4944      	ldr	r1, [pc, #272]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 80024b4:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80024b8:	f8c1 2810 	str.w	r2, [r1, #2064]	; 0x810
 80024bc:	4a40      	ldr	r2, [pc, #256]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 80024be:	7811      	ldrb	r1, [r2, #0]
 80024c0:	4a40      	ldr	r2, [pc, #256]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 80024c2:	4413      	add	r3, r2
 80024c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024c8:	3310      	adds	r3, #16
 80024ca:	460a      	mov	r2, r1
 80024cc:	701a      	strb	r2, [r3, #0]
		break;
 80024ce:	e066      	b.n	800259e <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart4);
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_UART_RxCpltCallback+0x1fc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <HAL_UART_RxCpltCallback+0x1fc>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
			HAL_UART_Receive_IT(&huart4, &buff, 1); // 1 
 80024e6:	2201      	movs	r2, #1
 80024e8:	4935      	ldr	r1, [pc, #212]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 80024ea:	4838      	ldr	r0, [pc, #224]	; (80025cc <HAL_UART_RxCpltCallback+0x1fc>)
 80024ec:	f003 fd65 	bl	8005fba <HAL_UART_Receive_IT>
			if(UART_RxQ[COM4].wptr == UART_MAXQ) UART_RxQ[COM4].wptr = 0;	// write ptr clr
 80024f0:	4b34      	ldr	r3, [pc, #208]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 80024f2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d105      	bne.n	800250c <HAL_UART_RxCpltCallback+0x13c>
 8002500:	4b30      	ldr	r3, [pc, #192]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002502:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002506:	461a      	mov	r2, r3
 8002508:	2300      	movs	r3, #0
 800250a:	6193      	str	r3, [r2, #24]
			UART_RxQ[COM4].buff[UART_RxQ[COM4].wptr++] = buff;
 800250c:	4b2d      	ldr	r3, [pc, #180]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 800250e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	492b      	ldr	r1, [pc, #172]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002518:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 800251c:	618a      	str	r2, [r1, #24]
 800251e:	4a28      	ldr	r2, [pc, #160]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 8002520:	7811      	ldrb	r1, [r2, #0]
 8002522:	4a28      	ldr	r2, [pc, #160]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002524:	4413      	add	r3, r2
 8002526:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 800252a:	3318      	adds	r3, #24
 800252c:	460a      	mov	r2, r1
 800252e:	701a      	strb	r2, [r3, #0]
		break;
 8002530:	e035      	b.n	800259e <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart5);
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <HAL_UART_RxCpltCallback+0x200>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	4b24      	ldr	r3, [pc, #144]	; (80025d0 <HAL_UART_RxCpltCallback+0x200>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	60bb      	str	r3, [r7, #8]
 8002546:	68bb      	ldr	r3, [r7, #8]
			HAL_UART_Receive_IT(&huart5, &buff, 1); // 1 
 8002548:	2201      	movs	r2, #1
 800254a:	491d      	ldr	r1, [pc, #116]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 800254c:	4820      	ldr	r0, [pc, #128]	; (80025d0 <HAL_UART_RxCpltCallback+0x200>)
 800254e:	f003 fd34 	bl	8005fba <HAL_UART_Receive_IT>
			if(UART_RxQ[COM5].wptr == UART_MAXQ) UART_RxQ[COM5].wptr = 0;	// write ptr clr
 8002552:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002554:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002558:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800255c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002560:	4293      	cmp	r3, r2
 8002562:	d106      	bne.n	8002572 <HAL_UART_RxCpltCallback+0x1a2>
 8002564:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002566:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800256a:	461a      	mov	r2, r3
 800256c:	2300      	movs	r3, #0
 800256e:	f8c2 3820 	str.w	r3, [r2, #2080]	; 0x820
			UART_RxQ[COM5].buff[UART_RxQ[COM5].wptr++] = buff;
 8002572:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002574:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002578:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	4911      	ldr	r1, [pc, #68]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 8002580:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 8002584:	f8c1 2820 	str.w	r2, [r1, #2080]	; 0x820
 8002588:	4a0d      	ldr	r2, [pc, #52]	; (80025c0 <HAL_UART_RxCpltCallback+0x1f0>)
 800258a:	7811      	ldrb	r1, [r2, #0]
 800258c:	4a0d      	ldr	r2, [pc, #52]	; (80025c4 <HAL_UART_RxCpltCallback+0x1f4>)
 800258e:	4413      	add	r3, r2
 8002590:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002594:	3320      	adds	r3, #32
 8002596:	460a      	mov	r2, r1
 8002598:	701a      	strb	r2, [r3, #0]
		break;
 800259a:	e000      	b.n	800259e <HAL_UART_RxCpltCallback+0x1ce>
		break;
 800259c:	bf00      	nop
}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40013800 	.word	0x40013800
 80025ac:	40005000 	.word	0x40005000
 80025b0:	40004c00 	.word	0x40004c00
 80025b4:	40004400 	.word	0x40004400
 80025b8:	40004800 	.word	0x40004800
 80025bc:	200059c4 	.word	0x200059c4
 80025c0:	20000870 	.word	0x20000870
 80025c4:	20000874 	.word	0x20000874
 80025c8:	20005a08 	.word	0x20005a08
 80025cc:	2000593c 	.word	0x2000593c
 80025d0:	20005980 	.word	0x20005980

080025d4 <Usart_Init>:
//------------------------------------------------------------------
  //?.
  //------------------------------------------------------------------
  void Usart_Init(void)
  {
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
     COMM_BUF      *ptr;

     ptr = &GS_Rev1Buf;
 80025da:	4b39      	ldr	r3, [pc, #228]	; (80026c0 <Usart_Init+0xec>)
 80025dc:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev2Buf;
 80025fc:	4b31      	ldr	r3, [pc, #196]	; (80026c4 <Usart_Init+0xf0>)
 80025fe:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev3Buf;
 800261e:	4b2a      	ldr	r3, [pc, #168]	; (80026c8 <Usart_Init+0xf4>)
 8002620:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev4Buf;
 8002640:	4b22      	ldr	r3, [pc, #136]	; (80026cc <Usart_Init+0xf8>)
 8002642:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev5Buf;
 8002662:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <Usart_Init+0xfc>)
 8002664:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     PC_RS485_DIR_RXD;
 8002684:	2200      	movs	r2, #0
 8002686:	2140      	movs	r1, #64	; 0x40
 8002688:	4812      	ldr	r0, [pc, #72]	; (80026d4 <Usart_Init+0x100>)
 800268a:	f002 fa38 	bl	8004afe <HAL_GPIO_WritePin>
     MOTOR_RS485_DIR_RXD;
 800268e:	2200      	movs	r2, #0
 8002690:	2120      	movs	r1, #32
 8002692:	4810      	ldr	r0, [pc, #64]	; (80026d4 <Usart_Init+0x100>)
 8002694:	f002 fa33 	bl	8004afe <HAL_GPIO_WritePin>

     cPid = 0;
 8002698:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <Usart_Init+0x104>)
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
     r_cPid = 0;
 800269e:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <Usart_Init+0x108>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	701a      	strb	r2, [r3, #0]
     nPacketLen = 0;
 80026a4:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <Usart_Init+0x10c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
     nRPM_L, nRPM_R = 0;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <Usart_Init+0x110>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
     //AutoMode 1: auto / 0: Manual
     bAutoMode = false;
 80026b0:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <Usart_Init+0x114>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	701a      	strb	r2, [r3, #0]
    //G_DataGetPort   =   0;   /* DataGerProcess? ????????????????????????? ??????????????????????? ? port */
    //G_DataFlowPort   =   0;   /* DataFlowProcess? ????????????????????????? ??????????????????????? ? port */

  //   ClearScreen();
  }
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	2000309c 	.word	0x2000309c
 80026c4:	200038b0 	.word	0x200038b0
 80026c8:	200040c4 	.word	0x200040c4
 80026cc:	200048d8 	.word	0x200048d8
 80026d0:	200050ec 	.word	0x200050ec
 80026d4:	40010c00 	.word	0x40010c00
 80026d8:	20005900 	.word	0x20005900
 80026dc:	20005901 	.word	0x20005901
 80026e0:	20005904 	.word	0x20005904
 80026e4:	20005910 	.word	0x20005910
 80026e8:	20005908 	.word	0x20005908

080026ec <CommBufClear>:

void CommBufClear(unsigned char port)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	71fb      	strb	r3, [r7, #7]
   COMM_BUF      *ptr;

   switch(port) {
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	2b04      	cmp	r3, #4
 80026fa:	d81c      	bhi.n	8002736 <CommBufClear+0x4a>
 80026fc:	a201      	add	r2, pc, #4	; (adr r2, 8002704 <CommBufClear+0x18>)
 80026fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002702:	bf00      	nop
 8002704:	08002719 	.word	0x08002719
 8002708:	0800271f 	.word	0x0800271f
 800270c:	08002725 	.word	0x08002725
 8002710:	0800272b 	.word	0x0800272b
 8002714:	08002731 	.word	0x08002731
      case COM1:
         ptr = &GS_Rev1Buf;
 8002718:	4b13      	ldr	r3, [pc, #76]	; (8002768 <CommBufClear+0x7c>)
 800271a:	60fb      	str	r3, [r7, #12]
         break;
 800271c:	e00b      	b.n	8002736 <CommBufClear+0x4a>
      case COM2:
         ptr = &GS_Rev2Buf;
 800271e:	4b13      	ldr	r3, [pc, #76]	; (800276c <CommBufClear+0x80>)
 8002720:	60fb      	str	r3, [r7, #12]
         break;
 8002722:	e008      	b.n	8002736 <CommBufClear+0x4a>
      case COM3:
         ptr = &GS_Rev3Buf;
 8002724:	4b12      	ldr	r3, [pc, #72]	; (8002770 <CommBufClear+0x84>)
 8002726:	60fb      	str	r3, [r7, #12]
         break;
 8002728:	e005      	b.n	8002736 <CommBufClear+0x4a>
      case COM4:
         ptr = &GS_Rev4Buf;
 800272a:	4b12      	ldr	r3, [pc, #72]	; (8002774 <CommBufClear+0x88>)
 800272c:	60fb      	str	r3, [r7, #12]
         break;
 800272e:	e002      	b.n	8002736 <CommBufClear+0x4a>
      case COM5:
         ptr = &GS_Rev5Buf;
 8002730:	4b11      	ldr	r3, [pc, #68]	; (8002778 <CommBufClear+0x8c>)
 8002732:	60fb      	str	r3, [r7, #12]
         break;
 8002734:	bf00      	nop

   }
   memset(ptr->Buf,0,COMM_MAX_BUF);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	3304      	adds	r3, #4
 800273a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800273e:	2100      	movs	r1, #0
 8002740:	4618      	mov	r0, r3
 8002742:	f004 f8cb 	bl	80068dc <memset>
   ptr->Ctr = 0;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
   ptr->flag = 0;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
   ptr->RxCompletion=0;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
}
 800275e:	bf00      	nop
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	2000309c 	.word	0x2000309c
 800276c:	200038b0 	.word	0x200038b0
 8002770:	200040c4 	.word	0x200040c4
 8002774:	200048d8 	.word	0x200048d8
 8002778:	200050ec 	.word	0x200050ec

0800277c <DataGetFlowProcess>:
//------------------------------------------------------------------
//??? ????????????????????????? ??????????????????????? ???  ??????????????????????????? ???? ????????????????????????? ????????????????????????? ?.
//------------------------------------------------------------------

void DataGetFlowProcess(unsigned char port)
{
 800277c:	b5b0      	push	{r4, r5, r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]

   COMM_BUF      *ptr;

    switch (port) {
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	2b04      	cmp	r3, #4
 800278a:	f200 81d9 	bhi.w	8002b40 <DataGetFlowProcess+0x3c4>
 800278e:	a201      	add	r2, pc, #4	; (adr r2, 8002794 <DataGetFlowProcess+0x18>)
 8002790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002794:	080027a9 	.word	0x080027a9
 8002798:	080027af 	.word	0x080027af
 800279c:	080027b5 	.word	0x080027b5
 80027a0:	080027bb 	.word	0x080027bb
 80027a4:	080027c1 	.word	0x080027c1
       case COM1:
            ptr = &GS_Rev1Buf;
 80027a8:	4ba2      	ldr	r3, [pc, #648]	; (8002a34 <DataGetFlowProcess+0x2b8>)
 80027aa:	60fb      	str	r3, [r7, #12]
            break;
 80027ac:	e00b      	b.n	80027c6 <DataGetFlowProcess+0x4a>
        case COM2:
            ptr = &GS_Rev2Buf;
 80027ae:	4ba2      	ldr	r3, [pc, #648]	; (8002a38 <DataGetFlowProcess+0x2bc>)
 80027b0:	60fb      	str	r3, [r7, #12]
            break;
 80027b2:	e008      	b.n	80027c6 <DataGetFlowProcess+0x4a>
        case COM3:
            ptr = &GS_Rev3Buf;
 80027b4:	4ba1      	ldr	r3, [pc, #644]	; (8002a3c <DataGetFlowProcess+0x2c0>)
 80027b6:	60fb      	str	r3, [r7, #12]
            break;
 80027b8:	e005      	b.n	80027c6 <DataGetFlowProcess+0x4a>
        case COM4:
            ptr = &GS_Rev4Buf;
 80027ba:	4ba1      	ldr	r3, [pc, #644]	; (8002a40 <DataGetFlowProcess+0x2c4>)
 80027bc:	60fb      	str	r3, [r7, #12]
            break;
 80027be:	e002      	b.n	80027c6 <DataGetFlowProcess+0x4a>
        case COM5:
            ptr = &GS_Rev5Buf;
 80027c0:	4ba0      	ldr	r3, [pc, #640]	; (8002a44 <DataGetFlowProcess+0x2c8>)
 80027c2:	60fb      	str	r3, [r7, #12]
            break;
 80027c4:	bf00      	nop
        default:
            return;
    }

    while(1){
    	  ptr->rtn = CommGetChar(port);
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fdf3 	bl	80023b4 <CommGetChar>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	601a      	str	r2, [r3, #0]
		  if (ptr->rtn == D_EMPTY)break;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027dc:	f000 80f9 	beq.w	80029d2 <DataGetFlowProcess+0x256>


     	switch (port) {
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	2b04      	cmp	r3, #4
 80027e4:	dcef      	bgt.n	80027c6 <DataGetFlowProcess+0x4a>
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	da04      	bge.n	80027f4 <DataGetFlowProcess+0x78>
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <DataGetFlowProcess+0x78>
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d024      	beq.n	800283c <DataGetFlowProcess+0xc0>
 80027f2:	e0ed      	b.n	80029d0 <DataGetFlowProcess+0x254>
    							//Debug
		  case COM1:
		  case COM4:
		  case COM5:
		  ptr->Buf[ptr->Ctr++] = ptr->rtn;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6818      	ldr	r0, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80027fe:	1c59      	adds	r1, r3, #1
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 8002806:	b2c1      	uxtb	r1, r0
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	4413      	add	r3, r2
 800280c:	460a      	mov	r2, r1
 800280e:	711a      	strb	r2, [r3, #4]

		  ptr->RxCompletion=1;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
		  // Serial Event Timer
		  utim.uart_get[port]=2;
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	4a8b      	ldr	r2, [pc, #556]	; (8002a48 <DataGetFlowProcess+0x2cc>)
 800281c:	2102      	movs	r1, #2
 800281e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		  if (ptr->Ctr >= UART_MAXQ-1) {   //  ? 
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002828:	f240 72fd 	movw	r2, #2045	; 0x7fd
 800282c:	4293      	cmp	r3, r2
 800282e:	f240 80ca 	bls.w	80029c6 <DataGetFlowProcess+0x24a>
				CommBufClear(port);
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff59 	bl	80026ec <CommBufClear>
				break;
 800283a:	e0c9      	b.n	80029d0 <DataGetFlowProcess+0x254>
			//Dip sw 4 = true
			else{*/
			  	  //iBus ??
				 //20 40 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 51 f3

				if(ptr->Buf[0] != 0x20){
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	791b      	ldrb	r3, [r3, #4]
 8002840:	2b20      	cmp	r3, #32
 8002842:	d008      	beq.n	8002856 <DataGetFlowProcess+0xda>
						if (ptr->rtn == 0x20){
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b20      	cmp	r3, #32
 800284a:	f040 80be 	bne.w	80029ca <DataGetFlowProcess+0x24e>
							ptr->Ctr = 0;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
					   //printf("%c",ptr->rtn);
					   break;
					}
				}

				ptr->Buf[ptr->Ctr++] = ptr->rtn;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002860:	1c59      	adds	r1, r3, #1
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 8002868:	b2c1      	uxtb	r1, r0
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	4413      	add	r3, r2
 800286e:	460a      	mov	r2, r1
 8002870:	711a      	strb	r2, [r3, #4]
				if((ptr->Buf[0] == 0x20) && (ptr->Ctr == 32)) {
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	791b      	ldrb	r3, [r3, #4]
 8002876:	2b20      	cmp	r3, #32
 8002878:	f040 8099 	bne.w	80029ae <DataGetFlowProcess+0x232>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002882:	2b20      	cmp	r3, #32
 8002884:	f040 8093 	bne.w	80029ae <DataGetFlowProcess+0x232>

					memcpy(ibus_Data, ptr->Buf, 32);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	3304      	adds	r3, #4
 800288c:	4a6f      	ldr	r2, [pc, #444]	; (8002a4c <DataGetFlowProcess+0x2d0>)
 800288e:	4614      	mov	r4, r2
 8002890:	461d      	mov	r5, r3
 8002892:	6828      	ldr	r0, [r5, #0]
 8002894:	6869      	ldr	r1, [r5, #4]
 8002896:	68aa      	ldr	r2, [r5, #8]
 8002898:	68eb      	ldr	r3, [r5, #12]
 800289a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800289c:	6928      	ldr	r0, [r5, #16]
 800289e:	6969      	ldr	r1, [r5, #20]
 80028a0:	69aa      	ldr	r2, [r5, #24]
 80028a2:	69eb      	ldr	r3, [r5, #28]
 80028a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
					if(ibus_read(&ibus_Data)){
 80028a6:	4869      	ldr	r0, [pc, #420]	; (8002a4c <DataGetFlowProcess+0x2d0>)
 80028a8:	f000 fab6 	bl	8002e18 <ibus_read>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d078      	beq.n	80029a4 <DataGetFlowProcess+0x228>

					// -1.5 ~ 1.5 m/s
					fV = (((ibus_Ch[2] - 1500) * 3.0) / 1000);
 80028b2:	4b67      	ldr	r3, [pc, #412]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 80028b4:	889b      	ldrh	r3, [r3, #4]
 80028b6:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe04 	bl	80004c8 <__aeabi_i2d>
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	4b63      	ldr	r3, [pc, #396]	; (8002a54 <DataGetFlowProcess+0x2d8>)
 80028c6:	f7fd fe69 	bl	800059c <__aeabi_dmul>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4610      	mov	r0, r2
 80028d0:	4619      	mov	r1, r3
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	4b60      	ldr	r3, [pc, #384]	; (8002a58 <DataGetFlowProcess+0x2dc>)
 80028d8:	f7fd ff8a 	bl	80007f0 <__aeabi_ddiv>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	f7fe f86c 	bl	80009c0 <__aeabi_d2f>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4a5c      	ldr	r2, [pc, #368]	; (8002a5c <DataGetFlowProcess+0x2e0>)
 80028ec:	6013      	str	r3, [r2, #0]
					//fw = (((ibus_Ch[0] - 1500) * 1.6) / 1000);
					// -5 ~ 5 rad/s
					fw = ((ibus_Ch[0] - 1500) / 100);
 80028ee:	4b58      	ldr	r3, [pc, #352]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80028f6:	4a5a      	ldr	r2, [pc, #360]	; (8002a60 <DataGetFlowProcess+0x2e4>)
 80028f8:	fb82 1203 	smull	r1, r2, r2, r3
 80028fc:	1152      	asrs	r2, r2, #5
 80028fe:	17db      	asrs	r3, r3, #31
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe f966 	bl	8000bd4 <__aeabi_i2f>
 8002908:	4603      	mov	r3, r0
 800290a:	4a56      	ldr	r2, [pc, #344]	; (8002a64 <DataGetFlowProcess+0x2e8>)
 800290c:	6013      	str	r3, [r2, #0]

					CalcRPM(1);
 800290e:	2001      	movs	r0, #1
 8002910:	f000 fa22 	bl	8002d58 <CalcRPM>
					printf("Ang Vel %f\r\n", fw);
					printf("RPM_L %04d\r\n", nRPM_L);
					printf("RPM_R %04d\r\n", nRPM_R);
*/
					//AutoManual S/W
					if(ibus_Ch[4] == 1000){
 8002914:	4b4e      	ldr	r3, [pc, #312]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 8002916:	891b      	ldrh	r3, [r3, #8]
 8002918:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291c:	d103      	bne.n	8002926 <DataGetFlowProcess+0x1aa>
						bAutoMode = false;
 800291e:	4b52      	ldr	r3, [pc, #328]	; (8002a68 <DataGetFlowProcess+0x2ec>)
 8002920:	2200      	movs	r2, #0
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	e002      	b.n	800292c <DataGetFlowProcess+0x1b0>
					}
					else{
						bAutoMode = true;
 8002926:	4b50      	ldr	r3, [pc, #320]	; (8002a68 <DataGetFlowProcess+0x2ec>)
 8002928:	2201      	movs	r2, #1
 800292a:	701a      	strb	r2, [r3, #0]
					}

					//All Brake / Tq off /  ?? S/W
					// 320      / 1000   / 2000
					if(ibus_Ch[5] == 1500){
 800292c:	4b48      	ldr	r3, [pc, #288]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 800292e:	895b      	ldrh	r3, [r3, #10]
 8002930:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002934:	4293      	cmp	r3, r2
 8002936:	d103      	bne.n	8002940 <DataGetFlowProcess+0x1c4>
						r_cPid = 0xae;
 8002938:	4b4c      	ldr	r3, [pc, #304]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 800293a:	22ae      	movs	r2, #174	; 0xae
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	e010      	b.n	8002962 <DataGetFlowProcess+0x1e6>
					}
					else if(ibus_Ch[5] == 1000){
 8002940:	4b43      	ldr	r3, [pc, #268]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 8002942:	895b      	ldrh	r3, [r3, #10]
 8002944:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002948:	d103      	bne.n	8002952 <DataGetFlowProcess+0x1d6>
						r_cPid = 0xaf;
 800294a:	4b48      	ldr	r3, [pc, #288]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 800294c:	22af      	movs	r2, #175	; 0xaf
 800294e:	701a      	strb	r2, [r3, #0]
 8002950:	e007      	b.n	8002962 <DataGetFlowProcess+0x1e6>
					}
					else if(ibus_Ch[5] == 2000){
 8002952:	4b3f      	ldr	r3, [pc, #252]	; (8002a50 <DataGetFlowProcess+0x2d4>)
 8002954:	895b      	ldrh	r3, [r3, #10]
 8002956:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800295a:	d102      	bne.n	8002962 <DataGetFlowProcess+0x1e6>
						r_cPid = 0xcf;
 800295c:	4b43      	ldr	r3, [pc, #268]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 800295e:	22cf      	movs	r2, #207	; 0xcf
 8002960:	701a      	strb	r2, [r3, #0]
					}
					//bAutoMode = (channels[8] == 0 ? true : false);
					//r_cPid = (channels[9] == 1000 ? 0xae : (channels[9] == 306 ? 0xaf : 0xcf));

					//pid 174(ae/ Tq Off) or 175(af / All Break)
					if((r_cPid == 0xae) || (r_cPid == 0xaf)) nPacketLen = 9;
 8002962:	4b42      	ldr	r3, [pc, #264]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2bae      	cmp	r3, #174	; 0xae
 8002968:	d003      	beq.n	8002972 <DataGetFlowProcess+0x1f6>
 800296a:	4b40      	ldr	r3, [pc, #256]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2baf      	cmp	r3, #175	; 0xaf
 8002970:	d103      	bne.n	800297a <DataGetFlowProcess+0x1fe>
 8002972:	4b3f      	ldr	r3, [pc, #252]	; (8002a70 <DataGetFlowProcess+0x2f4>)
 8002974:	2209      	movs	r2, #9
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e002      	b.n	8002980 <DataGetFlowProcess+0x204>
					//pid 207(cf / Velocity)
					else nPacketLen = 13;
 800297a:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <DataGetFlowProcess+0x2f4>)
 800297c:	220d      	movs	r2, #13
 800297e:	601a      	str	r2, [r3, #0]

					if(bAutoMode == false){
 8002980:	4b39      	ldr	r3, [pc, #228]	; (8002a68 <DataGetFlowProcess+0x2ec>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	f083 0301 	eor.w	r3, r3, #1
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <DataGetFlowProcess+0x21e>
						// id, ?
						DataSendToMotor(0x01, r_cPid);
 800298e:	4b37      	ldr	r3, [pc, #220]	; (8002a6c <DataGetFlowProcess+0x2f0>)
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	4619      	mov	r1, r3
 8002994:	2001      	movs	r0, #1
 8002996:	f000 f8e5 	bl	8002b64 <DataSendToMotor>
					else{
						//DataSendToMotor(0x01, 0xae);
					}

				//printf("%d",ibus_Ch[0]);
					CommBufClear(port);
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fea5 	bl	80026ec <CommBufClear>

					break;
 80029a2:	e015      	b.n	80029d0 <DataGetFlowProcess+0x254>
				}
				else{
					CommBufClear(port);
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fea0 	bl	80026ec <CommBufClear>

					break;
 80029ac:	e010      	b.n	80029d0 <DataGetFlowProcess+0x254>
				}

			}
     	//}

			if (ptr->Ctr >= UART_MAXQ-1) {   //  ? 
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80029b4:	f240 72fd 	movw	r2, #2045	; 0x7fd
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d908      	bls.n	80029ce <DataGetFlowProcess+0x252>
				CommBufClear(port);
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff fe94 	bl	80026ec <CommBufClear>
				break;
 80029c4:	e004      	b.n	80029d0 <DataGetFlowProcess+0x254>
		  break;
 80029c6:	bf00      	nop
 80029c8:	e6fd      	b.n	80027c6 <DataGetFlowProcess+0x4a>
					   break;
 80029ca:	bf00      	nop
 80029cc:	e6fb      	b.n	80027c6 <DataGetFlowProcess+0x4a>
			}

    	  break;
 80029ce:	bf00      	nop
    	  ptr->rtn = CommGetChar(port);
 80029d0:	e6f9      	b.n	80027c6 <DataGetFlowProcess+0x4a>
		  if (ptr->rtn == D_EMPTY)break;
 80029d2:	bf00      	nop
      }
   }

    if(utim.uart_get[port]==0){
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <DataGetFlowProcess+0x2cc>)
 80029d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f040 80b2 	bne.w	8002b46 <DataGetFlowProcess+0x3ca>

		if(ptr->RxCompletion==1){
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f893 3810 	ldrb.w	r3, [r3, #2064]	; 0x810
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	f040 80ac 	bne.w	8002b46 <DataGetFlowProcess+0x3ca>

			switch (port) {
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	f200 80a7 	bhi.w	8002b44 <DataGetFlowProcess+0x3c8>
 80029f6:	a201      	add	r2, pc, #4	; (adr r2, 80029fc <DataGetFlowProcess+0x280>)
 80029f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fc:	08002b45 	.word	0x08002b45
 8002a00:	08002b45 	.word	0x08002b45
 8002a04:	08002b45 	.word	0x08002b45
 8002a08:	08002a11 	.word	0x08002a11
 8002a0c:	08002a75 	.word	0x08002a75
			        case COM3:

			            break;
			            //Motor
			        case COM4:
			        	ptr->RxCompletion=0;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
					    //printf("%d\n", ptr->Ctr);
						printf("%s\n",ptr->Buf);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3304      	adds	r3, #4
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f003 ffd3 	bl	80069c8 <puts>
					    //if((ptr->Buf[ptr->Ctr-1] == 0x0d) || (ptr->Buf[ptr->Ctr-1] ==0x0a)){
						if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xb8)){
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	791b      	ldrb	r3, [r3, #4]
 8002a26:	2bb7      	cmp	r3, #183	; 0xb7
					    	//??, Tq off, Brake??? Motor Drive??  ??
						}
						  CommBufClear(port);
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fe5e 	bl	80026ec <CommBufClear>
			            break;
 8002a30:	e089      	b.n	8002b46 <DataGetFlowProcess+0x3ca>
 8002a32:	bf00      	nop
 8002a34:	2000309c 	.word	0x2000309c
 8002a38:	200038b0 	.word	0x200038b0
 8002a3c:	200040c4 	.word	0x200040c4
 8002a40:	200048d8 	.word	0x200048d8
 8002a44:	200050ec 	.word	0x200050ec
 8002a48:	20000814 	.word	0x20000814
 8002a4c:	2000591c 	.word	0x2000591c
 8002a50:	20000018 	.word	0x20000018
 8002a54:	40080000 	.word	0x40080000
 8002a58:	408f4000 	.word	0x408f4000
 8002a5c:	20005914 	.word	0x20005914
 8002a60:	51eb851f 	.word	0x51eb851f
 8002a64:	20005918 	.word	0x20005918
 8002a68:	20005908 	.word	0x20005908
 8002a6c:	20005901 	.word	0x20005901
 8002a70:	20005904 	.word	0x20005904
			            //PC
			        case COM5:
			        	ptr->RxCompletion=0;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

					    //if((ptr->Buf[ptr->Ctr-1] == 0x0d) || (ptr->Buf[ptr->Ctr-1] ==0x0a)){
			        	if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xac)){
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	791b      	ldrb	r3, [r3, #4]
 8002a80:	2bb7      	cmp	r3, #183	; 0xb7
 8002a82:	d003      	beq.n	8002a8c <DataGetFlowProcess+0x310>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	795b      	ldrb	r3, [r3, #5]
 8002a88:	2bac      	cmp	r3, #172	; 0xac
 8002a8a:	d154      	bne.n	8002b36 <DataGetFlowProcess+0x3ba>
			        		//if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xb8)){

					       //pid  ??? ???????????????????? ??????????????????? ?????????????????????
						   cPid = ptr->Buf[3];
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	79da      	ldrb	r2, [r3, #7]
 8002a90:	4b2e      	ldr	r3, [pc, #184]	; (8002b4c <DataGetFlowProcess+0x3d0>)
 8002a92:	701a      	strb	r2, [r3, #0]

						   //pid 174(ae) or 175(af)
						   if((cPid == 0xae) || (cPid == 0xaf)) nPacketLen = 9;
 8002a94:	4b2d      	ldr	r3, [pc, #180]	; (8002b4c <DataGetFlowProcess+0x3d0>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2bae      	cmp	r3, #174	; 0xae
 8002a9a:	d003      	beq.n	8002aa4 <DataGetFlowProcess+0x328>
 8002a9c:	4b2b      	ldr	r3, [pc, #172]	; (8002b4c <DataGetFlowProcess+0x3d0>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2baf      	cmp	r3, #175	; 0xaf
 8002aa2:	d103      	bne.n	8002aac <DataGetFlowProcess+0x330>
 8002aa4:	4b2a      	ldr	r3, [pc, #168]	; (8002b50 <DataGetFlowProcess+0x3d4>)
 8002aa6:	2209      	movs	r2, #9
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	e002      	b.n	8002ab2 <DataGetFlowProcess+0x336>
						   //pid 207
						   else nPacketLen = 13;
 8002aac:	4b28      	ldr	r3, [pc, #160]	; (8002b50 <DataGetFlowProcess+0x3d4>)
 8002aae:	220d      	movs	r2, #13
 8002ab0:	601a      	str	r2, [r3, #0]

						   //Default RS485 -> Dip S/W || AutoMode : true
						   if ((serialtype.bSerialType) || (bAutoMode)){
 8002ab2:	4b28      	ldr	r3, [pc, #160]	; (8002b54 <DataGetFlowProcess+0x3d8>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d103      	bne.n	8002ac2 <DataGetFlowProcess+0x346>
 8002aba:	4b27      	ldr	r3, [pc, #156]	; (8002b58 <DataGetFlowProcess+0x3dc>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d029      	beq.n	8002b16 <DataGetFlowProcess+0x39a>

							   if(nPacketLen > 0) {
 8002ac2:	4b23      	ldr	r3, [pc, #140]	; (8002b50 <DataGetFlowProcess+0x3d4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	dd35      	ble.n	8002b36 <DataGetFlowProcess+0x3ba>
								   //???? ?? ? ?????????????????????? Bypass ??

								   MOTOR_RS485_DIR_TXD;
 8002aca:	2201      	movs	r2, #1
 8002acc:	2120      	movs	r1, #32
 8002ace:	4823      	ldr	r0, [pc, #140]	; (8002b5c <DataGetFlowProcess+0x3e0>)
 8002ad0:	f002 f815 	bl	8004afe <HAL_GPIO_WritePin>
								   HAL_Delay(10);
 8002ad4:	200a      	movs	r0, #10
 8002ad6:	f000 fafd 	bl	80030d4 <HAL_Delay>

								   HAL_NVIC_DisableIRQ (UART4_IRQn); //Rx Callback ?? Disable
 8002ada:	2034      	movs	r0, #52	; 0x34
 8002adc:	f001 fca7 	bl	800442e <HAL_NVIC_DisableIRQ>
								   HAL_UART_Transmit(&huart4, ptr->Buf, nPacketLen, 100);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1d19      	adds	r1, r3, #4
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <DataGetFlowProcess+0x3d4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	2364      	movs	r3, #100	; 0x64
 8002aec:	481c      	ldr	r0, [pc, #112]	; (8002b60 <DataGetFlowProcess+0x3e4>)
 8002aee:	f003 f9d2 	bl	8005e96 <HAL_UART_Transmit>
								   HAL_NVIC_EnableIRQ  (UART4_IRQn);  //Rx callback ?? enable
 8002af2:	2034      	movs	r0, #52	; 0x34
 8002af4:	f001 fc8d 	bl	8004412 <HAL_NVIC_EnableIRQ>

								   HAL_Delay(10);
 8002af8:	200a      	movs	r0, #10
 8002afa:	f000 faeb 	bl	80030d4 <HAL_Delay>
								   MOTOR_RS485_DIR_RXD;
 8002afe:	2200      	movs	r2, #0
 8002b00:	2120      	movs	r1, #32
 8002b02:	4816      	ldr	r0, [pc, #88]	; (8002b5c <DataGetFlowProcess+0x3e0>)
 8002b04:	f001 fffb 	bl	8004afe <HAL_GPIO_WritePin>
								   //?????????????????????? ?
								   nPacketLen = 0;
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <DataGetFlowProcess+0x3d4>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	601a      	str	r2, [r3, #0]
								   cPid = 0;
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <DataGetFlowProcess+0x3d0>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	701a      	strb	r2, [r3, #0]
							   if(nPacketLen > 0) {
 8002b14:	e00f      	b.n	8002b36 <DataGetFlowProcess+0x3ba>
							   }

						   }
						   //Serial ???????????????? ? Can????????????????? ??
						   else if((serialtype.bSerialType == false) || (bAutoMode)) {
 8002b16:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <DataGetFlowProcess+0x3d8>)
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	f083 0301 	eor.w	r3, r3, #1
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d103      	bne.n	8002b2c <DataGetFlowProcess+0x3b0>
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <DataGetFlowProcess+0x3dc>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d004      	beq.n	8002b36 <DataGetFlowProcess+0x3ba>
							   SerialToCanSendProcess(ptr->Buf);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	3304      	adds	r3, #4
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe fd67 	bl	8001604 <SerialToCanSendProcess>
						   }
						}
						  CommBufClear(port);
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fdd7 	bl	80026ec <CommBufClear>
			            break;
 8002b3e:	e002      	b.n	8002b46 <DataGetFlowProcess+0x3ca>
            return;
 8002b40:	bf00      	nop
 8002b42:	e000      	b.n	8002b46 <DataGetFlowProcess+0x3ca>
			        default:
			            return;
 8002b44:	bf00      	nop
			    }


		}
    }
}
 8002b46:	3710      	adds	r7, #16
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b4c:	20005900 	.word	0x20005900
 8002b50:	20005904 	.word	0x20005904
 8002b54:	200007f8 	.word	0x200007f8
 8002b58:	20005908 	.word	0x20005908
 8002b5c:	40010c00 	.word	0x40010c00
 8002b60:	2000593c 	.word	0x2000593c

08002b64 <DataSendToMotor>:


bool DataSendToMotor(int nid, char cPid){
 8002b64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b68:	b087      	sub	sp, #28
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	460b      	mov	r3, r1
 8002b70:	70fb      	strb	r3, [r7, #3]
 8002b72:	466b      	mov	r3, sp
 8002b74:	461e      	mov	r6, r3

	unsigned char ucSendData[nPacketLen];
 8002b76:	4b51      	ldr	r3, [pc, #324]	; (8002cbc <DataSendToMotor+0x158>)
 8002b78:	6819      	ldr	r1, [r3, #0]
 8002b7a:	1e4b      	subs	r3, r1, #1
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	460a      	mov	r2, r1
 8002b80:	2300      	movs	r3, #0
 8002b82:	4690      	mov	r8, r2
 8002b84:	4699      	mov	r9, r3
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b9a:	460a      	mov	r2, r1
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	4614      	mov	r4, r2
 8002ba0:	461d      	mov	r5, r3
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	00eb      	lsls	r3, r5, #3
 8002bac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bb0:	00e2      	lsls	r2, r4, #3
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	3307      	adds	r3, #7
 8002bb6:	08db      	lsrs	r3, r3, #3
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	ebad 0d03 	sub.w	sp, sp, r3
 8002bbe:	466b      	mov	r3, sp
 8002bc0:	3300      	adds	r3, #0
 8002bc2:	613b      	str	r3, [r7, #16]

	//RMID
	ucSendData[0] = 0xb7;
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	22b7      	movs	r2, #183	; 0xb7
 8002bc8:	701a      	strb	r2, [r3, #0]
	//TMID
	ucSendData[1] = 0xac;
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	22ac      	movs	r2, #172	; 0xac
 8002bce:	705a      	strb	r2, [r3, #1]
	//ucSendData[1] = 0xb8;
	//id
	ucSendData[2] = (char)nid;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	709a      	strb	r2, [r3, #2]
	//pid
	ucSendData[3] = cPid;
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	70da      	strb	r2, [r3, #3]
	//Len
	ucSendData[4] = (char)(nPacketLen - 6);
 8002bde:	4b37      	ldr	r3, [pc, #220]	; (8002cbc <DataSendToMotor+0x158>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	3b06      	subs	r3, #6
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	711a      	strb	r2, [r3, #4]
		ucSendData[i] = 0x00;
	}*/



	if(cPid == 0xcf){
 8002bec:	78fb      	ldrb	r3, [r7, #3]
 8002bee:	2bcf      	cmp	r3, #207	; 0xcf
 8002bf0:	d12d      	bne.n	8002c4e <DataSendToMotor+0xea>
		ucSendData[5] = 0x01;
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	715a      	strb	r2, [r3, #5]

		IByte cbuf;

		cbuf = Int2Byte((short)nRPM_L);
 8002bf8:	4b31      	ldr	r3, [pc, #196]	; (8002cc0 <DataSendToMotor+0x15c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	b21b      	sxth	r3, r3
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 f88d 	bl	8002d1e <Int2Byte>
 8002c04:	4603      	mov	r3, r0
 8002c06:	81bb      	strh	r3, [r7, #12]
		ucSendData[6] = cbuf.byLow;
 8002c08:	7b3a      	ldrb	r2, [r7, #12]
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	719a      	strb	r2, [r3, #6]
		ucSendData[7] = cbuf.byHigh;
 8002c0e:	7b7a      	ldrb	r2, [r7, #13]
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	71da      	strb	r2, [r3, #7]

		ucSendData[8] = 0x01;
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	2201      	movs	r2, #1
 8002c18:	721a      	strb	r2, [r3, #8]
		cbuf = Int2Byte((short)nRPM_R);
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <DataSendToMotor+0x160>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 f87c 	bl	8002d1e <Int2Byte>
 8002c26:	4603      	mov	r3, r0
 8002c28:	81bb      	strh	r3, [r7, #12]
		ucSendData[9] = cbuf.byLow;
 8002c2a:	7b3a      	ldrb	r2, [r7, #12]
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	725a      	strb	r2, [r3, #9]
		ucSendData[10] = cbuf.byHigh;
 8002c30:	7b7a      	ldrb	r2, [r7, #13]
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	729a      	strb	r2, [r3, #10]

		ucSendData[11] = 0x00;
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	72da      	strb	r2, [r3, #11]
		ucSendData[12] = (char) GetCheckSum(12, ucSendData);
 8002c3c:	6939      	ldr	r1, [r7, #16]
 8002c3e:	200c      	movs	r0, #12
 8002c40:	f000 f846 	bl	8002cd0 <GetCheckSum>
 8002c44:	4603      	mov	r3, r0
 8002c46:	461a      	mov	r2, r3
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	731a      	strb	r2, [r3, #12]
 8002c4c:	e010      	b.n	8002c70 <DataSendToMotor+0x10c>
	}
	else{
		ucSendData[5] = 0x05;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2205      	movs	r2, #5
 8002c52:	715a      	strb	r2, [r3, #5]
		ucSendData[6] = 0x01;
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	2201      	movs	r2, #1
 8002c58:	719a      	strb	r2, [r3, #6]
		ucSendData[7] = 0x01;
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	71da      	strb	r2, [r3, #7]
		ucSendData[8] = (char) GetCheckSum(8, ucSendData);
 8002c60:	6939      	ldr	r1, [r7, #16]
 8002c62:	2008      	movs	r0, #8
 8002c64:	f000 f834 	bl	8002cd0 <GetCheckSum>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	721a      	strb	r2, [r3, #8]
	}

	//Motor ? ??? ????????????????
	//Motor LED Lamp On
	 MOTOR_RS485_DIR_TXD;
 8002c70:	2201      	movs	r2, #1
 8002c72:	2120      	movs	r1, #32
 8002c74:	4814      	ldr	r0, [pc, #80]	; (8002cc8 <DataSendToMotor+0x164>)
 8002c76:	f001 ff42 	bl	8004afe <HAL_GPIO_WritePin>
	 HAL_Delay(10);
 8002c7a:	200a      	movs	r0, #10
 8002c7c:	f000 fa2a 	bl	80030d4 <HAL_Delay>

	 HAL_NVIC_DisableIRQ (UART4_IRQn); //Rx Callback ?? Disable
 8002c80:	2034      	movs	r0, #52	; 0x34
 8002c82:	f001 fbd4 	bl	800442e <HAL_NVIC_DisableIRQ>
	 HAL_UART_Transmit(&huart4, ucSendData, nPacketLen, 1000);
 8002c86:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <DataSendToMotor+0x158>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c90:	6939      	ldr	r1, [r7, #16]
 8002c92:	480e      	ldr	r0, [pc, #56]	; (8002ccc <DataSendToMotor+0x168>)
 8002c94:	f003 f8ff 	bl	8005e96 <HAL_UART_Transmit>
	 HAL_NVIC_EnableIRQ  (UART4_IRQn);  //Rx callback ?? enable
 8002c98:	2034      	movs	r0, #52	; 0x34
 8002c9a:	f001 fbba 	bl	8004412 <HAL_NVIC_EnableIRQ>

	 HAL_Delay(10);
 8002c9e:	200a      	movs	r0, #10
 8002ca0:	f000 fa18 	bl	80030d4 <HAL_Delay>
	 //Motor LED Lamp On
	 MOTOR_RS485_DIR_RXD;
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	2120      	movs	r1, #32
 8002ca8:	4807      	ldr	r0, [pc, #28]	; (8002cc8 <DataSendToMotor+0x164>)
 8002caa:	f001 ff28 	bl	8004afe <HAL_GPIO_WritePin>


	return true;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	46b5      	mov	sp, r6
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	371c      	adds	r7, #28
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cbc:	20005904 	.word	0x20005904
 8002cc0:	2000590c 	.word	0x2000590c
 8002cc4:	20005910 	.word	0x20005910
 8002cc8:	40010c00 	.word	0x40010c00
 8002ccc:	2000593c 	.word	0x2000593c

08002cd0 <GetCheckSum>:
		cbySum += *(byArray + i);
	}
	if(cbySum==0) return 1; else return 0;
}
// From the input array, return the chksum
char GetCheckSum(short nPacketSize, char *byArray) {
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	6039      	str	r1, [r7, #0]
 8002cda:	80fb      	strh	r3, [r7, #6]
	char byTmp=0; short i;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<nPacketSize; i++) byTmp += *(byArray+i);
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	81bb      	strh	r3, [r7, #12]
 8002ce4:	e00d      	b.n	8002d02 <GetCheckSum+0x32>
 8002ce6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	4413      	add	r3, r2
 8002cee:	781a      	ldrb	r2, [r3, #0]
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	81bb      	strh	r3, [r7, #12]
 8002d02:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002d06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	dbeb      	blt.n	8002ce6 <GetCheckSum+0x16>
	return (~byTmp + 1);
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	425b      	negs	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3714      	adds	r7, #20
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bc80      	pop	{r7}
 8002d1c:	4770      	bx	lr

08002d1e <Int2Byte>:
	return((int)byData1 | (int)byData2<<8 | (int)byData3<<16 | (int)byData4<<24);
}

// Get the low and high byte from interger
IByte Int2Byte(short nIn)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	80fb      	strh	r3, [r7, #6]
	IByte Ret;
	Ret.byLow = nIn & 0xff; Ret.byHigh = nIn>>8 & 0xff; return Ret;
 8002d28:	88fb      	ldrh	r3, [r7, #6]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	723b      	strb	r3, [r7, #8]
 8002d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d32:	121b      	asrs	r3, r3, #8
 8002d34:	b21b      	sxth	r3, r3
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	727b      	strb	r3, [r7, #9]
 8002d3a:	893b      	ldrh	r3, [r7, #8]
 8002d3c:	81bb      	strh	r3, [r7, #12]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	7b3a      	ldrb	r2, [r7, #12]
 8002d42:	f362 0307 	bfi	r3, r2, #0, #8
 8002d46:	7b7a      	ldrb	r2, [r7, #13]
 8002d48:	f362 230f 	bfi	r3, r2, #8, #8
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
	...

08002d58 <CalcRPM>:
		if (sbus_data[23] & (1<<3)) {
			failsafe_status = SBUS_SIGNAL_FAILSAFE;
		}

}
void CalcRPM(int nType){
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
	nRPM_L = fV_L * 26 * 60 * (1 /( 2.0 * 3.14 * fWheel));

	nRPM_R = -fV_R * 26 * 60 * (1 /( 2.0 * 3.14 * fWheel));
*/
	//platform Type : black
	if(nType == 0){
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d103      	bne.n	8002d6e <CalcRPM+0x16>
		fWidth = _fWidth_black;
 8002d66:	4b26      	ldr	r3, [pc, #152]	; (8002e00 <CalcRPM+0xa8>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e005      	b.n	8002d7a <CalcRPM+0x22>
	}
	//platform Type : gold
	else if (nType ==1 ){
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d102      	bne.n	8002d7a <CalcRPM+0x22>
		fWidth = _fWidth_gold;
 8002d74:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <CalcRPM+0xac>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	617b      	str	r3, [r7, #20]
	}
	fV_L = fV + (fw * fWidth / 2);
 8002d7a:	4b23      	ldr	r3, [pc, #140]	; (8002e08 <CalcRPM+0xb0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6979      	ldr	r1, [r7, #20]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fd ff7b 	bl	8000c7c <__aeabi_fmul>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fe f829 	bl	8000de4 <__aeabi_fdiv>
 8002d92:	4603      	mov	r3, r0
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b1d      	ldr	r3, [pc, #116]	; (8002e0c <CalcRPM+0xb4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	f7fd fe65 	bl	8000a6c <__addsf3>
 8002da2:	4603      	mov	r3, r0
 8002da4:	613b      	str	r3, [r7, #16]
	fV_R = fV - (fw * fWidth / 2);
 8002da6:	4b19      	ldr	r3, [pc, #100]	; (8002e0c <CalcRPM+0xb4>)
 8002da8:	681c      	ldr	r4, [r3, #0]
 8002daa:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <CalcRPM+0xb0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6979      	ldr	r1, [r7, #20]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fd ff63 	bl	8000c7c <__aeabi_fmul>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fe f811 	bl	8000de4 <__aeabi_fdiv>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	f7fd fe4e 	bl	8000a68 <__aeabi_fsub>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	60fb      	str	r3, [r7, #12]

	//fV_L, fV_R < MotorMaxRPM
	nRPM_L = MotorMaxRPM(fV_L);
 8002dd0:	6938      	ldr	r0, [r7, #16]
 8002dd2:	f000 f8b5 	bl	8002f40 <MotorMaxRPM>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fe f915 	bl	8001008 <__aeabi_f2iz>
 8002dde:	4603      	mov	r3, r0
 8002de0:	4a0b      	ldr	r2, [pc, #44]	; (8002e10 <CalcRPM+0xb8>)
 8002de2:	6013      	str	r3, [r2, #0]
	nRPM_R = MotorMaxRPM(fV_R);
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 f8ab 	bl	8002f40 <MotorMaxRPM>
 8002dea:	4603      	mov	r3, r0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe f90b 	bl	8001008 <__aeabi_f2iz>
 8002df2:	4603      	mov	r3, r0
 8002df4:	4a07      	ldr	r2, [pc, #28]	; (8002e14 <CalcRPM+0xbc>)
 8002df6:	6013      	str	r3, [r2, #0]

}
 8002df8:	bf00      	nop
 8002dfa:	371c      	adds	r7, #28
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd90      	pop	{r4, r7, pc}
 8002e00:	2000000c 	.word	0x2000000c
 8002e04:	20000010 	.word	0x20000010
 8002e08:	20005918 	.word	0x20005918
 8002e0c:	20005914 	.word	0x20005914
 8002e10:	2000590c 	.word	0x2000590c
 8002e14:	20005910 	.word	0x20005910

08002e18 <ibus_read>:
	printf("%c",ch);
	printf("[%d;%dH",x,y);
}

bool ibus_read(uint16_t* ibus_data)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	if(!ibus_is_valid())
 8002e20:	f000 f81a 	bl	8002e58 <ibus_is_valid>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f083 0301 	eor.w	r3, r3, #1
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <ibus_read+0x1c>
		return false;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e00d      	b.n	8002e50 <ibus_read+0x38>

	if(!ibus_checksum())
 8002e34:	f000 f826 	bl	8002e84 <ibus_checksum>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f083 0301 	eor.w	r3, r3, #1
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <ibus_read+0x30>
		return false;
 8002e44:	2300      	movs	r3, #0
 8002e46:	e003      	b.n	8002e50 <ibus_read+0x38>

	ibus_update(ibus_data);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 f84b 	bl	8002ee4 <ibus_update>
	return true;
 8002e4e:	2301      	movs	r3, #1
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3708      	adds	r7, #8
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <ibus_is_valid>:

/* Sub Functions */
bool ibus_is_valid()
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
	// is it ibus?
	return (ibus_Data[0] == IBUS_LENGTH && ibus_Data[1] == IBUS_COMMAND40);
 8002e5c:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <ibus_is_valid+0x28>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b20      	cmp	r3, #32
 8002e62:	d105      	bne.n	8002e70 <ibus_is_valid+0x18>
 8002e64:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <ibus_is_valid+0x28>)
 8002e66:	785b      	ldrb	r3, [r3, #1]
 8002e68:	2b40      	cmp	r3, #64	; 0x40
 8002e6a:	d101      	bne.n	8002e70 <ibus_is_valid+0x18>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <ibus_is_valid+0x1a>
 8002e70:	2300      	movs	r3, #0
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	b2db      	uxtb	r3, r3
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	2000591c 	.word	0x2000591c

08002e84 <ibus_checksum>:

bool ibus_checksum()
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 8002e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e8e:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 8002e90:	2300      	movs	r3, #0
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	e00a      	b.n	8002eac <ibus_checksum+0x28>
	{
		checksum_cal -= ibus_Data[i];
 8002e96:	4a12      	ldr	r2, [pc, #72]	; (8002ee0 <ibus_checksum+0x5c>)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	89fa      	ldrh	r2, [r7, #14]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b1d      	cmp	r3, #29
 8002eb0:	ddf1      	ble.n	8002e96 <ibus_checksum+0x12>
	}

	checksum_ibus = ibus_Data[31] << 8 | ibus_Data[30]; // checksum value from ibus
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <ibus_checksum+0x5c>)
 8002eb4:	7fdb      	ldrb	r3, [r3, #31]
 8002eb6:	021b      	lsls	r3, r3, #8
 8002eb8:	b21a      	sxth	r2, r3
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <ibus_checksum+0x5c>)
 8002ebc:	7f9b      	ldrb	r3, [r3, #30]
 8002ebe:	b21b      	sxth	r3, r3
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	b21b      	sxth	r3, r3
 8002ec4:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8002ec6:	88fa      	ldrh	r2, [r7, #6]
 8002ec8:	89fb      	ldrh	r3, [r7, #14]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	bf0c      	ite	eq
 8002ece:	2301      	moveq	r3, #1
 8002ed0:	2300      	movne	r3, #0
 8002ed2:	b2db      	uxtb	r3, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	2000591c 	.word	0x2000591c

08002ee4 <ibus_update>:

void ibus_update()
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8002eea:	2300      	movs	r3, #0
 8002eec:	607b      	str	r3, [r7, #4]
 8002eee:	2302      	movs	r3, #2
 8002ef0:	603b      	str	r3, [r7, #0]
 8002ef2:	e017      	b.n	8002f24 <ibus_update+0x40>
	{
		ibus_Ch[ch_index] = ibus_Data[bf_index + 1] << 8 | ibus_Data[bf_index];
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	4a0f      	ldr	r2, [pc, #60]	; (8002f38 <ibus_update+0x54>)
 8002efa:	5cd3      	ldrb	r3, [r2, r3]
 8002efc:	021b      	lsls	r3, r3, #8
 8002efe:	b21a      	sxth	r2, r3
 8002f00:	490d      	ldr	r1, [pc, #52]	; (8002f38 <ibus_update+0x54>)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	440b      	add	r3, r1
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	b21b      	sxth	r3, r3
 8002f0e:	b299      	uxth	r1, r3
 8002f10:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <ibus_update+0x58>)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	607b      	str	r3, [r7, #4]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	3302      	adds	r3, #2
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	dde4      	ble.n	8002ef4 <ibus_update+0x10>
	}
}
 8002f2a:	bf00      	nop
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	2000591c 	.word	0x2000591c
 8002f3c:	20000018 	.word	0x20000018

08002f40 <MotorMaxRPM>:

float MotorMaxRPM (float fVal){
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
	float fResult = 0.0;
 8002f48:	f04f 0300 	mov.w	r3, #0
 8002f4c:	60fb      	str	r3, [r7, #12]

	fResult = fVal * _fVEL / _fWheel * _fGearRate;
 8002f4e:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <MotorMaxRPM+0x70>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd fe91 	bl	8000c7c <__aeabi_fmul>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4b15      	ldr	r3, [pc, #84]	; (8002fb4 <MotorMaxRPM+0x74>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4619      	mov	r1, r3
 8002f64:	4610      	mov	r0, r2
 8002f66:	f7fd ff3d 	bl	8000de4 <__aeabi_fdiv>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <MotorMaxRPM+0x78>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4619      	mov	r1, r3
 8002f74:	4610      	mov	r0, r2
 8002f76:	f7fd fe81 	bl	8000c7c <__aeabi_fmul>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	60fb      	str	r3, [r7, #12]

	if(fResult <= -2700){
 8002f7e:	490f      	ldr	r1, [pc, #60]	; (8002fbc <MotorMaxRPM+0x7c>)
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f7fe f823 	bl	8000fcc <__aeabi_fcmple>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <MotorMaxRPM+0x52>
		fResult = -2700;
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <MotorMaxRPM+0x7c>)
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	e008      	b.n	8002fa4 <MotorMaxRPM+0x64>
	}
	else if (fResult > 2700){
 8002f92:	490b      	ldr	r1, [pc, #44]	; (8002fc0 <MotorMaxRPM+0x80>)
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f7fe f82d 	bl	8000ff4 <__aeabi_fcmpgt>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <MotorMaxRPM+0x64>
		fResult = 2700;
 8002fa0:	4b07      	ldr	r3, [pc, #28]	; (8002fc0 <MotorMaxRPM+0x80>)
 8002fa2:	60fb      	str	r3, [r7, #12]
	}

	return fResult;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000008 	.word	0x20000008
 8002fb4:	20000014 	.word	0x20000014
 8002fb8:	20000004 	.word	0x20000004
 8002fbc:	c528c000 	.word	0xc528c000
 8002fc0:	4528c000 	.word	0x4528c000

08002fc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fc4:	480c      	ldr	r0, [pc, #48]	; (8002ff8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fc6:	490d      	ldr	r1, [pc, #52]	; (8002ffc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fc8:	4a0d      	ldr	r2, [pc, #52]	; (8003000 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fcc:	e002      	b.n	8002fd4 <LoopCopyDataInit>

08002fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fd2:	3304      	adds	r3, #4

08002fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd8:	d3f9      	bcc.n	8002fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fda:	4a0a      	ldr	r2, [pc, #40]	; (8003004 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fdc:	4c0a      	ldr	r4, [pc, #40]	; (8003008 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe0:	e001      	b.n	8002fe6 <LoopFillZerobss>

08002fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe4:	3204      	adds	r2, #4

08002fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe8:	d3fb      	bcc.n	8002fe2 <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002fea:	f7fe feb9 	bl	8001d60 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002fee:	f003 fc43 	bl	8006878 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ff2:	f7fe fcaf 	bl	8001954 <main>
  bx lr
 8002ff6:	4770      	bx	lr
  ldr r0, =_sdata
 8002ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ffc:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8003000:	0800739c 	.word	0x0800739c
  ldr r2, =_sbss
 8003004:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8003008:	20005a60 	.word	0x20005a60

0800300c <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800300c:	e7fe      	b.n	800300c <ADC1_2_IRQHandler>
	...

08003010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003014:	4b08      	ldr	r3, [pc, #32]	; (8003038 <HAL_Init+0x28>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a07      	ldr	r2, [pc, #28]	; (8003038 <HAL_Init+0x28>)
 800301a:	f043 0310 	orr.w	r3, r3, #16
 800301e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003020:	2003      	movs	r0, #3
 8003022:	f001 f9cf 	bl	80043c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003026:	200f      	movs	r0, #15
 8003028:	f000 f808 	bl	800303c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800302c:	f7fe fd68 	bl	8001b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40022000 	.word	0x40022000

0800303c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003044:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_InitTick+0x54>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	4b12      	ldr	r3, [pc, #72]	; (8003094 <HAL_InitTick+0x58>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	4619      	mov	r1, r3
 800304e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003052:	fbb3 f3f1 	udiv	r3, r3, r1
 8003056:	fbb2 f3f3 	udiv	r3, r2, r3
 800305a:	4618      	mov	r0, r3
 800305c:	f001 f9f5 	bl	800444a <HAL_SYSTICK_Config>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e00e      	b.n	8003088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b0f      	cmp	r3, #15
 800306e:	d80a      	bhi.n	8003086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003070:	2200      	movs	r2, #0
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	f04f 30ff 	mov.w	r0, #4294967295
 8003078:	f001 f9af 	bl	80043da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800307c:	4a06      	ldr	r2, [pc, #24]	; (8003098 <HAL_InitTick+0x5c>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20000000 	.word	0x20000000
 8003094:	2000003c 	.word	0x2000003c
 8003098:	20000038 	.word	0x20000038

0800309c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030a0:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <HAL_IncTick+0x1c>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	4b05      	ldr	r3, [pc, #20]	; (80030bc <HAL_IncTick+0x20>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4413      	add	r3, r2
 80030ac:	4a03      	ldr	r2, [pc, #12]	; (80030bc <HAL_IncTick+0x20>)
 80030ae:	6013      	str	r3, [r2, #0]
}
 80030b0:	bf00      	nop
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bc80      	pop	{r7}
 80030b6:	4770      	bx	lr
 80030b8:	2000003c 	.word	0x2000003c
 80030bc:	20005a4c 	.word	0x20005a4c

080030c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  return uwTick;
 80030c4:	4b02      	ldr	r3, [pc, #8]	; (80030d0 <HAL_GetTick+0x10>)
 80030c6:	681b      	ldr	r3, [r3, #0]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr
 80030d0:	20005a4c 	.word	0x20005a4c

080030d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030dc:	f7ff fff0 	bl	80030c0 <HAL_GetTick>
 80030e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d005      	beq.n	80030fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ee:	4b0a      	ldr	r3, [pc, #40]	; (8003118 <HAL_Delay+0x44>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	461a      	mov	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4413      	add	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030fa:	bf00      	nop
 80030fc:	f7ff ffe0 	bl	80030c0 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	429a      	cmp	r2, r3
 800310a:	d8f7      	bhi.n	80030fc <HAL_Delay+0x28>
  {
  }
}
 800310c:	bf00      	nop
 800310e:	bf00      	nop
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000003c 	.word	0x2000003c

0800311c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e0be      	b.n	80032bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7fe f93c 	bl	80013d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f9ab 	bl	80034bc <ADC_ConversionStop_Disable>
 8003166:	4603      	mov	r3, r0
 8003168:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b00      	cmp	r3, #0
 8003174:	f040 8099 	bne.w	80032aa <HAL_ADC_Init+0x18e>
 8003178:	7dfb      	ldrb	r3, [r7, #23]
 800317a:	2b00      	cmp	r3, #0
 800317c:	f040 8095 	bne.w	80032aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003184:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003188:	f023 0302 	bic.w	r3, r3, #2
 800318c:	f043 0202 	orr.w	r2, r3, #2
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800319c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	7b1b      	ldrb	r3, [r3, #12]
 80031a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80031a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031b4:	d003      	beq.n	80031be <HAL_ADC_Init+0xa2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d102      	bne.n	80031c4 <HAL_ADC_Init+0xa8>
 80031be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031c2:	e000      	b.n	80031c6 <HAL_ADC_Init+0xaa>
 80031c4:	2300      	movs	r3, #0
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	7d1b      	ldrb	r3, [r3, #20]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d119      	bne.n	8003208 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	7b1b      	ldrb	r3, [r3, #12]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d109      	bne.n	80031f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	3b01      	subs	r3, #1
 80031e2:	035a      	lsls	r2, r3, #13
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	e00b      	b.n	8003208 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f4:	f043 0220 	orr.w	r2, r3, #32
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003200:	f043 0201 	orr.w	r2, r3, #1
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	430a      	orrs	r2, r1
 800321a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	4b28      	ldr	r3, [pc, #160]	; (80032c4 <HAL_ADC_Init+0x1a8>)
 8003224:	4013      	ands	r3, r2
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	68b9      	ldr	r1, [r7, #8]
 800322c:	430b      	orrs	r3, r1
 800322e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003238:	d003      	beq.n	8003242 <HAL_ADC_Init+0x126>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d104      	bne.n	800324c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	3b01      	subs	r3, #1
 8003248:	051b      	lsls	r3, r3, #20
 800324a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003252:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	430a      	orrs	r2, r1
 800325e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <HAL_ADC_Init+0x1ac>)
 8003268:	4013      	ands	r3, r2
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	429a      	cmp	r2, r3
 800326e:	d10b      	bne.n	8003288 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	f043 0201 	orr.w	r2, r3, #1
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003286:	e018      	b.n	80032ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328c:	f023 0312 	bic.w	r3, r3, #18
 8003290:	f043 0210 	orr.w	r2, r3, #16
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032a8:	e007      	b.n	80032ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ae:	f043 0210 	orr.w	r2, r3, #16
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	ffe1f7fd 	.word	0xffe1f7fd
 80032c8:	ff1f0efe 	.word	0xff1f0efe

080032cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d101      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x20>
 80032e8:	2302      	movs	r3, #2
 80032ea:	e0dc      	b.n	80034a6 <HAL_ADC_ConfigChannel+0x1da>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b06      	cmp	r3, #6
 80032fa:	d81c      	bhi.n	8003336 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	3b05      	subs	r3, #5
 800330e:	221f      	movs	r2, #31
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	4019      	ands	r1, r3
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	3b05      	subs	r3, #5
 8003328:	fa00 f203 	lsl.w	r2, r0, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	635a      	str	r2, [r3, #52]	; 0x34
 8003334:	e03c      	b.n	80033b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b0c      	cmp	r3, #12
 800333c:	d81c      	bhi.n	8003378 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	3b23      	subs	r3, #35	; 0x23
 8003350:	221f      	movs	r2, #31
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	4019      	ands	r1, r3
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	3b23      	subs	r3, #35	; 0x23
 800336a:	fa00 f203 	lsl.w	r2, r0, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	631a      	str	r2, [r3, #48]	; 0x30
 8003376:	e01b      	b.n	80033b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	3b41      	subs	r3, #65	; 0x41
 800338a:	221f      	movs	r2, #31
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	4019      	ands	r1, r3
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	6818      	ldr	r0, [r3, #0]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	3b41      	subs	r3, #65	; 0x41
 80033a4:	fa00 f203 	lsl.w	r2, r0, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b09      	cmp	r3, #9
 80033b6:	d91c      	bls.n	80033f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68d9      	ldr	r1, [r3, #12]
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	4613      	mov	r3, r2
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	4413      	add	r3, r2
 80033c8:	3b1e      	subs	r3, #30
 80033ca:	2207      	movs	r2, #7
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	43db      	mvns	r3, r3
 80033d2:	4019      	ands	r1, r3
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6898      	ldr	r0, [r3, #8]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4413      	add	r3, r2
 80033e2:	3b1e      	subs	r3, #30
 80033e4:	fa00 f203 	lsl.w	r2, r0, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	60da      	str	r2, [r3, #12]
 80033f0:	e019      	b.n	8003426 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6919      	ldr	r1, [r3, #16]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4413      	add	r3, r2
 8003402:	2207      	movs	r2, #7
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	4019      	ands	r1, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	6898      	ldr	r0, [r3, #8]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4613      	mov	r3, r2
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	4413      	add	r3, r2
 800341a:	fa00 f203 	lsl.w	r2, r0, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b10      	cmp	r3, #16
 800342c:	d003      	beq.n	8003436 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003432:	2b11      	cmp	r3, #17
 8003434:	d132      	bne.n	800349c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d125      	bne.n	800348c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d126      	bne.n	800349c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800345c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b10      	cmp	r3, #16
 8003464:	d11a      	bne.n	800349c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003466:	4b13      	ldr	r3, [pc, #76]	; (80034b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a13      	ldr	r2, [pc, #76]	; (80034b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800346c:	fba2 2303 	umull	r2, r3, r2, r3
 8003470:	0c9a      	lsrs	r2, r3, #18
 8003472:	4613      	mov	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	4413      	add	r3, r2
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800347c:	e002      	b.n	8003484 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	3b01      	subs	r3, #1
 8003482:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f9      	bne.n	800347e <HAL_ADC_ConfigChannel+0x1b2>
 800348a:	e007      	b.n	800349c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003490:	f043 0220 	orr.w	r2, r3, #32
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr
 80034b0:	40012400 	.word	0x40012400
 80034b4:	20000000 	.word	0x20000000
 80034b8:	431bde83 	.word	0x431bde83

080034bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d12e      	bne.n	8003534 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0201 	bic.w	r2, r2, #1
 80034e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034e6:	f7ff fdeb 	bl	80030c0 <HAL_GetTick>
 80034ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034ec:	e01b      	b.n	8003526 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034ee:	f7ff fde7 	bl	80030c0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d914      	bls.n	8003526 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b01      	cmp	r3, #1
 8003508:	d10d      	bne.n	8003526 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	f043 0210 	orr.w	r2, r3, #16
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351a:	f043 0201 	orr.w	r2, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e007      	b.n	8003536 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d0dc      	beq.n	80034ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b084      	sub	sp, #16
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0ed      	b.n	800372c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d102      	bne.n	8003562 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fd ffad 	bl	80014bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003572:	f7ff fda5 	bl	80030c0 <HAL_GetTick>
 8003576:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003578:	e012      	b.n	80035a0 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800357a:	f7ff fda1 	bl	80030c0 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b0a      	cmp	r3, #10
 8003586:	d90b      	bls.n	80035a0 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2205      	movs	r2, #5
 8003598:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e0c5      	b.n	800372c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0e5      	beq.n	800357a <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 0202 	bic.w	r2, r2, #2
 80035bc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035be:	f7ff fd7f 	bl	80030c0 <HAL_GetTick>
 80035c2:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80035c4:	e012      	b.n	80035ec <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80035c6:	f7ff fd7b 	bl	80030c0 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b0a      	cmp	r3, #10
 80035d2:	d90b      	bls.n	80035ec <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2205      	movs	r2, #5
 80035e4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e09f      	b.n	800372c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1e5      	bne.n	80035c6 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	7e1b      	ldrb	r3, [r3, #24]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d108      	bne.n	8003614 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	e007      	b.n	8003624 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003622:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	7e5b      	ldrb	r3, [r3, #25]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d108      	bne.n	800363e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	e007      	b.n	800364e <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800364c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	7e9b      	ldrb	r3, [r3, #26]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d108      	bne.n	8003668 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0220 	orr.w	r2, r2, #32
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	e007      	b.n	8003678 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0220 	bic.w	r2, r2, #32
 8003676:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	7edb      	ldrb	r3, [r3, #27]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d108      	bne.n	8003692 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0210 	bic.w	r2, r2, #16
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	e007      	b.n	80036a2 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f042 0210 	orr.w	r2, r2, #16
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	7f1b      	ldrb	r3, [r3, #28]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d108      	bne.n	80036bc <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f042 0208 	orr.w	r2, r2, #8
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	e007      	b.n	80036cc <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0208 	bic.w	r2, r2, #8
 80036ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	7f5b      	ldrb	r3, [r3, #29]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d108      	bne.n	80036e6 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0204 	orr.w	r2, r2, #4
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	e007      	b.n	80036f6 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0204 	bic.w	r2, r2, #4
 80036f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	431a      	orrs	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	ea42 0103 	orr.w	r1, r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	1e5a      	subs	r2, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	430a      	orrs	r2, r1
 800371a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3020 	ldrb.w	r3, [r3, #32]
 800374a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800374c:	7cfb      	ldrb	r3, [r7, #19]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d003      	beq.n	800375a <HAL_CAN_ConfigFilter+0x26>
 8003752:	7cfb      	ldrb	r3, [r7, #19]
 8003754:	2b02      	cmp	r3, #2
 8003756:	f040 80be 	bne.w	80038d6 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800375a:	4b65      	ldr	r3, [pc, #404]	; (80038f0 <HAL_CAN_ConfigFilter+0x1bc>)
 800375c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003764:	f043 0201 	orr.w	r2, r3, #1
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003774:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	021b      	lsls	r3, r3, #8
 800378a:	431a      	orrs	r2, r3
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	f003 031f 	and.w	r3, r3, #31
 800379a:	2201      	movs	r2, #1
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	43db      	mvns	r3, r3
 80037ac:	401a      	ands	r2, r3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d123      	bne.n	8003804 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	401a      	ands	r2, r3
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80037de:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	3248      	adds	r2, #72	; 0x48
 80037e4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80037f8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80037fa:	6979      	ldr	r1, [r7, #20]
 80037fc:	3348      	adds	r3, #72	; 0x48
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	440b      	add	r3, r1
 8003802:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d122      	bne.n	8003852 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	431a      	orrs	r2, r3
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800382c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	3248      	adds	r2, #72	; 0x48
 8003832:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003846:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003848:	6979      	ldr	r1, [r7, #20]
 800384a:	3348      	adds	r3, #72	; 0x48
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	440b      	add	r3, r1
 8003850:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d109      	bne.n	800386e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	43db      	mvns	r3, r3
 8003864:	401a      	ands	r2, r3
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800386c:	e007      	b.n	800387e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	431a      	orrs	r2, r3
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d109      	bne.n	800389a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	43db      	mvns	r3, r3
 8003890:	401a      	ands	r2, r3
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003898:	e007      	b.n	80038aa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	431a      	orrs	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d107      	bne.n	80038c2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038c8:	f023 0201 	bic.w	r2, r3, #1
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e006      	b.n	80038e4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
  }
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40006400 	.word	0x40006400

080038f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b01      	cmp	r3, #1
 8003906:	d12e      	bne.n	8003966 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0201 	bic.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003920:	f7ff fbce 	bl	80030c0 <HAL_GetTick>
 8003924:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003926:	e012      	b.n	800394e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003928:	f7ff fbca 	bl	80030c0 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b0a      	cmp	r3, #10
 8003934:	d90b      	bls.n	800394e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2205      	movs	r2, #5
 8003946:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e012      	b.n	8003974 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1e5      	bne.n	8003928 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	e006      	b.n	8003974 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
  }
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800397c:	b480      	push	{r7}
 800397e:	b089      	sub	sp, #36	; 0x24
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
 8003988:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003990:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800399a:	7ffb      	ldrb	r3, [r7, #31]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d003      	beq.n	80039a8 <HAL_CAN_AddTxMessage+0x2c>
 80039a0:	7ffb      	ldrb	r3, [r7, #31]
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	f040 80b8 	bne.w	8003b18 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10a      	bne.n	80039c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d105      	bne.n	80039c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 80a0 	beq.w	8003b08 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	0e1b      	lsrs	r3, r3, #24
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d907      	bls.n	80039e8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e09e      	b.n	8003b26 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80039e8:	2201      	movs	r2, #1
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	409a      	lsls	r2, r3
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10d      	bne.n	8003a16 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003a04:	68f9      	ldr	r1, [r7, #12]
 8003a06:	6809      	ldr	r1, [r1, #0]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	3318      	adds	r3, #24
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	440b      	add	r3, r1
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e00f      	b.n	8003a36 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003a20:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003a26:	68f9      	ldr	r1, [r7, #12]
 8003a28:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003a2a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	3318      	adds	r3, #24
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	440b      	add	r3, r1
 8003a34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6819      	ldr	r1, [r3, #0]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	3318      	adds	r3, #24
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	440b      	add	r3, r1
 8003a46:	3304      	adds	r3, #4
 8003a48:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	7d1b      	ldrb	r3, [r3, #20]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d111      	bne.n	8003a76 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	3318      	adds	r3, #24
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3304      	adds	r3, #4
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	6811      	ldr	r1, [r2, #0]
 8003a66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	3318      	adds	r3, #24
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	440b      	add	r3, r1
 8003a72:	3304      	adds	r3, #4
 8003a74:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3307      	adds	r3, #7
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	061a      	lsls	r2, r3, #24
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3306      	adds	r3, #6
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	041b      	lsls	r3, r3, #16
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3305      	adds	r3, #5
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	021b      	lsls	r3, r3, #8
 8003a90:	4313      	orrs	r3, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	3204      	adds	r2, #4
 8003a96:	7812      	ldrb	r2, [r2, #0]
 8003a98:	4610      	mov	r0, r2
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	6811      	ldr	r1, [r2, #0]
 8003a9e:	ea43 0200 	orr.w	r2, r3, r0
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	440b      	add	r3, r1
 8003aa8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003aac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3303      	adds	r3, #3
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	061a      	lsls	r2, r3, #24
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	3302      	adds	r3, #2
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	041b      	lsls	r3, r3, #16
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	021b      	lsls	r3, r3, #8
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	7812      	ldrb	r2, [r2, #0]
 8003ace:	4610      	mov	r0, r2
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	6811      	ldr	r1, [r2, #0]
 8003ad4:	ea43 0200 	orr.w	r2, r3, r0
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	440b      	add	r3, r1
 8003ade:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003ae2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	3318      	adds	r3, #24
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	4413      	add	r3, r2
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	6811      	ldr	r1, [r2, #0]
 8003af6:	f043 0201 	orr.w	r2, r3, #1
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	3318      	adds	r3, #24
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	440b      	add	r3, r1
 8003b02:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	e00e      	b.n	8003b26 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e006      	b.n	8003b26 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
  }
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3724      	adds	r7, #36	; 0x24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b44:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d003      	beq.n	8003b54 <HAL_CAN_GetRxMessage+0x24>
 8003b4c:	7dfb      	ldrb	r3, [r7, #23]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	f040 80f3 	bne.w	8003d3a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10e      	bne.n	8003b78 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d116      	bne.n	8003b96 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0e7      	b.n	8003d48 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d107      	bne.n	8003b96 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e0d8      	b.n	8003d48 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	331b      	adds	r3, #27
 8003b9e:	011b      	lsls	r3, r3, #4
 8003ba0:	4413      	add	r3, r2
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0204 	and.w	r2, r3, #4
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10c      	bne.n	8003bce <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	331b      	adds	r3, #27
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	4413      	add	r3, r2
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	0d5b      	lsrs	r3, r3, #21
 8003bc4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	e00b      	b.n	8003be6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	331b      	adds	r3, #27
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	4413      	add	r3, r2
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	08db      	lsrs	r3, r3, #3
 8003bde:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	331b      	adds	r3, #27
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	4413      	add	r3, r2
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0202 	and.w	r2, r3, #2
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	331b      	adds	r3, #27
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	4413      	add	r3, r2
 8003c08:	3304      	adds	r3, #4
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 020f 	and.w	r2, r3, #15
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	331b      	adds	r3, #27
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	4413      	add	r3, r2
 8003c20:	3304      	adds	r3, #4
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	0a1b      	lsrs	r3, r3, #8
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	331b      	adds	r3, #27
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	4413      	add	r3, r2
 8003c38:	3304      	adds	r3, #4
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	0c1b      	lsrs	r3, r3, #16
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	4413      	add	r3, r2
 8003c4e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	4413      	add	r3, r2
 8003c64:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	0a1a      	lsrs	r2, r3, #8
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	b2d2      	uxtb	r2, r2
 8003c72:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	011b      	lsls	r3, r3, #4
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	0c1a      	lsrs	r2, r3, #16
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	3302      	adds	r3, #2
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	4413      	add	r3, r2
 8003c98:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	0e1a      	lsrs	r2, r3, #24
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	3303      	adds	r3, #3
 8003ca4:	b2d2      	uxtb	r2, r2
 8003ca6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	011b      	lsls	r3, r3, #4
 8003cb0:	4413      	add	r3, r2
 8003cb2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	4413      	add	r3, r2
 8003cca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	0a1a      	lsrs	r2, r3, #8
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	3305      	adds	r3, #5
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	0c1a      	lsrs	r2, r3, #16
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	3306      	adds	r3, #6
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	4413      	add	r3, r2
 8003cfe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	0e1a      	lsrs	r2, r3, #24
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	3307      	adds	r3, #7
 8003d0a:	b2d2      	uxtb	r2, r2
 8003d0c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d108      	bne.n	8003d26 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0220 	orr.w	r2, r2, #32
 8003d22:	60da      	str	r2, [r3, #12]
 8003d24:	e007      	b.n	8003d36 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f042 0220 	orr.w	r2, r2, #32
 8003d34:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e006      	b.n	8003d48 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
  }
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	371c      	adds	r7, #28
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bc80      	pop	{r7}
 8003d50:	4770      	bx	lr

08003d52 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b085      	sub	sp, #20
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d62:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d002      	beq.n	8003d70 <HAL_CAN_ActivateNotification+0x1e>
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d109      	bne.n	8003d84 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6959      	ldr	r1, [r3, #20]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003d80:	2300      	movs	r3, #0
 8003d82:	e006      	b.n	8003d92 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
  }
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3714      	adds	r7, #20
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc80      	pop	{r7}
 8003d9a:	4770      	bx	lr

08003d9c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08a      	sub	sp, #40	; 0x28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d07c      	beq.n	8003edc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d023      	beq.n	8003e34 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2201      	movs	r2, #1
 8003df2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f983 	bl	800410a <HAL_CAN_TxMailbox0CompleteCallback>
 8003e04:	e016      	b.n	8003e34 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d004      	beq.n	8003e1a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e16:	627b      	str	r3, [r7, #36]	; 0x24
 8003e18:	e00c      	b.n	8003e34 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d004      	beq.n	8003e2e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e2c:	e002      	b.n	8003e34 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 f986 	bl	8004140 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d024      	beq.n	8003e88 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e46:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f962 	bl	800411c <HAL_CAN_TxMailbox1CompleteCallback>
 8003e58:	e016      	b.n	8003e88 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d004      	beq.n	8003e6e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e6c:	e00c      	b.n	8003e88 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d004      	beq.n	8003e82 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e80:	e002      	b.n	8003e88 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f965 	bl	8004152 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d024      	beq.n	8003edc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003e9a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f941 	bl	800412e <HAL_CAN_TxMailbox2CompleteCallback>
 8003eac:	e016      	b.n	8003edc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d004      	beq.n	8003ec2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ebe:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec0:	e00c      	b.n	8003edc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ece:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ed4:	e002      	b.n	8003edc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f944 	bl	8004164 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00c      	beq.n	8003f00 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d007      	beq.n	8003f00 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ef6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2210      	movs	r2, #16
 8003efe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00b      	beq.n	8003f22 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f003 0308 	and.w	r3, r3, #8
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d006      	beq.n	8003f22 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2208      	movs	r2, #8
 8003f1a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f92a 	bl	8004176 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d009      	beq.n	8003f40 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fd fb9e 	bl	800167c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00c      	beq.n	8003f64 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f003 0310 	and.w	r3, r3, #16
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d007      	beq.n	8003f64 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f5a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2210      	movs	r2, #16
 8003f62:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	f003 0320 	and.w	r3, r3, #32
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d006      	beq.n	8003f86 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f90a 	bl	800419a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	f003 0310 	and.w	r3, r3, #16
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d009      	beq.n	8003fa4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f8f2 	bl	8004188 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00b      	beq.n	8003fc6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d006      	beq.n	8003fc6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2210      	movs	r2, #16
 8003fbe:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f8f3 	bl	80041ac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00b      	beq.n	8003fe8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d006      	beq.n	8003fe8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2208      	movs	r2, #8
 8003fe0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f8eb 	bl	80041be <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d07b      	beq.n	80040ea <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d072      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004002:	2b00      	cmp	r3, #0
 8004004:	d008      	beq.n	8004018 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800401e:	2b00      	cmp	r3, #0
 8004020:	d008      	beq.n	8004034 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	f043 0302 	orr.w	r3, r3, #2
 8004032:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800403a:	2b00      	cmp	r3, #0
 800403c:	d008      	beq.n	8004050 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	f043 0304 	orr.w	r3, r3, #4
 800404e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004056:	2b00      	cmp	r3, #0
 8004058:	d043      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004060:	2b00      	cmp	r3, #0
 8004062:	d03e      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800406a:	2b60      	cmp	r3, #96	; 0x60
 800406c:	d02b      	beq.n	80040c6 <HAL_CAN_IRQHandler+0x32a>
 800406e:	2b60      	cmp	r3, #96	; 0x60
 8004070:	d82e      	bhi.n	80040d0 <HAL_CAN_IRQHandler+0x334>
 8004072:	2b50      	cmp	r3, #80	; 0x50
 8004074:	d022      	beq.n	80040bc <HAL_CAN_IRQHandler+0x320>
 8004076:	2b50      	cmp	r3, #80	; 0x50
 8004078:	d82a      	bhi.n	80040d0 <HAL_CAN_IRQHandler+0x334>
 800407a:	2b40      	cmp	r3, #64	; 0x40
 800407c:	d019      	beq.n	80040b2 <HAL_CAN_IRQHandler+0x316>
 800407e:	2b40      	cmp	r3, #64	; 0x40
 8004080:	d826      	bhi.n	80040d0 <HAL_CAN_IRQHandler+0x334>
 8004082:	2b30      	cmp	r3, #48	; 0x30
 8004084:	d010      	beq.n	80040a8 <HAL_CAN_IRQHandler+0x30c>
 8004086:	2b30      	cmp	r3, #48	; 0x30
 8004088:	d822      	bhi.n	80040d0 <HAL_CAN_IRQHandler+0x334>
 800408a:	2b10      	cmp	r3, #16
 800408c:	d002      	beq.n	8004094 <HAL_CAN_IRQHandler+0x2f8>
 800408e:	2b20      	cmp	r3, #32
 8004090:	d005      	beq.n	800409e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004092:	e01d      	b.n	80040d0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004096:	f043 0308 	orr.w	r3, r3, #8
 800409a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800409c:	e019      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	f043 0310 	orr.w	r3, r3, #16
 80040a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040a6:	e014      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	f043 0320 	orr.w	r3, r3, #32
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040b0:	e00f      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80040b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040ba:	e00a      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040c4:	e005      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040ce:	e000      	b.n	80040d2 <HAL_CAN_IRQHandler+0x336>
            break;
 80040d0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699a      	ldr	r2, [r3, #24]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80040e0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2204      	movs	r2, #4
 80040e8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d008      	beq.n	8004102 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f867 	bl	80041d0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004102:	bf00      	nop
 8004104:	3728      	adds	r7, #40	; 0x28
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr

0800412e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800412e:	b480      	push	{r7}
 8004130:	b083      	sub	sp, #12
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr

08004140 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	bc80      	pop	{r7}
 8004150:	4770      	bx	lr

08004152 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004152:	b480      	push	{r7}
 8004154:	b083      	sub	sp, #12
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800415a:	bf00      	nop
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	bc80      	pop	{r7}
 8004162:	4770      	bx	lr

08004164 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr

08004176 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004176:	b480      	push	{r7}
 8004178:	b083      	sub	sp, #12
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800417e:	bf00      	nop
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	bc80      	pop	{r7}
 8004186:	4770      	bx	lr

08004188 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	bc80      	pop	{r7}
 8004198:	4770      	bx	lr

0800419a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr

080041ac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr

080041be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr

080041d0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	bc80      	pop	{r7}
 80041e0:	4770      	bx	lr
	...

080041e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041f4:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <__NVIC_SetPriorityGrouping+0x44>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004200:	4013      	ands	r3, r2
 8004202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800420c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004216:	4a04      	ldr	r2, [pc, #16]	; (8004228 <__NVIC_SetPriorityGrouping+0x44>)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	60d3      	str	r3, [r2, #12]
}
 800421c:	bf00      	nop
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	e000ed00 	.word	0xe000ed00

0800422c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004230:	4b04      	ldr	r3, [pc, #16]	; (8004244 <__NVIC_GetPriorityGrouping+0x18>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	0a1b      	lsrs	r3, r3, #8
 8004236:	f003 0307 	and.w	r3, r3, #7
}
 800423a:	4618      	mov	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	e000ed00 	.word	0xe000ed00

08004248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	4603      	mov	r3, r0
 8004250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004256:	2b00      	cmp	r3, #0
 8004258:	db0b      	blt.n	8004272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800425a:	79fb      	ldrb	r3, [r7, #7]
 800425c:	f003 021f 	and.w	r2, r3, #31
 8004260:	4906      	ldr	r1, [pc, #24]	; (800427c <__NVIC_EnableIRQ+0x34>)
 8004262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004266:	095b      	lsrs	r3, r3, #5
 8004268:	2001      	movs	r0, #1
 800426a:	fa00 f202 	lsl.w	r2, r0, r2
 800426e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr
 800427c:	e000e100 	.word	0xe000e100

08004280 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	2b00      	cmp	r3, #0
 8004290:	db12      	blt.n	80042b8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	f003 021f 	and.w	r2, r3, #31
 8004298:	490a      	ldr	r1, [pc, #40]	; (80042c4 <__NVIC_DisableIRQ+0x44>)
 800429a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	2001      	movs	r0, #1
 80042a2:	fa00 f202 	lsl.w	r2, r0, r2
 80042a6:	3320      	adds	r3, #32
 80042a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80042ac:	f3bf 8f4f 	dsb	sy
}
 80042b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80042b2:	f3bf 8f6f 	isb	sy
}
 80042b6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	bc80      	pop	{r7}
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	e000e100 	.word	0xe000e100

080042c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	6039      	str	r1, [r7, #0]
 80042d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	db0a      	blt.n	80042f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	490c      	ldr	r1, [pc, #48]	; (8004314 <__NVIC_SetPriority+0x4c>)
 80042e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e6:	0112      	lsls	r2, r2, #4
 80042e8:	b2d2      	uxtb	r2, r2
 80042ea:	440b      	add	r3, r1
 80042ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042f0:	e00a      	b.n	8004308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	4908      	ldr	r1, [pc, #32]	; (8004318 <__NVIC_SetPriority+0x50>)
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	3b04      	subs	r3, #4
 8004300:	0112      	lsls	r2, r2, #4
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	440b      	add	r3, r1
 8004306:	761a      	strb	r2, [r3, #24]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	e000e100 	.word	0xe000e100
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800431c:	b480      	push	{r7}
 800431e:	b089      	sub	sp, #36	; 0x24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f1c3 0307 	rsb	r3, r3, #7
 8004336:	2b04      	cmp	r3, #4
 8004338:	bf28      	it	cs
 800433a:	2304      	movcs	r3, #4
 800433c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3304      	adds	r3, #4
 8004342:	2b06      	cmp	r3, #6
 8004344:	d902      	bls.n	800434c <NVIC_EncodePriority+0x30>
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	3b03      	subs	r3, #3
 800434a:	e000      	b.n	800434e <NVIC_EncodePriority+0x32>
 800434c:	2300      	movs	r3, #0
 800434e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004350:	f04f 32ff 	mov.w	r2, #4294967295
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43da      	mvns	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	401a      	ands	r2, r3
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004364:	f04f 31ff 	mov.w	r1, #4294967295
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	fa01 f303 	lsl.w	r3, r1, r3
 800436e:	43d9      	mvns	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004374:	4313      	orrs	r3, r2
         );
}
 8004376:	4618      	mov	r0, r3
 8004378:	3724      	adds	r7, #36	; 0x24
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr

08004380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3b01      	subs	r3, #1
 800438c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004390:	d301      	bcc.n	8004396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004392:	2301      	movs	r3, #1
 8004394:	e00f      	b.n	80043b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004396:	4a0a      	ldr	r2, [pc, #40]	; (80043c0 <SysTick_Config+0x40>)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3b01      	subs	r3, #1
 800439c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800439e:	210f      	movs	r1, #15
 80043a0:	f04f 30ff 	mov.w	r0, #4294967295
 80043a4:	f7ff ff90 	bl	80042c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043a8:	4b05      	ldr	r3, [pc, #20]	; (80043c0 <SysTick_Config+0x40>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ae:	4b04      	ldr	r3, [pc, #16]	; (80043c0 <SysTick_Config+0x40>)
 80043b0:	2207      	movs	r2, #7
 80043b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	e000e010 	.word	0xe000e010

080043c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f7ff ff09 	bl	80041e4 <__NVIC_SetPriorityGrouping>
}
 80043d2:	bf00      	nop
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043da:	b580      	push	{r7, lr}
 80043dc:	b086      	sub	sp, #24
 80043de:	af00      	add	r7, sp, #0
 80043e0:	4603      	mov	r3, r0
 80043e2:	60b9      	str	r1, [r7, #8]
 80043e4:	607a      	str	r2, [r7, #4]
 80043e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043ec:	f7ff ff1e 	bl	800422c <__NVIC_GetPriorityGrouping>
 80043f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68b9      	ldr	r1, [r7, #8]
 80043f6:	6978      	ldr	r0, [r7, #20]
 80043f8:	f7ff ff90 	bl	800431c <NVIC_EncodePriority>
 80043fc:	4602      	mov	r2, r0
 80043fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004402:	4611      	mov	r1, r2
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff5f 	bl	80042c8 <__NVIC_SetPriority>
}
 800440a:	bf00      	nop
 800440c:	3718      	adds	r7, #24
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	4603      	mov	r3, r0
 800441a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800441c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff11 	bl	8004248 <__NVIC_EnableIRQ>
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b082      	sub	sp, #8
 8004432:	af00      	add	r7, sp, #0
 8004434:	4603      	mov	r3, r0
 8004436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff ff1f 	bl	8004280 <__NVIC_DisableIRQ>
}
 8004442:	bf00      	nop
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff ff94 	bl	8004380 <SysTick_Config>
 8004458:	4603      	mov	r3, r0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b082      	sub	sp, #8
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d101      	bne.n	8004474 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e014      	b.n	800449e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	791b      	ldrb	r3, [r3, #4]
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d105      	bne.n	800448a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7fd f98f 	bl	80017a8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b087      	sub	sp, #28
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	795b      	ldrb	r3, [r3, #5]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_DAC_ConfigChannel+0x18>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e03c      	b.n	8004538 <HAL_DAC_ConfigChannel+0x92>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2202      	movs	r2, #2
 80044c8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	f640 72fe 	movw	r2, #4094	; 0xffe
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	43db      	mvns	r3, r3
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4013      	ands	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f003 0310 	and.w	r3, r3, #16
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	4313      	orrs	r3, r2
 8004504:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6819      	ldr	r1, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f003 0310 	and.w	r3, r3, #16
 800451a:	22c0      	movs	r2, #192	; 0xc0
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43da      	mvns	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	400a      	ands	r2, r1
 8004528:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	371c      	adds	r7, #28
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr

08004542 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004554:	2b02      	cmp	r3, #2
 8004556:	d008      	beq.n	800456a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2204      	movs	r2, #4
 800455c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e020      	b.n	80045ac <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 020e 	bic.w	r2, r2, #14
 8004578:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004592:	2101      	movs	r1, #1
 8004594:	fa01 f202 	lsl.w	r2, r1, r2
 8004598:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bc80      	pop	{r7}
 80045b4:	4770      	bx	lr
	...

080045b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d005      	beq.n	80045da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2204      	movs	r2, #4
 80045d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	73fb      	strb	r3, [r7, #15]
 80045d8:	e0d6      	b.n	8004788 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 020e 	bic.w	r2, r2, #14
 80045e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	4b64      	ldr	r3, [pc, #400]	; (8004794 <HAL_DMA_Abort_IT+0x1dc>)
 8004602:	429a      	cmp	r2, r3
 8004604:	d958      	bls.n	80046b8 <HAL_DMA_Abort_IT+0x100>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a63      	ldr	r2, [pc, #396]	; (8004798 <HAL_DMA_Abort_IT+0x1e0>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d04f      	beq.n	80046b0 <HAL_DMA_Abort_IT+0xf8>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a61      	ldr	r2, [pc, #388]	; (800479c <HAL_DMA_Abort_IT+0x1e4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d048      	beq.n	80046ac <HAL_DMA_Abort_IT+0xf4>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a60      	ldr	r2, [pc, #384]	; (80047a0 <HAL_DMA_Abort_IT+0x1e8>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d040      	beq.n	80046a6 <HAL_DMA_Abort_IT+0xee>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a5e      	ldr	r2, [pc, #376]	; (80047a4 <HAL_DMA_Abort_IT+0x1ec>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d038      	beq.n	80046a0 <HAL_DMA_Abort_IT+0xe8>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a5d      	ldr	r2, [pc, #372]	; (80047a8 <HAL_DMA_Abort_IT+0x1f0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d030      	beq.n	800469a <HAL_DMA_Abort_IT+0xe2>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a5b      	ldr	r2, [pc, #364]	; (80047ac <HAL_DMA_Abort_IT+0x1f4>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d028      	beq.n	8004694 <HAL_DMA_Abort_IT+0xdc>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a53      	ldr	r2, [pc, #332]	; (8004794 <HAL_DMA_Abort_IT+0x1dc>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d020      	beq.n	800468e <HAL_DMA_Abort_IT+0xd6>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a57      	ldr	r2, [pc, #348]	; (80047b0 <HAL_DMA_Abort_IT+0x1f8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d019      	beq.n	800468a <HAL_DMA_Abort_IT+0xd2>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a56      	ldr	r2, [pc, #344]	; (80047b4 <HAL_DMA_Abort_IT+0x1fc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d012      	beq.n	8004686 <HAL_DMA_Abort_IT+0xce>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a54      	ldr	r2, [pc, #336]	; (80047b8 <HAL_DMA_Abort_IT+0x200>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00a      	beq.n	8004680 <HAL_DMA_Abort_IT+0xc8>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a53      	ldr	r2, [pc, #332]	; (80047bc <HAL_DMA_Abort_IT+0x204>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d102      	bne.n	800467a <HAL_DMA_Abort_IT+0xc2>
 8004674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004678:	e01b      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 800467a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800467e:	e018      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 8004680:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004684:	e015      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 8004686:	2310      	movs	r3, #16
 8004688:	e013      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 800468a:	2301      	movs	r3, #1
 800468c:	e011      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 800468e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004692:	e00e      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 8004694:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004698:	e00b      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 800469a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800469e:	e008      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 80046a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046a4:	e005      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 80046a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046aa:	e002      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 80046ac:	2310      	movs	r3, #16
 80046ae:	e000      	b.n	80046b2 <HAL_DMA_Abort_IT+0xfa>
 80046b0:	2301      	movs	r3, #1
 80046b2:	4a43      	ldr	r2, [pc, #268]	; (80047c0 <HAL_DMA_Abort_IT+0x208>)
 80046b4:	6053      	str	r3, [r2, #4]
 80046b6:	e057      	b.n	8004768 <HAL_DMA_Abort_IT+0x1b0>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a36      	ldr	r2, [pc, #216]	; (8004798 <HAL_DMA_Abort_IT+0x1e0>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d04f      	beq.n	8004762 <HAL_DMA_Abort_IT+0x1aa>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a35      	ldr	r2, [pc, #212]	; (800479c <HAL_DMA_Abort_IT+0x1e4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d048      	beq.n	800475e <HAL_DMA_Abort_IT+0x1a6>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a33      	ldr	r2, [pc, #204]	; (80047a0 <HAL_DMA_Abort_IT+0x1e8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d040      	beq.n	8004758 <HAL_DMA_Abort_IT+0x1a0>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a32      	ldr	r2, [pc, #200]	; (80047a4 <HAL_DMA_Abort_IT+0x1ec>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d038      	beq.n	8004752 <HAL_DMA_Abort_IT+0x19a>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a30      	ldr	r2, [pc, #192]	; (80047a8 <HAL_DMA_Abort_IT+0x1f0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d030      	beq.n	800474c <HAL_DMA_Abort_IT+0x194>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a2f      	ldr	r2, [pc, #188]	; (80047ac <HAL_DMA_Abort_IT+0x1f4>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d028      	beq.n	8004746 <HAL_DMA_Abort_IT+0x18e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a26      	ldr	r2, [pc, #152]	; (8004794 <HAL_DMA_Abort_IT+0x1dc>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d020      	beq.n	8004740 <HAL_DMA_Abort_IT+0x188>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a2b      	ldr	r2, [pc, #172]	; (80047b0 <HAL_DMA_Abort_IT+0x1f8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d019      	beq.n	800473c <HAL_DMA_Abort_IT+0x184>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a29      	ldr	r2, [pc, #164]	; (80047b4 <HAL_DMA_Abort_IT+0x1fc>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d012      	beq.n	8004738 <HAL_DMA_Abort_IT+0x180>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a28      	ldr	r2, [pc, #160]	; (80047b8 <HAL_DMA_Abort_IT+0x200>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d00a      	beq.n	8004732 <HAL_DMA_Abort_IT+0x17a>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a26      	ldr	r2, [pc, #152]	; (80047bc <HAL_DMA_Abort_IT+0x204>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d102      	bne.n	800472c <HAL_DMA_Abort_IT+0x174>
 8004726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800472a:	e01b      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 800472c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004730:	e018      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004732:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004736:	e015      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004738:	2310      	movs	r3, #16
 800473a:	e013      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 800473c:	2301      	movs	r3, #1
 800473e:	e011      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004740:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004744:	e00e      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004746:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800474a:	e00b      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 800474c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004750:	e008      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004756:	e005      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800475c:	e002      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 800475e:	2310      	movs	r3, #16
 8004760:	e000      	b.n	8004764 <HAL_DMA_Abort_IT+0x1ac>
 8004762:	2301      	movs	r3, #1
 8004764:	4a17      	ldr	r2, [pc, #92]	; (80047c4 <HAL_DMA_Abort_IT+0x20c>)
 8004766:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	4798      	blx	r3
    } 
  }
  return status;
 8004788:	7bfb      	ldrb	r3, [r7, #15]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	40020080 	.word	0x40020080
 8004798:	40020008 	.word	0x40020008
 800479c:	4002001c 	.word	0x4002001c
 80047a0:	40020030 	.word	0x40020030
 80047a4:	40020044 	.word	0x40020044
 80047a8:	40020058 	.word	0x40020058
 80047ac:	4002006c 	.word	0x4002006c
 80047b0:	40020408 	.word	0x40020408
 80047b4:	4002041c 	.word	0x4002041c
 80047b8:	40020430 	.word	0x40020430
 80047bc:	40020444 	.word	0x40020444
 80047c0:	40020400 	.word	0x40020400
 80047c4:	40020000 	.word	0x40020000

080047c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b08b      	sub	sp, #44	; 0x2c
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80047d2:	2300      	movs	r3, #0
 80047d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80047d6:	2300      	movs	r3, #0
 80047d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047da:	e169      	b.n	8004ab0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80047dc:	2201      	movs	r2, #1
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69fa      	ldr	r2, [r7, #28]
 80047ec:	4013      	ands	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	f040 8158 	bne.w	8004aaa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	4a9a      	ldr	r2, [pc, #616]	; (8004a68 <HAL_GPIO_Init+0x2a0>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d05e      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
 8004804:	4a98      	ldr	r2, [pc, #608]	; (8004a68 <HAL_GPIO_Init+0x2a0>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d875      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 800480a:	4a98      	ldr	r2, [pc, #608]	; (8004a6c <HAL_GPIO_Init+0x2a4>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d058      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
 8004810:	4a96      	ldr	r2, [pc, #600]	; (8004a6c <HAL_GPIO_Init+0x2a4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d86f      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 8004816:	4a96      	ldr	r2, [pc, #600]	; (8004a70 <HAL_GPIO_Init+0x2a8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d052      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
 800481c:	4a94      	ldr	r2, [pc, #592]	; (8004a70 <HAL_GPIO_Init+0x2a8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d869      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 8004822:	4a94      	ldr	r2, [pc, #592]	; (8004a74 <HAL_GPIO_Init+0x2ac>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d04c      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
 8004828:	4a92      	ldr	r2, [pc, #584]	; (8004a74 <HAL_GPIO_Init+0x2ac>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d863      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 800482e:	4a92      	ldr	r2, [pc, #584]	; (8004a78 <HAL_GPIO_Init+0x2b0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d046      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
 8004834:	4a90      	ldr	r2, [pc, #576]	; (8004a78 <HAL_GPIO_Init+0x2b0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d85d      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 800483a:	2b12      	cmp	r3, #18
 800483c:	d82a      	bhi.n	8004894 <HAL_GPIO_Init+0xcc>
 800483e:	2b12      	cmp	r3, #18
 8004840:	d859      	bhi.n	80048f6 <HAL_GPIO_Init+0x12e>
 8004842:	a201      	add	r2, pc, #4	; (adr r2, 8004848 <HAL_GPIO_Init+0x80>)
 8004844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004848:	080048c3 	.word	0x080048c3
 800484c:	0800489d 	.word	0x0800489d
 8004850:	080048af 	.word	0x080048af
 8004854:	080048f1 	.word	0x080048f1
 8004858:	080048f7 	.word	0x080048f7
 800485c:	080048f7 	.word	0x080048f7
 8004860:	080048f7 	.word	0x080048f7
 8004864:	080048f7 	.word	0x080048f7
 8004868:	080048f7 	.word	0x080048f7
 800486c:	080048f7 	.word	0x080048f7
 8004870:	080048f7 	.word	0x080048f7
 8004874:	080048f7 	.word	0x080048f7
 8004878:	080048f7 	.word	0x080048f7
 800487c:	080048f7 	.word	0x080048f7
 8004880:	080048f7 	.word	0x080048f7
 8004884:	080048f7 	.word	0x080048f7
 8004888:	080048f7 	.word	0x080048f7
 800488c:	080048a5 	.word	0x080048a5
 8004890:	080048b9 	.word	0x080048b9
 8004894:	4a79      	ldr	r2, [pc, #484]	; (8004a7c <HAL_GPIO_Init+0x2b4>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d013      	beq.n	80048c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800489a:	e02c      	b.n	80048f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	623b      	str	r3, [r7, #32]
          break;
 80048a2:	e029      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	3304      	adds	r3, #4
 80048aa:	623b      	str	r3, [r7, #32]
          break;
 80048ac:	e024      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	3308      	adds	r3, #8
 80048b4:	623b      	str	r3, [r7, #32]
          break;
 80048b6:	e01f      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	330c      	adds	r3, #12
 80048be:	623b      	str	r3, [r7, #32]
          break;
 80048c0:	e01a      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d102      	bne.n	80048d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80048ca:	2304      	movs	r3, #4
 80048cc:	623b      	str	r3, [r7, #32]
          break;
 80048ce:	e013      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d105      	bne.n	80048e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80048d8:	2308      	movs	r3, #8
 80048da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	611a      	str	r2, [r3, #16]
          break;
 80048e2:	e009      	b.n	80048f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80048e4:	2308      	movs	r3, #8
 80048e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	69fa      	ldr	r2, [r7, #28]
 80048ec:	615a      	str	r2, [r3, #20]
          break;
 80048ee:	e003      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80048f0:	2300      	movs	r3, #0
 80048f2:	623b      	str	r3, [r7, #32]
          break;
 80048f4:	e000      	b.n	80048f8 <HAL_GPIO_Init+0x130>
          break;
 80048f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	2bff      	cmp	r3, #255	; 0xff
 80048fc:	d801      	bhi.n	8004902 <HAL_GPIO_Init+0x13a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	e001      	b.n	8004906 <HAL_GPIO_Init+0x13e>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	3304      	adds	r3, #4
 8004906:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	2bff      	cmp	r3, #255	; 0xff
 800490c:	d802      	bhi.n	8004914 <HAL_GPIO_Init+0x14c>
 800490e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	e002      	b.n	800491a <HAL_GPIO_Init+0x152>
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	3b08      	subs	r3, #8
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	210f      	movs	r1, #15
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	fa01 f303 	lsl.w	r3, r1, r3
 8004928:	43db      	mvns	r3, r3
 800492a:	401a      	ands	r2, r3
 800492c:	6a39      	ldr	r1, [r7, #32]
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	fa01 f303 	lsl.w	r3, r1, r3
 8004934:	431a      	orrs	r2, r3
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 80b1 	beq.w	8004aaa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004948:	4b4d      	ldr	r3, [pc, #308]	; (8004a80 <HAL_GPIO_Init+0x2b8>)
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	4a4c      	ldr	r2, [pc, #304]	; (8004a80 <HAL_GPIO_Init+0x2b8>)
 800494e:	f043 0301 	orr.w	r3, r3, #1
 8004952:	6193      	str	r3, [r2, #24]
 8004954:	4b4a      	ldr	r3, [pc, #296]	; (8004a80 <HAL_GPIO_Init+0x2b8>)
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	60bb      	str	r3, [r7, #8]
 800495e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004960:	4a48      	ldr	r2, [pc, #288]	; (8004a84 <HAL_GPIO_Init+0x2bc>)
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	089b      	lsrs	r3, r3, #2
 8004966:	3302      	adds	r3, #2
 8004968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	f003 0303 	and.w	r3, r3, #3
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	220f      	movs	r2, #15
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	4013      	ands	r3, r2
 8004982:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a40      	ldr	r2, [pc, #256]	; (8004a88 <HAL_GPIO_Init+0x2c0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d013      	beq.n	80049b4 <HAL_GPIO_Init+0x1ec>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a3f      	ldr	r2, [pc, #252]	; (8004a8c <HAL_GPIO_Init+0x2c4>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00d      	beq.n	80049b0 <HAL_GPIO_Init+0x1e8>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a3e      	ldr	r2, [pc, #248]	; (8004a90 <HAL_GPIO_Init+0x2c8>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d007      	beq.n	80049ac <HAL_GPIO_Init+0x1e4>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a3d      	ldr	r2, [pc, #244]	; (8004a94 <HAL_GPIO_Init+0x2cc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d101      	bne.n	80049a8 <HAL_GPIO_Init+0x1e0>
 80049a4:	2303      	movs	r3, #3
 80049a6:	e006      	b.n	80049b6 <HAL_GPIO_Init+0x1ee>
 80049a8:	2304      	movs	r3, #4
 80049aa:	e004      	b.n	80049b6 <HAL_GPIO_Init+0x1ee>
 80049ac:	2302      	movs	r3, #2
 80049ae:	e002      	b.n	80049b6 <HAL_GPIO_Init+0x1ee>
 80049b0:	2301      	movs	r3, #1
 80049b2:	e000      	b.n	80049b6 <HAL_GPIO_Init+0x1ee>
 80049b4:	2300      	movs	r3, #0
 80049b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049b8:	f002 0203 	and.w	r2, r2, #3
 80049bc:	0092      	lsls	r2, r2, #2
 80049be:	4093      	lsls	r3, r2
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80049c6:	492f      	ldr	r1, [pc, #188]	; (8004a84 <HAL_GPIO_Init+0x2bc>)
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	089b      	lsrs	r3, r3, #2
 80049cc:	3302      	adds	r3, #2
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d006      	beq.n	80049ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80049e0:	4b2d      	ldr	r3, [pc, #180]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	492c      	ldr	r1, [pc, #176]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]
 80049ec:	e006      	b.n	80049fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80049ee:	4b2a      	ldr	r3, [pc, #168]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	43db      	mvns	r3, r3
 80049f6:	4928      	ldr	r1, [pc, #160]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d006      	beq.n	8004a16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004a08:	4b23      	ldr	r3, [pc, #140]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	4922      	ldr	r1, [pc, #136]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	604b      	str	r3, [r1, #4]
 8004a14:	e006      	b.n	8004a24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004a16:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	491e      	ldr	r1, [pc, #120]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a20:	4013      	ands	r3, r2
 8004a22:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d006      	beq.n	8004a3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	4918      	ldr	r1, [pc, #96]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]
 8004a3c:	e006      	b.n	8004a4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a3e:	4b16      	ldr	r3, [pc, #88]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	43db      	mvns	r3, r3
 8004a46:	4914      	ldr	r1, [pc, #80]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a48:	4013      	ands	r3, r2
 8004a4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d021      	beq.n	8004a9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004a58:	4b0f      	ldr	r3, [pc, #60]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	490e      	ldr	r1, [pc, #56]	; (8004a98 <HAL_GPIO_Init+0x2d0>)
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60cb      	str	r3, [r1, #12]
 8004a64:	e021      	b.n	8004aaa <HAL_GPIO_Init+0x2e2>
 8004a66:	bf00      	nop
 8004a68:	10320000 	.word	0x10320000
 8004a6c:	10310000 	.word	0x10310000
 8004a70:	10220000 	.word	0x10220000
 8004a74:	10210000 	.word	0x10210000
 8004a78:	10120000 	.word	0x10120000
 8004a7c:	10110000 	.word	0x10110000
 8004a80:	40021000 	.word	0x40021000
 8004a84:	40010000 	.word	0x40010000
 8004a88:	40010800 	.word	0x40010800
 8004a8c:	40010c00 	.word	0x40010c00
 8004a90:	40011000 	.word	0x40011000
 8004a94:	40011400 	.word	0x40011400
 8004a98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a9c:	4b0b      	ldr	r3, [pc, #44]	; (8004acc <HAL_GPIO_Init+0x304>)
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	43db      	mvns	r3, r3
 8004aa4:	4909      	ldr	r1, [pc, #36]	; (8004acc <HAL_GPIO_Init+0x304>)
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aac:	3301      	adds	r3, #1
 8004aae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f47f ae8e 	bne.w	80047dc <HAL_GPIO_Init+0x14>
  }
}
 8004ac0:	bf00      	nop
 8004ac2:	bf00      	nop
 8004ac4:	372c      	adds	r7, #44	; 0x2c
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr
 8004acc:	40010400 	.word	0x40010400

08004ad0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	887b      	ldrh	r3, [r7, #2]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	73fb      	strb	r3, [r7, #15]
 8004aec:	e001      	b.n	8004af2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004aee:	2300      	movs	r3, #0
 8004af0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr

08004afe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b083      	sub	sp, #12
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	460b      	mov	r3, r1
 8004b08:	807b      	strh	r3, [r7, #2]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b0e:	787b      	ldrb	r3, [r7, #1]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b14:	887a      	ldrh	r2, [r7, #2]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004b1a:	e003      	b.n	8004b24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b1c:	887b      	ldrh	r3, [r7, #2]
 8004b1e:	041a      	lsls	r2, r3, #16
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	611a      	str	r2, [r3, #16]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	460b      	mov	r3, r1
 8004b38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b40:	887a      	ldrh	r2, [r7, #2]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4013      	ands	r3, r2
 8004b46:	041a      	lsls	r2, r3, #16
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	43d9      	mvns	r1, r3
 8004b4c:	887b      	ldrh	r3, [r7, #2]
 8004b4e:	400b      	ands	r3, r1
 8004b50:	431a      	orrs	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	611a      	str	r2, [r3, #16]
}
 8004b56:	bf00      	nop
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e304      	b.n	800517c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 8087 	beq.w	8004c8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b80:	4b92      	ldr	r3, [pc, #584]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 030c 	and.w	r3, r3, #12
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d00c      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b8c:	4b8f      	ldr	r3, [pc, #572]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 030c 	and.w	r3, r3, #12
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d112      	bne.n	8004bbe <HAL_RCC_OscConfig+0x5e>
 8004b98:	4b8c      	ldr	r3, [pc, #560]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ba4:	d10b      	bne.n	8004bbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba6:	4b89      	ldr	r3, [pc, #548]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d06c      	beq.n	8004c8c <HAL_RCC_OscConfig+0x12c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d168      	bne.n	8004c8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e2de      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc6:	d106      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x76>
 8004bc8:	4b80      	ldr	r3, [pc, #512]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a7f      	ldr	r2, [pc, #508]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bd2:	6013      	str	r3, [r2, #0]
 8004bd4:	e02e      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x98>
 8004bde:	4b7b      	ldr	r3, [pc, #492]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a7a      	ldr	r2, [pc, #488]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004be4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	4b78      	ldr	r3, [pc, #480]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a77      	ldr	r2, [pc, #476]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004bf0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	e01d      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c00:	d10c      	bne.n	8004c1c <HAL_RCC_OscConfig+0xbc>
 8004c02:	4b72      	ldr	r3, [pc, #456]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a71      	ldr	r2, [pc, #452]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	4b6f      	ldr	r3, [pc, #444]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a6e      	ldr	r2, [pc, #440]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	e00b      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004c1c:	4b6b      	ldr	r3, [pc, #428]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a6a      	ldr	r2, [pc, #424]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	4b68      	ldr	r3, [pc, #416]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a67      	ldr	r2, [pc, #412]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d013      	beq.n	8004c64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3c:	f7fe fa40 	bl	80030c0 <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c44:	f7fe fa3c 	bl	80030c0 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	; 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e292      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c56:	4b5d      	ldr	r3, [pc, #372]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCC_OscConfig+0xe4>
 8004c62:	e014      	b.n	8004c8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fe fa2c 	bl	80030c0 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c6c:	f7fe fa28 	bl	80030c0 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e27e      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c7e:	4b53      	ldr	r3, [pc, #332]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x10c>
 8004c8a:	e000      	b.n	8004c8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d063      	beq.n	8004d62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c9a:	4b4c      	ldr	r3, [pc, #304]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00b      	beq.n	8004cbe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ca6:	4b49      	ldr	r3, [pc, #292]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f003 030c 	and.w	r3, r3, #12
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d11c      	bne.n	8004cec <HAL_RCC_OscConfig+0x18c>
 8004cb2:	4b46      	ldr	r3, [pc, #280]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d116      	bne.n	8004cec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cbe:	4b43      	ldr	r3, [pc, #268]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d005      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x176>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d001      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e252      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd6:	4b3d      	ldr	r3, [pc, #244]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4939      	ldr	r1, [pc, #228]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cea:	e03a      	b.n	8004d62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cf4:	4b36      	ldr	r3, [pc, #216]	; (8004dd0 <HAL_RCC_OscConfig+0x270>)
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfa:	f7fe f9e1 	bl	80030c0 <HAL_GetTick>
 8004cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d00:	e008      	b.n	8004d14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d02:	f7fe f9dd 	bl	80030c0 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e233      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d14:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0f0      	beq.n	8004d02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d20:	4b2a      	ldr	r3, [pc, #168]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	4927      	ldr	r1, [pc, #156]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	600b      	str	r3, [r1, #0]
 8004d34:	e015      	b.n	8004d62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d36:	4b26      	ldr	r3, [pc, #152]	; (8004dd0 <HAL_RCC_OscConfig+0x270>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3c:	f7fe f9c0 	bl	80030c0 <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d44:	f7fe f9bc 	bl	80030c0 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e212      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d56:	4b1d      	ldr	r3, [pc, #116]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1f0      	bne.n	8004d44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0308 	and.w	r3, r3, #8
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d03a      	beq.n	8004de4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d019      	beq.n	8004daa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d76:	4b17      	ldr	r3, [pc, #92]	; (8004dd4 <HAL_RCC_OscConfig+0x274>)
 8004d78:	2201      	movs	r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d7c:	f7fe f9a0 	bl	80030c0 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d84:	f7fe f99c 	bl	80030c0 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e1f2      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d96:	4b0d      	ldr	r3, [pc, #52]	; (8004dcc <HAL_RCC_OscConfig+0x26c>)
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0f0      	beq.n	8004d84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004da2:	2001      	movs	r0, #1
 8004da4:	f000 fc20 	bl	80055e8 <RCC_Delay>
 8004da8:	e01c      	b.n	8004de4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004daa:	4b0a      	ldr	r3, [pc, #40]	; (8004dd4 <HAL_RCC_OscConfig+0x274>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004db0:	f7fe f986 	bl	80030c0 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004db6:	e00f      	b.n	8004dd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db8:	f7fe f982 	bl	80030c0 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d908      	bls.n	8004dd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e1d8      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
 8004dca:	bf00      	nop
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	42420000 	.word	0x42420000
 8004dd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dd8:	4b9b      	ldr	r3, [pc, #620]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1e9      	bne.n	8004db8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 80a6 	beq.w	8004f3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004df2:	2300      	movs	r3, #0
 8004df4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004df6:	4b94      	ldr	r3, [pc, #592]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10d      	bne.n	8004e1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e02:	4b91      	ldr	r3, [pc, #580]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	4a90      	ldr	r2, [pc, #576]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	61d3      	str	r3, [r2, #28]
 8004e0e:	4b8e      	ldr	r3, [pc, #568]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e16:	60bb      	str	r3, [r7, #8]
 8004e18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e1e:	4b8b      	ldr	r3, [pc, #556]	; (800504c <HAL_RCC_OscConfig+0x4ec>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d118      	bne.n	8004e5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e2a:	4b88      	ldr	r3, [pc, #544]	; (800504c <HAL_RCC_OscConfig+0x4ec>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a87      	ldr	r2, [pc, #540]	; (800504c <HAL_RCC_OscConfig+0x4ec>)
 8004e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e36:	f7fe f943 	bl	80030c0 <HAL_GetTick>
 8004e3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3c:	e008      	b.n	8004e50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3e:	f7fe f93f 	bl	80030c0 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b64      	cmp	r3, #100	; 0x64
 8004e4a:	d901      	bls.n	8004e50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e195      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e50:	4b7e      	ldr	r3, [pc, #504]	; (800504c <HAL_RCC_OscConfig+0x4ec>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0f0      	beq.n	8004e3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d106      	bne.n	8004e72 <HAL_RCC_OscConfig+0x312>
 8004e64:	4b78      	ldr	r3, [pc, #480]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	4a77      	ldr	r2, [pc, #476]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e6a:	f043 0301 	orr.w	r3, r3, #1
 8004e6e:	6213      	str	r3, [r2, #32]
 8004e70:	e02d      	b.n	8004ece <HAL_RCC_OscConfig+0x36e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10c      	bne.n	8004e94 <HAL_RCC_OscConfig+0x334>
 8004e7a:	4b73      	ldr	r3, [pc, #460]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	4a72      	ldr	r2, [pc, #456]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e80:	f023 0301 	bic.w	r3, r3, #1
 8004e84:	6213      	str	r3, [r2, #32]
 8004e86:	4b70      	ldr	r3, [pc, #448]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	4a6f      	ldr	r2, [pc, #444]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e8c:	f023 0304 	bic.w	r3, r3, #4
 8004e90:	6213      	str	r3, [r2, #32]
 8004e92:	e01c      	b.n	8004ece <HAL_RCC_OscConfig+0x36e>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	2b05      	cmp	r3, #5
 8004e9a:	d10c      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x356>
 8004e9c:	4b6a      	ldr	r3, [pc, #424]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	4a69      	ldr	r2, [pc, #420]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004ea2:	f043 0304 	orr.w	r3, r3, #4
 8004ea6:	6213      	str	r3, [r2, #32]
 8004ea8:	4b67      	ldr	r3, [pc, #412]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	4a66      	ldr	r2, [pc, #408]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004eae:	f043 0301 	orr.w	r3, r3, #1
 8004eb2:	6213      	str	r3, [r2, #32]
 8004eb4:	e00b      	b.n	8004ece <HAL_RCC_OscConfig+0x36e>
 8004eb6:	4b64      	ldr	r3, [pc, #400]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	4a63      	ldr	r2, [pc, #396]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004ebc:	f023 0301 	bic.w	r3, r3, #1
 8004ec0:	6213      	str	r3, [r2, #32]
 8004ec2:	4b61      	ldr	r3, [pc, #388]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	4a60      	ldr	r2, [pc, #384]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004ec8:	f023 0304 	bic.w	r3, r3, #4
 8004ecc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d015      	beq.n	8004f02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed6:	f7fe f8f3 	bl	80030c0 <HAL_GetTick>
 8004eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004edc:	e00a      	b.n	8004ef4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ede:	f7fe f8ef 	bl	80030c0 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d901      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e143      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef4:	4b54      	ldr	r3, [pc, #336]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0ee      	beq.n	8004ede <HAL_RCC_OscConfig+0x37e>
 8004f00:	e014      	b.n	8004f2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f02:	f7fe f8dd 	bl	80030c0 <HAL_GetTick>
 8004f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f08:	e00a      	b.n	8004f20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0a:	f7fe f8d9 	bl	80030c0 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e12d      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f20:	4b49      	ldr	r3, [pc, #292]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1ee      	bne.n	8004f0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f2c:	7dfb      	ldrb	r3, [r7, #23]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d105      	bne.n	8004f3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f32:	4b45      	ldr	r3, [pc, #276]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	4a44      	ldr	r2, [pc, #272]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f3c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 808c 	beq.w	8005060 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004f48:	4b3f      	ldr	r3, [pc, #252]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f54:	d10e      	bne.n	8004f74 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004f56:	4b3c      	ldr	r3, [pc, #240]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d108      	bne.n	8004f74 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004f62:	4b39      	ldr	r3, [pc, #228]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004f6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f6e:	d101      	bne.n	8004f74 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e103      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d14e      	bne.n	800501a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004f7c:	4b32      	ldr	r3, [pc, #200]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004f88:	4b2f      	ldr	r3, [pc, #188]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d001      	beq.n	8004f9c <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0ef      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004f9c:	4b2c      	ldr	r3, [pc, #176]	; (8005050 <HAL_RCC_OscConfig+0x4f0>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa2:	f7fe f88d 	bl	80030c0 <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004fa8:	e008      	b.n	8004fbc <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004faa:	f7fe f889 	bl	80030c0 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b64      	cmp	r3, #100	; 0x64
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e0df      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004fbc:	4b22      	ldr	r3, [pc, #136]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1f0      	bne.n	8004faa <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004fc8:	4b1f      	ldr	r3, [pc, #124]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd4:	491c      	ldr	r1, [pc, #112]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004fda:	4b1b      	ldr	r3, [pc, #108]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fde:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe6:	4918      	ldr	r1, [pc, #96]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004fec:	4b18      	ldr	r3, [pc, #96]	; (8005050 <HAL_RCC_OscConfig+0x4f0>)
 8004fee:	2201      	movs	r2, #1
 8004ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff2:	f7fe f865 	bl	80030c0 <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004ff8:	e008      	b.n	800500c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ffa:	f7fe f861 	bl	80030c0 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b64      	cmp	r3, #100	; 0x64
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e0b7      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800500c:	4b0e      	ldr	r3, [pc, #56]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0f0      	beq.n	8004ffa <HAL_RCC_OscConfig+0x49a>
 8005018:	e022      	b.n	8005060 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800501a:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 800501c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501e:	4a0a      	ldr	r2, [pc, #40]	; (8005048 <HAL_RCC_OscConfig+0x4e8>)
 8005020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005024:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005026:	4b0a      	ldr	r3, [pc, #40]	; (8005050 <HAL_RCC_OscConfig+0x4f0>)
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502c:	f7fe f848 	bl	80030c0 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005032:	e00f      	b.n	8005054 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005034:	f7fe f844 	bl	80030c0 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b64      	cmp	r3, #100	; 0x64
 8005040:	d908      	bls.n	8005054 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e09a      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
 8005046:	bf00      	nop
 8005048:	40021000 	.word	0x40021000
 800504c:	40007000 	.word	0x40007000
 8005050:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005054:	4b4b      	ldr	r3, [pc, #300]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e9      	bne.n	8005034 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 8088 	beq.w	800517a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800506a:	4b46      	ldr	r3, [pc, #280]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 030c 	and.w	r3, r3, #12
 8005072:	2b08      	cmp	r3, #8
 8005074:	d068      	beq.n	8005148 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d14d      	bne.n	800511a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507e:	4b42      	ldr	r3, [pc, #264]	; (8005188 <HAL_RCC_OscConfig+0x628>)
 8005080:	2200      	movs	r2, #0
 8005082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005084:	f7fe f81c 	bl	80030c0 <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800508a:	e008      	b.n	800509e <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800508c:	f7fe f818 	bl	80030c0 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e06e      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800509e:	4b39      	ldr	r3, [pc, #228]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1f0      	bne.n	800508c <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050b2:	d10f      	bne.n	80050d4 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80050b4:	4b33      	ldr	r3, [pc, #204]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	4931      	ldr	r1, [pc, #196]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050c2:	4b30      	ldr	r3, [pc, #192]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	f023 020f 	bic.w	r2, r3, #15
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	492d      	ldr	r1, [pc, #180]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050d4:	4b2b      	ldr	r3, [pc, #172]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	430b      	orrs	r3, r1
 80050e6:	4927      	ldr	r1, [pc, #156]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050ec:	4b26      	ldr	r3, [pc, #152]	; (8005188 <HAL_RCC_OscConfig+0x628>)
 80050ee:	2201      	movs	r2, #1
 80050f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f2:	f7fd ffe5 	bl	80030c0 <HAL_GetTick>
 80050f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050f8:	e008      	b.n	800510c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050fa:	f7fd ffe1 	bl	80030c0 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e037      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800510c:	4b1d      	ldr	r3, [pc, #116]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d0f0      	beq.n	80050fa <HAL_RCC_OscConfig+0x59a>
 8005118:	e02f      	b.n	800517a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800511a:	4b1b      	ldr	r3, [pc, #108]	; (8005188 <HAL_RCC_OscConfig+0x628>)
 800511c:	2200      	movs	r2, #0
 800511e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005120:	f7fd ffce 	bl	80030c0 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005128:	f7fd ffca 	bl	80030c0 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e020      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800513a:	4b12      	ldr	r3, [pc, #72]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1f0      	bne.n	8005128 <HAL_RCC_OscConfig+0x5c8>
 8005146:	e018      	b.n	800517a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d101      	bne.n	8005154 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e013      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <HAL_RCC_OscConfig+0x624>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	429a      	cmp	r2, r3
 8005166:	d106      	bne.n	8005176 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005172:	429a      	cmp	r2, r3
 8005174:	d001      	beq.n	800517a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e000      	b.n	800517c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	40021000 	.word	0x40021000
 8005188:	42420060 	.word	0x42420060

0800518c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0d0      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a0:	4b6a      	ldr	r3, [pc, #424]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0307 	and.w	r3, r3, #7
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d910      	bls.n	80051d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ae:	4b67      	ldr	r3, [pc, #412]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f023 0207 	bic.w	r2, r3, #7
 80051b6:	4965      	ldr	r1, [pc, #404]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051be:	4b63      	ldr	r3, [pc, #396]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d001      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e0b8      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d020      	beq.n	800521e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e8:	4b59      	ldr	r3, [pc, #356]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	4a58      	ldr	r2, [pc, #352]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 80051ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d005      	beq.n	800520c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005200:	4b53      	ldr	r3, [pc, #332]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	4a52      	ldr	r2, [pc, #328]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005206:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800520a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800520c:	4b50      	ldr	r3, [pc, #320]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	494d      	ldr	r1, [pc, #308]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800521a:	4313      	orrs	r3, r2
 800521c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d040      	beq.n	80052ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d107      	bne.n	8005242 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005232:	4b47      	ldr	r3, [pc, #284]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d115      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e07f      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b02      	cmp	r3, #2
 8005248:	d107      	bne.n	800525a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800524a:	4b41      	ldr	r3, [pc, #260]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e073      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525a:	4b3d      	ldr	r3, [pc, #244]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e06b      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800526a:	4b39      	ldr	r3, [pc, #228]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f023 0203 	bic.w	r2, r3, #3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	4936      	ldr	r1, [pc, #216]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005278:	4313      	orrs	r3, r2
 800527a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800527c:	f7fd ff20 	bl	80030c0 <HAL_GetTick>
 8005280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005282:	e00a      	b.n	800529a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005284:	f7fd ff1c 	bl	80030c0 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005292:	4293      	cmp	r3, r2
 8005294:	d901      	bls.n	800529a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e053      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529a:	4b2d      	ldr	r3, [pc, #180]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f003 020c 	and.w	r2, r3, #12
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d1eb      	bne.n	8005284 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052ac:	4b27      	ldr	r3, [pc, #156]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d210      	bcs.n	80052dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ba:	4b24      	ldr	r3, [pc, #144]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f023 0207 	bic.w	r2, r3, #7
 80052c2:	4922      	ldr	r1, [pc, #136]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ca:	4b20      	ldr	r3, [pc, #128]	; (800534c <HAL_RCC_ClockConfig+0x1c0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d001      	beq.n	80052dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e032      	b.n	8005342 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d008      	beq.n	80052fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e8:	4b19      	ldr	r3, [pc, #100]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	4916      	ldr	r1, [pc, #88]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d009      	beq.n	800531a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005306:	4b12      	ldr	r3, [pc, #72]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	00db      	lsls	r3, r3, #3
 8005314:	490e      	ldr	r1, [pc, #56]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005316:	4313      	orrs	r3, r2
 8005318:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800531a:	f000 f821 	bl	8005360 <HAL_RCC_GetSysClockFreq>
 800531e:	4602      	mov	r2, r0
 8005320:	4b0b      	ldr	r3, [pc, #44]	; (8005350 <HAL_RCC_ClockConfig+0x1c4>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	091b      	lsrs	r3, r3, #4
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	490a      	ldr	r1, [pc, #40]	; (8005354 <HAL_RCC_ClockConfig+0x1c8>)
 800532c:	5ccb      	ldrb	r3, [r1, r3]
 800532e:	fa22 f303 	lsr.w	r3, r2, r3
 8005332:	4a09      	ldr	r2, [pc, #36]	; (8005358 <HAL_RCC_ClockConfig+0x1cc>)
 8005334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005336:	4b09      	ldr	r3, [pc, #36]	; (800535c <HAL_RCC_ClockConfig+0x1d0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f7fd fe7e 	bl	800303c <HAL_InitTick>

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40022000 	.word	0x40022000
 8005350:	40021000 	.word	0x40021000
 8005354:	08007310 	.word	0x08007310
 8005358:	20000000 	.word	0x20000000
 800535c:	20000038 	.word	0x20000038

08005360 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	b09d      	sub	sp, #116	; 0x74
 8005366:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8005368:	4b81      	ldr	r3, [pc, #516]	; (8005570 <HAL_RCC_GetSysClockFreq+0x210>)
 800536a:	f107 0444 	add.w	r4, r7, #68	; 0x44
 800536e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005370:	c407      	stmia	r4!, {r0, r1, r2}
 8005372:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8005374:	4b7f      	ldr	r3, [pc, #508]	; (8005574 <HAL_RCC_GetSysClockFreq+0x214>)
 8005376:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800537a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800537c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	667b      	str	r3, [r7, #100]	; 0x64
 8005384:	2300      	movs	r3, #0
 8005386:	663b      	str	r3, [r7, #96]	; 0x60
 8005388:	2300      	movs	r3, #0
 800538a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800538c:	2300      	movs	r3, #0
 800538e:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t sysclockfreq = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	66bb      	str	r3, [r7, #104]	; 0x68
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	65bb      	str	r3, [r7, #88]	; 0x58
 8005398:	2300      	movs	r3, #0
 800539a:	657b      	str	r3, [r7, #84]	; 0x54
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800539c:	4b76      	ldr	r3, [pc, #472]	; (8005578 <HAL_RCC_GetSysClockFreq+0x218>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	667b      	str	r3, [r7, #100]	; 0x64

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053a4:	f003 030c 	and.w	r3, r3, #12
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d002      	beq.n	80053b2 <HAL_RCC_GetSysClockFreq+0x52>
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d003      	beq.n	80053b8 <HAL_RCC_GetSysClockFreq+0x58>
 80053b0:	e0d4      	b.n	800555c <HAL_RCC_GetSysClockFreq+0x1fc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053b2:	4b72      	ldr	r3, [pc, #456]	; (800557c <HAL_RCC_GetSysClockFreq+0x21c>)
 80053b4:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80053b6:	e0d4      	b.n	8005562 <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053ba:	0c9b      	lsrs	r3, r3, #18
 80053bc:	f003 030f 	and.w	r3, r3, #15
 80053c0:	3340      	adds	r3, #64	; 0x40
 80053c2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80053c6:	4413      	add	r3, r2
 80053c8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80053cc:	65fb      	str	r3, [r7, #92]	; 0x5c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80b9 	beq.w	800554c <HAL_RCC_GetSysClockFreq+0x1ec>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80053da:	4b67      	ldr	r3, [pc, #412]	; (8005578 <HAL_RCC_GetSysClockFreq+0x218>)
 80053dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	3340      	adds	r3, #64	; 0x40
 80053e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80053e8:	4413      	add	r3, r2
 80053ea:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80053ee:	663b      	str	r3, [r7, #96]	; 0x60
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80053f0:	4b61      	ldr	r3, [pc, #388]	; (8005578 <HAL_RCC_GetSysClockFreq+0x218>)
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f000 8095 	beq.w	8005528 <HAL_RCC_GetSysClockFreq+0x1c8>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80053fe:	4b5e      	ldr	r3, [pc, #376]	; (8005578 <HAL_RCC_GetSysClockFreq+0x218>)
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005402:	091b      	lsrs	r3, r3, #4
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	3301      	adds	r3, #1
 800540a:	65bb      	str	r3, [r7, #88]	; 0x58
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 800540c:	4b5a      	ldr	r3, [pc, #360]	; (8005578 <HAL_RCC_GetSysClockFreq+0x218>)
 800540e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005410:	0a1b      	lsrs	r3, r3, #8
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	3302      	adds	r3, #2
 8005418:	657b      	str	r3, [r7, #84]	; 0x54
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800541a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800541c:	2200      	movs	r2, #0
 800541e:	61bb      	str	r3, [r7, #24]
 8005420:	61fa      	str	r2, [r7, #28]
 8005422:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005424:	2200      	movs	r2, #0
 8005426:	62bb      	str	r3, [r7, #40]	; 0x28
 8005428:	62fa      	str	r2, [r7, #44]	; 0x2c
 800542a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800542e:	4622      	mov	r2, r4
 8005430:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005434:	4684      	mov	ip, r0
 8005436:	fb0c f202 	mul.w	r2, ip, r2
 800543a:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 800543e:	468c      	mov	ip, r1
 8005440:	4618      	mov	r0, r3
 8005442:	4621      	mov	r1, r4
 8005444:	4603      	mov	r3, r0
 8005446:	fb03 f30c 	mul.w	r3, r3, ip
 800544a:	4413      	add	r3, r2
 800544c:	4602      	mov	r2, r0
 800544e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005450:	fba2 8901 	umull	r8, r9, r2, r1
 8005454:	444b      	add	r3, r9
 8005456:	4699      	mov	r9, r3
 8005458:	4642      	mov	r2, r8
 800545a:	464b      	mov	r3, r9
 800545c:	f04f 0000 	mov.w	r0, #0
 8005460:	f04f 0100 	mov.w	r1, #0
 8005464:	0159      	lsls	r1, r3, #5
 8005466:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800546a:	0150      	lsls	r0, r2, #5
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	ebb2 0508 	subs.w	r5, r2, r8
 8005474:	eb63 0609 	sbc.w	r6, r3, r9
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	f04f 0300 	mov.w	r3, #0
 8005480:	01b3      	lsls	r3, r6, #6
 8005482:	ea43 6395 	orr.w	r3, r3, r5, lsr #26
 8005486:	01aa      	lsls	r2, r5, #6
 8005488:	ebb2 0a05 	subs.w	sl, r2, r5
 800548c:	eb63 0b06 	sbc.w	fp, r3, r6
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800549c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80054a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054a4:	4692      	mov	sl, r2
 80054a6:	469b      	mov	fp, r3
 80054a8:	eb1a 0308 	adds.w	r3, sl, r8
 80054ac:	603b      	str	r3, [r7, #0]
 80054ae:	eb4b 0309 	adc.w	r3, fp, r9
 80054b2:	607b      	str	r3, [r7, #4]
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	f04f 0300 	mov.w	r3, #0
 80054bc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054c0:	4629      	mov	r1, r5
 80054c2:	024b      	lsls	r3, r1, #9
 80054c4:	4620      	mov	r0, r4
 80054c6:	4629      	mov	r1, r5
 80054c8:	4604      	mov	r4, r0
 80054ca:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80054ce:	4601      	mov	r1, r0
 80054d0:	024a      	lsls	r2, r1, #9
 80054d2:	4610      	mov	r0, r2
 80054d4:	4619      	mov	r1, r3
 80054d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054d8:	2200      	movs	r2, #0
 80054da:	613b      	str	r3, [r7, #16]
 80054dc:	617a      	str	r2, [r7, #20]
 80054de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054e0:	2200      	movs	r2, #0
 80054e2:	60bb      	str	r3, [r7, #8]
 80054e4:	60fa      	str	r2, [r7, #12]
 80054e6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80054ea:	4622      	mov	r2, r4
 80054ec:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80054f0:	4645      	mov	r5, r8
 80054f2:	fb05 f202 	mul.w	r2, r5, r2
 80054f6:	464e      	mov	r6, r9
 80054f8:	4625      	mov	r5, r4
 80054fa:	461c      	mov	r4, r3
 80054fc:	4623      	mov	r3, r4
 80054fe:	fb03 f306 	mul.w	r3, r3, r6
 8005502:	4413      	add	r3, r2
 8005504:	4622      	mov	r2, r4
 8005506:	4644      	mov	r4, r8
 8005508:	fba2 2404 	umull	r2, r4, r2, r4
 800550c:	627c      	str	r4, [r7, #36]	; 0x24
 800550e:	623a      	str	r2, [r7, #32]
 8005510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005512:	4413      	add	r3, r2
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
 8005516:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800551a:	f7fb fd9b 	bl	8001054 <__aeabi_uldivmod>
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	4613      	mov	r3, r2
 8005524:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005526:	e007      	b.n	8005538 <HAL_RCC_GetSysClockFreq+0x1d8>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005528:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800552a:	4a14      	ldr	r2, [pc, #80]	; (800557c <HAL_RCC_GetSysClockFreq+0x21c>)
 800552c:	fb03 f202 	mul.w	r2, r3, r2
 8005530:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005532:	fbb2 f3f3 	udiv	r3, r2, r3
 8005536:	66fb      	str	r3, [r7, #108]	; 0x6c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005538:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800553c:	461a      	mov	r2, r3
 800553e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005540:	4293      	cmp	r3, r2
 8005542:	d108      	bne.n	8005556 <HAL_RCC_GetSysClockFreq+0x1f6>
        {
          pllclk = pllclk / 2;
 8005544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005546:	085b      	lsrs	r3, r3, #1
 8005548:	66fb      	str	r3, [r7, #108]	; 0x6c
 800554a:	e004      	b.n	8005556 <HAL_RCC_GetSysClockFreq+0x1f6>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800554c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800554e:	4a0c      	ldr	r2, [pc, #48]	; (8005580 <HAL_RCC_GetSysClockFreq+0x220>)
 8005550:	fb02 f303 	mul.w	r3, r2, r3
 8005554:	66fb      	str	r3, [r7, #108]	; 0x6c
      }
      sysclockfreq = pllclk;
 8005556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005558:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 800555a:	e002      	b.n	8005562 <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800555c:	4b07      	ldr	r3, [pc, #28]	; (800557c <HAL_RCC_GetSysClockFreq+0x21c>)
 800555e:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8005560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005562:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 8005564:	4618      	mov	r0, r3
 8005566:	3774      	adds	r7, #116	; 0x74
 8005568:	46bd      	mov	sp, r7
 800556a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800556e:	bf00      	nop
 8005570:	080072f0 	.word	0x080072f0
 8005574:	08007300 	.word	0x08007300
 8005578:	40021000 	.word	0x40021000
 800557c:	007a1200 	.word	0x007a1200
 8005580:	003d0900 	.word	0x003d0900

08005584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005588:	4b02      	ldr	r3, [pc, #8]	; (8005594 <HAL_RCC_GetHCLKFreq+0x10>)
 800558a:	681b      	ldr	r3, [r3, #0]
}
 800558c:	4618      	mov	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr
 8005594:	20000000 	.word	0x20000000

08005598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800559c:	f7ff fff2 	bl	8005584 <HAL_RCC_GetHCLKFreq>
 80055a0:	4602      	mov	r2, r0
 80055a2:	4b05      	ldr	r3, [pc, #20]	; (80055b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	4903      	ldr	r1, [pc, #12]	; (80055bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80055ae:	5ccb      	ldrb	r3, [r1, r3]
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40021000 	.word	0x40021000
 80055bc:	08007320 	.word	0x08007320

080055c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055c4:	f7ff ffde 	bl	8005584 <HAL_RCC_GetHCLKFreq>
 80055c8:	4602      	mov	r2, r0
 80055ca:	4b05      	ldr	r3, [pc, #20]	; (80055e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	0adb      	lsrs	r3, r3, #11
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	4903      	ldr	r1, [pc, #12]	; (80055e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055d6:	5ccb      	ldrb	r3, [r1, r3]
 80055d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055dc:	4618      	mov	r0, r3
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40021000 	.word	0x40021000
 80055e4:	08007320 	.word	0x08007320

080055e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055f0:	4b0a      	ldr	r3, [pc, #40]	; (800561c <RCC_Delay+0x34>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a0a      	ldr	r2, [pc, #40]	; (8005620 <RCC_Delay+0x38>)
 80055f6:	fba2 2303 	umull	r2, r3, r2, r3
 80055fa:	0a5b      	lsrs	r3, r3, #9
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	fb02 f303 	mul.w	r3, r2, r3
 8005602:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005604:	bf00      	nop
  }
  while (Delay --);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	1e5a      	subs	r2, r3, #1
 800560a:	60fa      	str	r2, [r7, #12]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1f9      	bne.n	8005604 <RCC_Delay+0x1c>
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	bc80      	pop	{r7}
 800561a:	4770      	bx	lr
 800561c:	20000000 	.word	0x20000000
 8005620:	10624dd3 	.word	0x10624dd3

08005624 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b088      	sub	sp, #32
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	2300      	movs	r3, #0
 8005632:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d07d      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8005644:	2300      	movs	r3, #0
 8005646:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005648:	4b8b      	ldr	r3, [pc, #556]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10d      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005654:	4b88      	ldr	r3, [pc, #544]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005656:	69db      	ldr	r3, [r3, #28]
 8005658:	4a87      	ldr	r2, [pc, #540]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800565a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800565e:	61d3      	str	r3, [r2, #28]
 8005660:	4b85      	ldr	r3, [pc, #532]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005668:	60fb      	str	r3, [r7, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800566c:	2301      	movs	r3, #1
 800566e:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005670:	4b82      	ldr	r3, [pc, #520]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005678:	2b00      	cmp	r3, #0
 800567a:	d118      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800567c:	4b7f      	ldr	r3, [pc, #508]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a7e      	ldr	r2, [pc, #504]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005686:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005688:	f7fd fd1a 	bl	80030c0 <HAL_GetTick>
 800568c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568e:	e008      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005690:	f7fd fd16 	bl	80030c0 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b64      	cmp	r3, #100	; 0x64
 800569c:	d901      	bls.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e0e5      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a2:	4b76      	ldr	r3, [pc, #472]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0f0      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056ae:	4b72      	ldr	r3, [pc, #456]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056b6:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d02e      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d027      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056cc:	4b6a      	ldr	r3, [pc, #424]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056d6:	4b6a      	ldr	r3, [pc, #424]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056d8:	2201      	movs	r2, #1
 80056da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056dc:	4b68      	ldr	r3, [pc, #416]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056e2:	4a65      	ldr	r2, [pc, #404]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d014      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f2:	f7fd fce5 	bl	80030c0 <HAL_GetTick>
 80056f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f8:	e00a      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fa:	f7fd fce1 	bl	80030c0 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	f241 3288 	movw	r2, #5000	; 0x1388
 8005708:	4293      	cmp	r3, r2
 800570a:	d901      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e0ae      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005710:	4b59      	ldr	r3, [pc, #356]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ee      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800571c:	4b56      	ldr	r3, [pc, #344]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800571e:	6a1b      	ldr	r3, [r3, #32]
 8005720:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	4953      	ldr	r1, [pc, #332]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800572a:	4313      	orrs	r3, r2
 800572c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800572e:	7efb      	ldrb	r3, [r7, #27]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d105      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005734:	4b50      	ldr	r3, [pc, #320]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	4a4f      	ldr	r2, [pc, #316]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800573a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800573e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800574c:	4b4a      	ldr	r3, [pc, #296]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	4947      	ldr	r1, [pc, #284]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800575a:	4313      	orrs	r3, r2
 800575c:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800576a:	4b43      	ldr	r3, [pc, #268]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800576c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	4940      	ldr	r1, [pc, #256]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005778:	4313      	orrs	r3, r2
 800577a:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0308 	and.w	r3, r3, #8
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8005788:	4b3b      	ldr	r3, [pc, #236]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800578a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	4938      	ldr	r1, [pc, #224]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005796:	4313      	orrs	r3, r2
 8005798:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800579a:	4b37      	ldr	r3, [pc, #220]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800579c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d105      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80057a6:	4b34      	ldr	r3, [pc, #208]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80057b2:	2301      	movs	r3, #1
 80057b4:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d148      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80057bc:	4b2e      	ldr	r3, [pc, #184]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d138      	bne.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80057c8:	4b2b      	ldr	r3, [pc, #172]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d009      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80057d4:	4b28      	ldr	r3, [pc, #160]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e042      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80057e8:	4b23      	ldr	r3, [pc, #140]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699b      	ldr	r3, [r3, #24]
 80057f4:	4920      	ldr	r1, [pc, #128]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80057fa:	4b1f      	ldr	r3, [pc, #124]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fe:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	491c      	ldr	r1, [pc, #112]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005808:	4313      	orrs	r3, r2
 800580a:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 800580c:	4b1d      	ldr	r3, [pc, #116]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005812:	f7fd fc55 	bl	80030c0 <HAL_GetTick>
 8005816:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005818:	e008      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800581a:	f7fd fc51 	bl	80030c0 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b64      	cmp	r3, #100	; 0x64
 8005826:	d901      	bls.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e020      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800582c:	4b12      	ldr	r3, [pc, #72]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d0f0      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005838:	e009      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 800583a:	4b0f      	ldr	r3, [pc, #60]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583e:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	429a      	cmp	r2, r3
 8005848:	d001      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e00f      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0310 	and.w	r3, r3, #16
 8005856:	2b00      	cmp	r3, #0
 8005858:	d008      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800585a:	4b07      	ldr	r3, [pc, #28]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	4904      	ldr	r1, [pc, #16]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005868:	4313      	orrs	r3, r2
 800586a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3720      	adds	r7, #32
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	40021000 	.word	0x40021000
 800587c:	40007000 	.word	0x40007000
 8005880:	42420440 	.word	0x42420440
 8005884:	42420070 	.word	0x42420070

08005888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e041      	b.n	800591e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fc fa92 	bl	8001dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3304      	adds	r3, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f000 f9b4 	bl	8005c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b01      	cmp	r3, #1
 800593a:	d001      	beq.n	8005940 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e03f      	b.n	80059c0 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a1b      	ldr	r2, [pc, #108]	; (80059cc <HAL_TIM_Base_Start_IT+0xa4>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d013      	beq.n	800598a <HAL_TIM_Base_Start_IT+0x62>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800596a:	d00e      	beq.n	800598a <HAL_TIM_Base_Start_IT+0x62>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a17      	ldr	r2, [pc, #92]	; (80059d0 <HAL_TIM_Base_Start_IT+0xa8>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d009      	beq.n	800598a <HAL_TIM_Base_Start_IT+0x62>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a16      	ldr	r2, [pc, #88]	; (80059d4 <HAL_TIM_Base_Start_IT+0xac>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d004      	beq.n	800598a <HAL_TIM_Base_Start_IT+0x62>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a14      	ldr	r2, [pc, #80]	; (80059d8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d111      	bne.n	80059ae <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f003 0307 	and.w	r3, r3, #7
 8005994:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2b06      	cmp	r3, #6
 800599a:	d010      	beq.n	80059be <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0201 	orr.w	r2, r2, #1
 80059aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ac:	e007      	b.n	80059be <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f042 0201 	orr.w	r2, r2, #1
 80059bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40000400 	.word	0x40000400
 80059d4:	40000800 	.word	0x40000800
 80059d8:	40000c00 	.word	0x40000c00

080059dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d122      	bne.n	8005a38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d11b      	bne.n	8005a38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f06f 0202 	mvn.w	r2, #2
 8005a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f8ed 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005a24:	e005      	b.n	8005a32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f8e0 	bl	8005bec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 f8ef 	bl	8005c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b04      	cmp	r3, #4
 8005a44:	d122      	bne.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b04      	cmp	r3, #4
 8005a52:	d11b      	bne.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0204 	mvn.w	r2, #4
 8005a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f8c3 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005a78:	e005      	b.n	8005a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f8b6 	bl	8005bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f8c5 	bl	8005c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	f003 0308 	and.w	r3, r3, #8
 8005a96:	2b08      	cmp	r3, #8
 8005a98:	d122      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	f003 0308 	and.w	r3, r3, #8
 8005aa4:	2b08      	cmp	r3, #8
 8005aa6:	d11b      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0208 	mvn.w	r2, #8
 8005ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2204      	movs	r2, #4
 8005ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	f003 0303 	and.w	r3, r3, #3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f899 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005acc:	e005      	b.n	8005ada <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f88c 	bl	8005bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f89b 	bl	8005c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	2b10      	cmp	r3, #16
 8005aec:	d122      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	f003 0310 	and.w	r3, r3, #16
 8005af8:	2b10      	cmp	r3, #16
 8005afa:	d11b      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f06f 0210 	mvn.w	r2, #16
 8005b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2208      	movs	r2, #8
 8005b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	69db      	ldr	r3, [r3, #28]
 8005b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 f86f 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005b20:	e005      	b.n	8005b2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 f862 	bl	8005bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f871 	bl	8005c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f003 0301 	and.w	r3, r3, #1
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d10e      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d107      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f06f 0201 	mvn.w	r2, #1
 8005b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7fc f962 	bl	8001e24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b6a:	2b80      	cmp	r3, #128	; 0x80
 8005b6c:	d10e      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b78:	2b80      	cmp	r3, #128	; 0x80
 8005b7a:	d107      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f92f 	bl	8005dea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b96:	2b40      	cmp	r3, #64	; 0x40
 8005b98:	d10e      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba4:	2b40      	cmp	r3, #64	; 0x40
 8005ba6:	d107      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f835 	bl	8005c22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f003 0320 	and.w	r3, r3, #32
 8005bc2:	2b20      	cmp	r3, #32
 8005bc4:	d10e      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f003 0320 	and.w	r3, r3, #32
 8005bd0:	2b20      	cmp	r3, #32
 8005bd2:	d107      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0220 	mvn.w	r2, #32
 8005bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f8fa 	bl	8005dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005be4:	bf00      	nop
 8005be6:	3708      	adds	r7, #8
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr

08005bfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr

08005c10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc80      	pop	{r7}
 8005c20:	4770      	bx	lr

08005c22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b083      	sub	sp, #12
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bc80      	pop	{r7}
 8005c32:	4770      	bx	lr

08005c34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a2d      	ldr	r2, [pc, #180]	; (8005cfc <TIM_Base_SetConfig+0xc8>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d00f      	beq.n	8005c6c <TIM_Base_SetConfig+0x38>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c52:	d00b      	beq.n	8005c6c <TIM_Base_SetConfig+0x38>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a2a      	ldr	r2, [pc, #168]	; (8005d00 <TIM_Base_SetConfig+0xcc>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d007      	beq.n	8005c6c <TIM_Base_SetConfig+0x38>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a29      	ldr	r2, [pc, #164]	; (8005d04 <TIM_Base_SetConfig+0xd0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d003      	beq.n	8005c6c <TIM_Base_SetConfig+0x38>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a28      	ldr	r2, [pc, #160]	; (8005d08 <TIM_Base_SetConfig+0xd4>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d108      	bne.n	8005c7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	68fa      	ldr	r2, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1e      	ldr	r2, [pc, #120]	; (8005cfc <TIM_Base_SetConfig+0xc8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00f      	beq.n	8005ca6 <TIM_Base_SetConfig+0x72>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c8c:	d00b      	beq.n	8005ca6 <TIM_Base_SetConfig+0x72>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a1b      	ldr	r2, [pc, #108]	; (8005d00 <TIM_Base_SetConfig+0xcc>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d007      	beq.n	8005ca6 <TIM_Base_SetConfig+0x72>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a1a      	ldr	r2, [pc, #104]	; (8005d04 <TIM_Base_SetConfig+0xd0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d003      	beq.n	8005ca6 <TIM_Base_SetConfig+0x72>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a19      	ldr	r2, [pc, #100]	; (8005d08 <TIM_Base_SetConfig+0xd4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d108      	bne.n	8005cb8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	689a      	ldr	r2, [r3, #8]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a07      	ldr	r2, [pc, #28]	; (8005cfc <TIM_Base_SetConfig+0xc8>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d103      	bne.n	8005cec <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	691a      	ldr	r2, [r3, #16]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	615a      	str	r2, [r3, #20]
}
 8005cf2:	bf00      	nop
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bc80      	pop	{r7}
 8005cfa:	4770      	bx	lr
 8005cfc:	40012c00 	.word	0x40012c00
 8005d00:	40000400 	.word	0x40000400
 8005d04:	40000800 	.word	0x40000800
 8005d08:	40000c00 	.word	0x40000c00

08005d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e04b      	b.n	8005dbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a19      	ldr	r2, [pc, #100]	; (8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d013      	beq.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d70:	d00e      	beq.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a15      	ldr	r2, [pc, #84]	; (8005dcc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d009      	beq.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a13      	ldr	r2, [pc, #76]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d004      	beq.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a12      	ldr	r2, [pc, #72]	; (8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d10c      	bne.n	8005daa <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	68ba      	ldr	r2, [r7, #8]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	40012c00 	.word	0x40012c00
 8005dcc:	40000400 	.word	0x40000400
 8005dd0:	40000800 	.word	0x40000800
 8005dd4:	40000c00 	.word	0x40000c00

08005dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bc80      	pop	{r7}
 8005de8:	4770      	bx	lr

08005dea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dea:	b480      	push	{r7}
 8005dec:	b083      	sub	sp, #12
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e03f      	b.n	8005e8e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d106      	bne.n	8005e28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7fc f928 	bl	8002078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2224      	movs	r2, #36	; 0x24
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68da      	ldr	r2, [r3, #12]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 fc85 	bl	8006750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	691a      	ldr	r2, [r3, #16]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	695a      	ldr	r2, [r3, #20]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68da      	ldr	r2, [r3, #12]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2220      	movs	r2, #32
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3708      	adds	r7, #8
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b08a      	sub	sp, #40	; 0x28
 8005e9a:	af02      	add	r7, sp, #8
 8005e9c:	60f8      	str	r0, [r7, #12]
 8005e9e:	60b9      	str	r1, [r7, #8]
 8005ea0:	603b      	str	r3, [r7, #0]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d17c      	bne.n	8005fb0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <HAL_UART_Transmit+0x2c>
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e075      	b.n	8005fb2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_UART_Transmit+0x3e>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e06e      	b.n	8005fb2 <HAL_UART_Transmit+0x11c>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2221      	movs	r2, #33	; 0x21
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eea:	f7fd f8e9 	bl	80030c0 <HAL_GetTick>
 8005eee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	88fa      	ldrh	r2, [r7, #6]
 8005ef4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	88fa      	ldrh	r2, [r7, #6]
 8005efa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f04:	d108      	bne.n	8005f18 <HAL_UART_Transmit+0x82>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d104      	bne.n	8005f18 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	61bb      	str	r3, [r7, #24]
 8005f16:	e003      	b.n	8005f20 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005f28:	e02a      	b.n	8005f80 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2200      	movs	r2, #0
 8005f32:	2180      	movs	r1, #128	; 0x80
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 fa38 	bl	80063aa <UART_WaitOnFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e036      	b.n	8005fb2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	61bb      	str	r3, [r7, #24]
 8005f60:	e007      	b.n	8005f72 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	781a      	ldrb	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	3301      	adds	r3, #1
 8005f70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1cf      	bne.n	8005f2a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	9300      	str	r3, [sp, #0]
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2200      	movs	r2, #0
 8005f92:	2140      	movs	r1, #64	; 0x40
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 fa08 	bl	80063aa <UART_WaitOnFlagUntilTimeout>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d001      	beq.n	8005fa4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e006      	b.n	8005fb2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	e000      	b.n	8005fb2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005fb0:	2302      	movs	r3, #2
  }
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3720      	adds	r7, #32
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	60f8      	str	r0, [r7, #12]
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b20      	cmp	r3, #32
 8005fd2:	d11d      	bne.n	8006010 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <HAL_UART_Receive_IT+0x26>
 8005fda:	88fb      	ldrh	r3, [r7, #6]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d101      	bne.n	8005fe4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e016      	b.n	8006012 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d101      	bne.n	8005ff2 <HAL_UART_Receive_IT+0x38>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	e00f      	b.n	8006012 <HAL_UART_Receive_IT+0x58>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006000:	88fb      	ldrh	r3, [r7, #6]
 8006002:	461a      	mov	r2, r3
 8006004:	68b9      	ldr	r1, [r7, #8]
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 fa19 	bl	800643e <UART_Start_Receive_IT>
 800600c:	4603      	mov	r3, r0
 800600e:	e000      	b.n	8006012 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006010:	2302      	movs	r3, #2
  }
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
	...

0800601c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b08a      	sub	sp, #40	; 0x28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800603c:	2300      	movs	r3, #0
 800603e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006040:	2300      	movs	r3, #0
 8006042:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006046:	f003 030f 	and.w	r3, r3, #15
 800604a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10d      	bne.n	800606e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006054:	f003 0320 	and.w	r3, r3, #32
 8006058:	2b00      	cmp	r3, #0
 800605a:	d008      	beq.n	800606e <HAL_UART_IRQHandler+0x52>
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 fac9 	bl	80065fe <UART_Receive_IT>
      return;
 800606c:	e17b      	b.n	8006366 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 80b1 	beq.w	80061d8 <HAL_UART_IRQHandler+0x1bc>
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d105      	bne.n	800608c <HAL_UART_IRQHandler+0x70>
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006086:	2b00      	cmp	r3, #0
 8006088:	f000 80a6 	beq.w	80061d8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800608c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00a      	beq.n	80060ac <HAL_UART_IRQHandler+0x90>
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800609c:	2b00      	cmp	r3, #0
 800609e:	d005      	beq.n	80060ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a4:	f043 0201 	orr.w	r2, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	f003 0304 	and.w	r3, r3, #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <HAL_UART_IRQHandler+0xb0>
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d005      	beq.n	80060cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c4:	f043 0202 	orr.w	r2, r3, #2
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <HAL_UART_IRQHandler+0xd0>
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d005      	beq.n	80060ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e4:	f043 0204 	orr.w	r2, r3, #4
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80060ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ee:	f003 0308 	and.w	r3, r3, #8
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00f      	beq.n	8006116 <HAL_UART_IRQHandler+0xfa>
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d104      	bne.n	800610a <HAL_UART_IRQHandler+0xee>
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d005      	beq.n	8006116 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610e:	f043 0208 	orr.w	r2, r3, #8
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 811e 	beq.w	800635c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	f003 0320 	and.w	r3, r3, #32
 8006126:	2b00      	cmp	r3, #0
 8006128:	d007      	beq.n	800613a <HAL_UART_IRQHandler+0x11e>
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	f003 0320 	and.w	r3, r3, #32
 8006130:	2b00      	cmp	r3, #0
 8006132:	d002      	beq.n	800613a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 fa62 	bl	80065fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006144:	2b00      	cmp	r3, #0
 8006146:	bf14      	ite	ne
 8006148:	2301      	movne	r3, #1
 800614a:	2300      	moveq	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d102      	bne.n	8006162 <HAL_UART_IRQHandler+0x146>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d031      	beq.n	80061c6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f9a4 	bl	80064b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d023      	beq.n	80061be <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695a      	ldr	r2, [r3, #20]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006184:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618a:	2b00      	cmp	r3, #0
 800618c:	d013      	beq.n	80061b6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006192:	4a76      	ldr	r2, [pc, #472]	; (800636c <HAL_UART_IRQHandler+0x350>)
 8006194:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619a:	4618      	mov	r0, r3
 800619c:	f7fe fa0c 	bl	80045b8 <HAL_DMA_Abort_IT>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d016      	beq.n	80061d4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061b0:	4610      	mov	r0, r2
 80061b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	e00e      	b.n	80061d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f8e3 	bl	8006382 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061bc:	e00a      	b.n	80061d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f8df 	bl	8006382 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	e006      	b.n	80061d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f8db 	bl	8006382 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80061d2:	e0c3      	b.n	800635c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d4:	bf00      	nop
    return;
 80061d6:	e0c1      	b.n	800635c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061dc:	2b01      	cmp	r3, #1
 80061de:	f040 80a1 	bne.w	8006324 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80061e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e4:	f003 0310 	and.w	r3, r3, #16
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 809b 	beq.w	8006324 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80061ee:	6a3b      	ldr	r3, [r7, #32]
 80061f0:	f003 0310 	and.w	r3, r3, #16
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8095 	beq.w	8006324 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061fa:	2300      	movs	r3, #0
 80061fc:	60fb      	str	r3, [r7, #12]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	60fb      	str	r3, [r7, #12]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	60fb      	str	r3, [r7, #12]
 800620e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695b      	ldr	r3, [r3, #20]
 8006216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621a:	2b00      	cmp	r3, #0
 800621c:	d04e      	beq.n	80062bc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006228:	8a3b      	ldrh	r3, [r7, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8098 	beq.w	8006360 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006234:	8a3a      	ldrh	r2, [r7, #16]
 8006236:	429a      	cmp	r2, r3
 8006238:	f080 8092 	bcs.w	8006360 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	8a3a      	ldrh	r2, [r7, #16]
 8006240:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	2b20      	cmp	r3, #32
 800624a:	d02b      	beq.n	80062a4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800625a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695a      	ldr	r2, [r3, #20]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800627a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2220      	movs	r2, #32
 8006280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0210 	bic.w	r2, r2, #16
 8006298:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fe f94f 	bl	8004542 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	4619      	mov	r1, r3
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f86d 	bl	8006394 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80062ba:	e051      	b.n	8006360 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d047      	beq.n	8006364 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80062d4:	8a7b      	ldrh	r3, [r7, #18]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d044      	beq.n	8006364 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062e8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	695a      	ldr	r2, [r3, #20]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f022 0201 	bic.w	r2, r2, #1
 80062f8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2220      	movs	r2, #32
 80062fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f022 0210 	bic.w	r2, r2, #16
 8006316:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006318:	8a7b      	ldrh	r3, [r7, #18]
 800631a:	4619      	mov	r1, r3
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f839 	bl	8006394 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006322:	e01f      	b.n	8006364 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <HAL_UART_IRQHandler+0x324>
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f8f9 	bl	8006530 <UART_Transmit_IT>
    return;
 800633e:	e012      	b.n	8006366 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00d      	beq.n	8006366 <HAL_UART_IRQHandler+0x34a>
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f93a 	bl	80065ce <UART_EndTransmit_IT>
    return;
 800635a:	e004      	b.n	8006366 <HAL_UART_IRQHandler+0x34a>
    return;
 800635c:	bf00      	nop
 800635e:	e002      	b.n	8006366 <HAL_UART_IRQHandler+0x34a>
      return;
 8006360:	bf00      	nop
 8006362:	e000      	b.n	8006366 <HAL_UART_IRQHandler+0x34a>
      return;
 8006364:	bf00      	nop
  }
}
 8006366:	3728      	adds	r7, #40	; 0x28
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	08006509 	.word	0x08006509

08006370 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr

08006382 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	bc80      	pop	{r7}
 8006392:	4770      	bx	lr

08006394 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	460b      	mov	r3, r1
 800639e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063a0:	bf00      	nop
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bc80      	pop	{r7}
 80063a8:	4770      	bx	lr

080063aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b084      	sub	sp, #16
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	60f8      	str	r0, [r7, #12]
 80063b2:	60b9      	str	r1, [r7, #8]
 80063b4:	603b      	str	r3, [r7, #0]
 80063b6:	4613      	mov	r3, r2
 80063b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ba:	e02c      	b.n	8006416 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c2:	d028      	beq.n	8006416 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d007      	beq.n	80063da <UART_WaitOnFlagUntilTimeout+0x30>
 80063ca:	f7fc fe79 	bl	80030c0 <HAL_GetTick>
 80063ce:	4602      	mov	r2, r0
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	1ad3      	subs	r3, r2, r3
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d21d      	bcs.n	8006416 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063e8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	695a      	ldr	r2, [r3, #20]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0201 	bic.w	r2, r2, #1
 80063f8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2220      	movs	r2, #32
 80063fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2220      	movs	r2, #32
 8006406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e00f      	b.n	8006436 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4013      	ands	r3, r2
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	429a      	cmp	r2, r3
 8006424:	bf0c      	ite	eq
 8006426:	2301      	moveq	r3, #1
 8006428:	2300      	movne	r3, #0
 800642a:	b2db      	uxtb	r3, r3
 800642c:	461a      	mov	r2, r3
 800642e:	79fb      	ldrb	r3, [r7, #7]
 8006430:	429a      	cmp	r2, r3
 8006432:	d0c3      	beq.n	80063bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800643e:	b480      	push	{r7}
 8006440:	b085      	sub	sp, #20
 8006442:	af00      	add	r7, sp, #0
 8006444:	60f8      	str	r0, [r7, #12]
 8006446:	60b9      	str	r1, [r7, #8]
 8006448:	4613      	mov	r3, r2
 800644a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	88fa      	ldrh	r2, [r7, #6]
 800645c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2222      	movs	r2, #34	; 0x22
 8006468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006482:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695a      	ldr	r2, [r3, #20]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f042 0220 	orr.w	r2, r2, #32
 80064a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr

080064b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d107      	bne.n	80064f0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68da      	ldr	r2, [r3, #12]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 0210 	bic.w	r2, r2, #16
 80064ee:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064fe:	bf00      	nop
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	bc80      	pop	{r7}
 8006506:	4770      	bx	lr

08006508 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006514:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f7ff ff2d 	bl	8006382 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800653e:	b2db      	uxtb	r3, r3
 8006540:	2b21      	cmp	r3, #33	; 0x21
 8006542:	d13e      	bne.n	80065c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800654c:	d114      	bne.n	8006578 <UART_Transmit_IT+0x48>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d110      	bne.n	8006578 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	881b      	ldrh	r3, [r3, #0]
 8006560:	461a      	mov	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800656a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a1b      	ldr	r3, [r3, #32]
 8006570:	1c9a      	adds	r2, r3, #2
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	621a      	str	r2, [r3, #32]
 8006576:	e008      	b.n	800658a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	1c59      	adds	r1, r3, #1
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	6211      	str	r1, [r2, #32]
 8006582:	781a      	ldrb	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800658e:	b29b      	uxth	r3, r3
 8006590:	3b01      	subs	r3, #1
 8006592:	b29b      	uxth	r3, r3
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	4619      	mov	r1, r3
 8006598:	84d1      	strh	r1, [r2, #38]	; 0x26
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10f      	bne.n	80065be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68da      	ldr	r2, [r3, #12]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065be:	2300      	movs	r3, #0
 80065c0:	e000      	b.n	80065c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065c2:	2302      	movs	r3, #2
  }
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bc80      	pop	{r7}
 80065cc:	4770      	bx	lr

080065ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b082      	sub	sp, #8
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7ff febe 	bl	8006370 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b086      	sub	sp, #24
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b22      	cmp	r3, #34	; 0x22
 8006610:	f040 8099 	bne.w	8006746 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800661c:	d117      	bne.n	800664e <UART_Receive_IT+0x50>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d113      	bne.n	800664e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006626:	2300      	movs	r3, #0
 8006628:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	b29b      	uxth	r3, r3
 8006638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800663c:	b29a      	uxth	r2, r3
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006646:	1c9a      	adds	r2, r3, #2
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	629a      	str	r2, [r3, #40]	; 0x28
 800664c:	e026      	b.n	800669c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006652:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006654:	2300      	movs	r3, #0
 8006656:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006660:	d007      	beq.n	8006672 <UART_Receive_IT+0x74>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10a      	bne.n	8006680 <UART_Receive_IT+0x82>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	b2da      	uxtb	r2, r3
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	e008      	b.n	8006692 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	b2db      	uxtb	r3, r3
 8006688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800668c:	b2da      	uxtb	r2, r3
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	4619      	mov	r1, r3
 80066aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d148      	bne.n	8006742 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68da      	ldr	r2, [r3, #12]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0220 	bic.w	r2, r2, #32
 80066be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	695a      	ldr	r2, [r3, #20]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f022 0201 	bic.w	r2, r2, #1
 80066de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2220      	movs	r2, #32
 80066e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d123      	bne.n	8006738 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 0210 	bic.w	r2, r2, #16
 8006704:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0310 	and.w	r3, r3, #16
 8006710:	2b10      	cmp	r3, #16
 8006712:	d10a      	bne.n	800672a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006714:	2300      	movs	r3, #0
 8006716:	60fb      	str	r3, [r7, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60fb      	str	r3, [r7, #12]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	60fb      	str	r3, [r7, #12]
 8006728:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800672e:	4619      	mov	r1, r3
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f7ff fe2f 	bl	8006394 <HAL_UARTEx_RxEventCallback>
 8006736:	e002      	b.n	800673e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f7fb fe49 	bl	80023d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	e002      	b.n	8006748 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006742:	2300      	movs	r3, #0
 8006744:	e000      	b.n	8006748 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006746:	2302      	movs	r3, #2
  }
}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	430a      	orrs	r2, r1
 800676c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689a      	ldr	r2, [r3, #8]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	431a      	orrs	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	4313      	orrs	r3, r2
 800677e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800678a:	f023 030c 	bic.w	r3, r3, #12
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6812      	ldr	r2, [r2, #0]
 8006792:	68b9      	ldr	r1, [r7, #8]
 8006794:	430b      	orrs	r3, r1
 8006796:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	699a      	ldr	r2, [r3, #24]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a2c      	ldr	r2, [pc, #176]	; (8006864 <UART_SetConfig+0x114>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d103      	bne.n	80067c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067b8:	f7fe ff02 	bl	80055c0 <HAL_RCC_GetPCLK2Freq>
 80067bc:	60f8      	str	r0, [r7, #12]
 80067be:	e002      	b.n	80067c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067c0:	f7fe feea 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 80067c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	4613      	mov	r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4413      	add	r3, r2
 80067ce:	009a      	lsls	r2, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067dc:	4a22      	ldr	r2, [pc, #136]	; (8006868 <UART_SetConfig+0x118>)
 80067de:	fba2 2303 	umull	r2, r3, r2, r3
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	0119      	lsls	r1, r3, #4
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	4613      	mov	r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4413      	add	r3, r2
 80067ee:	009a      	lsls	r2, r3, #2
 80067f0:	441a      	add	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80067fc:	4b1a      	ldr	r3, [pc, #104]	; (8006868 <UART_SetConfig+0x118>)
 80067fe:	fba3 0302 	umull	r0, r3, r3, r2
 8006802:	095b      	lsrs	r3, r3, #5
 8006804:	2064      	movs	r0, #100	; 0x64
 8006806:	fb00 f303 	mul.w	r3, r0, r3
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	011b      	lsls	r3, r3, #4
 800680e:	3332      	adds	r3, #50	; 0x32
 8006810:	4a15      	ldr	r2, [pc, #84]	; (8006868 <UART_SetConfig+0x118>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800681c:	4419      	add	r1, r3
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	4613      	mov	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	009a      	lsls	r2, r3, #2
 8006828:	441a      	add	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	fbb2 f2f3 	udiv	r2, r2, r3
 8006834:	4b0c      	ldr	r3, [pc, #48]	; (8006868 <UART_SetConfig+0x118>)
 8006836:	fba3 0302 	umull	r0, r3, r3, r2
 800683a:	095b      	lsrs	r3, r3, #5
 800683c:	2064      	movs	r0, #100	; 0x64
 800683e:	fb00 f303 	mul.w	r3, r0, r3
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	011b      	lsls	r3, r3, #4
 8006846:	3332      	adds	r3, #50	; 0x32
 8006848:	4a07      	ldr	r2, [pc, #28]	; (8006868 <UART_SetConfig+0x118>)
 800684a:	fba2 2303 	umull	r2, r3, r2, r3
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	f003 020f 	and.w	r2, r3, #15
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	440a      	add	r2, r1
 800685a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800685c:	bf00      	nop
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	40013800 	.word	0x40013800
 8006868:	51eb851f 	.word	0x51eb851f

0800686c <__errno>:
 800686c:	4b01      	ldr	r3, [pc, #4]	; (8006874 <__errno+0x8>)
 800686e:	6818      	ldr	r0, [r3, #0]
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	20000040 	.word	0x20000040

08006878 <__libc_init_array>:
 8006878:	b570      	push	{r4, r5, r6, lr}
 800687a:	2600      	movs	r6, #0
 800687c:	4d0c      	ldr	r5, [pc, #48]	; (80068b0 <__libc_init_array+0x38>)
 800687e:	4c0d      	ldr	r4, [pc, #52]	; (80068b4 <__libc_init_array+0x3c>)
 8006880:	1b64      	subs	r4, r4, r5
 8006882:	10a4      	asrs	r4, r4, #2
 8006884:	42a6      	cmp	r6, r4
 8006886:	d109      	bne.n	800689c <__libc_init_array+0x24>
 8006888:	f000 fd26 	bl	80072d8 <_init>
 800688c:	2600      	movs	r6, #0
 800688e:	4d0a      	ldr	r5, [pc, #40]	; (80068b8 <__libc_init_array+0x40>)
 8006890:	4c0a      	ldr	r4, [pc, #40]	; (80068bc <__libc_init_array+0x44>)
 8006892:	1b64      	subs	r4, r4, r5
 8006894:	10a4      	asrs	r4, r4, #2
 8006896:	42a6      	cmp	r6, r4
 8006898:	d105      	bne.n	80068a6 <__libc_init_array+0x2e>
 800689a:	bd70      	pop	{r4, r5, r6, pc}
 800689c:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a0:	4798      	blx	r3
 80068a2:	3601      	adds	r6, #1
 80068a4:	e7ee      	b.n	8006884 <__libc_init_array+0xc>
 80068a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068aa:	4798      	blx	r3
 80068ac:	3601      	adds	r6, #1
 80068ae:	e7f2      	b.n	8006896 <__libc_init_array+0x1e>
 80068b0:	08007394 	.word	0x08007394
 80068b4:	08007394 	.word	0x08007394
 80068b8:	08007394 	.word	0x08007394
 80068bc:	08007398 	.word	0x08007398

080068c0 <memcpy>:
 80068c0:	440a      	add	r2, r1
 80068c2:	4291      	cmp	r1, r2
 80068c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80068c8:	d100      	bne.n	80068cc <memcpy+0xc>
 80068ca:	4770      	bx	lr
 80068cc:	b510      	push	{r4, lr}
 80068ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068d2:	4291      	cmp	r1, r2
 80068d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068d8:	d1f9      	bne.n	80068ce <memcpy+0xe>
 80068da:	bd10      	pop	{r4, pc}

080068dc <memset>:
 80068dc:	4603      	mov	r3, r0
 80068de:	4402      	add	r2, r0
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d100      	bne.n	80068e6 <memset+0xa>
 80068e4:	4770      	bx	lr
 80068e6:	f803 1b01 	strb.w	r1, [r3], #1
 80068ea:	e7f9      	b.n	80068e0 <memset+0x4>

080068ec <_puts_r>:
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	460e      	mov	r6, r1
 80068f0:	4605      	mov	r5, r0
 80068f2:	b118      	cbz	r0, 80068fc <_puts_r+0x10>
 80068f4:	6983      	ldr	r3, [r0, #24]
 80068f6:	b90b      	cbnz	r3, 80068fc <_puts_r+0x10>
 80068f8:	f000 fa44 	bl	8006d84 <__sinit>
 80068fc:	69ab      	ldr	r3, [r5, #24]
 80068fe:	68ac      	ldr	r4, [r5, #8]
 8006900:	b913      	cbnz	r3, 8006908 <_puts_r+0x1c>
 8006902:	4628      	mov	r0, r5
 8006904:	f000 fa3e 	bl	8006d84 <__sinit>
 8006908:	4b2c      	ldr	r3, [pc, #176]	; (80069bc <_puts_r+0xd0>)
 800690a:	429c      	cmp	r4, r3
 800690c:	d120      	bne.n	8006950 <_puts_r+0x64>
 800690e:	686c      	ldr	r4, [r5, #4]
 8006910:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006912:	07db      	lsls	r3, r3, #31
 8006914:	d405      	bmi.n	8006922 <_puts_r+0x36>
 8006916:	89a3      	ldrh	r3, [r4, #12]
 8006918:	0598      	lsls	r0, r3, #22
 800691a:	d402      	bmi.n	8006922 <_puts_r+0x36>
 800691c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800691e:	f000 facf 	bl	8006ec0 <__retarget_lock_acquire_recursive>
 8006922:	89a3      	ldrh	r3, [r4, #12]
 8006924:	0719      	lsls	r1, r3, #28
 8006926:	d51d      	bpl.n	8006964 <_puts_r+0x78>
 8006928:	6923      	ldr	r3, [r4, #16]
 800692a:	b1db      	cbz	r3, 8006964 <_puts_r+0x78>
 800692c:	3e01      	subs	r6, #1
 800692e:	68a3      	ldr	r3, [r4, #8]
 8006930:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006934:	3b01      	subs	r3, #1
 8006936:	60a3      	str	r3, [r4, #8]
 8006938:	bb39      	cbnz	r1, 800698a <_puts_r+0x9e>
 800693a:	2b00      	cmp	r3, #0
 800693c:	da38      	bge.n	80069b0 <_puts_r+0xc4>
 800693e:	4622      	mov	r2, r4
 8006940:	210a      	movs	r1, #10
 8006942:	4628      	mov	r0, r5
 8006944:	f000 f848 	bl	80069d8 <__swbuf_r>
 8006948:	3001      	adds	r0, #1
 800694a:	d011      	beq.n	8006970 <_puts_r+0x84>
 800694c:	250a      	movs	r5, #10
 800694e:	e011      	b.n	8006974 <_puts_r+0x88>
 8006950:	4b1b      	ldr	r3, [pc, #108]	; (80069c0 <_puts_r+0xd4>)
 8006952:	429c      	cmp	r4, r3
 8006954:	d101      	bne.n	800695a <_puts_r+0x6e>
 8006956:	68ac      	ldr	r4, [r5, #8]
 8006958:	e7da      	b.n	8006910 <_puts_r+0x24>
 800695a:	4b1a      	ldr	r3, [pc, #104]	; (80069c4 <_puts_r+0xd8>)
 800695c:	429c      	cmp	r4, r3
 800695e:	bf08      	it	eq
 8006960:	68ec      	ldreq	r4, [r5, #12]
 8006962:	e7d5      	b.n	8006910 <_puts_r+0x24>
 8006964:	4621      	mov	r1, r4
 8006966:	4628      	mov	r0, r5
 8006968:	f000 f888 	bl	8006a7c <__swsetup_r>
 800696c:	2800      	cmp	r0, #0
 800696e:	d0dd      	beq.n	800692c <_puts_r+0x40>
 8006970:	f04f 35ff 	mov.w	r5, #4294967295
 8006974:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006976:	07da      	lsls	r2, r3, #31
 8006978:	d405      	bmi.n	8006986 <_puts_r+0x9a>
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	059b      	lsls	r3, r3, #22
 800697e:	d402      	bmi.n	8006986 <_puts_r+0x9a>
 8006980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006982:	f000 fa9e 	bl	8006ec2 <__retarget_lock_release_recursive>
 8006986:	4628      	mov	r0, r5
 8006988:	bd70      	pop	{r4, r5, r6, pc}
 800698a:	2b00      	cmp	r3, #0
 800698c:	da04      	bge.n	8006998 <_puts_r+0xac>
 800698e:	69a2      	ldr	r2, [r4, #24]
 8006990:	429a      	cmp	r2, r3
 8006992:	dc06      	bgt.n	80069a2 <_puts_r+0xb6>
 8006994:	290a      	cmp	r1, #10
 8006996:	d004      	beq.n	80069a2 <_puts_r+0xb6>
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	6022      	str	r2, [r4, #0]
 800699e:	7019      	strb	r1, [r3, #0]
 80069a0:	e7c5      	b.n	800692e <_puts_r+0x42>
 80069a2:	4622      	mov	r2, r4
 80069a4:	4628      	mov	r0, r5
 80069a6:	f000 f817 	bl	80069d8 <__swbuf_r>
 80069aa:	3001      	adds	r0, #1
 80069ac:	d1bf      	bne.n	800692e <_puts_r+0x42>
 80069ae:	e7df      	b.n	8006970 <_puts_r+0x84>
 80069b0:	250a      	movs	r5, #10
 80069b2:	6823      	ldr	r3, [r4, #0]
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	6022      	str	r2, [r4, #0]
 80069b8:	701d      	strb	r5, [r3, #0]
 80069ba:	e7db      	b.n	8006974 <_puts_r+0x88>
 80069bc:	0800734c 	.word	0x0800734c
 80069c0:	0800736c 	.word	0x0800736c
 80069c4:	0800732c 	.word	0x0800732c

080069c8 <puts>:
 80069c8:	4b02      	ldr	r3, [pc, #8]	; (80069d4 <puts+0xc>)
 80069ca:	4601      	mov	r1, r0
 80069cc:	6818      	ldr	r0, [r3, #0]
 80069ce:	f7ff bf8d 	b.w	80068ec <_puts_r>
 80069d2:	bf00      	nop
 80069d4:	20000040 	.word	0x20000040

080069d8 <__swbuf_r>:
 80069d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069da:	460e      	mov	r6, r1
 80069dc:	4614      	mov	r4, r2
 80069de:	4605      	mov	r5, r0
 80069e0:	b118      	cbz	r0, 80069ea <__swbuf_r+0x12>
 80069e2:	6983      	ldr	r3, [r0, #24]
 80069e4:	b90b      	cbnz	r3, 80069ea <__swbuf_r+0x12>
 80069e6:	f000 f9cd 	bl	8006d84 <__sinit>
 80069ea:	4b21      	ldr	r3, [pc, #132]	; (8006a70 <__swbuf_r+0x98>)
 80069ec:	429c      	cmp	r4, r3
 80069ee:	d12b      	bne.n	8006a48 <__swbuf_r+0x70>
 80069f0:	686c      	ldr	r4, [r5, #4]
 80069f2:	69a3      	ldr	r3, [r4, #24]
 80069f4:	60a3      	str	r3, [r4, #8]
 80069f6:	89a3      	ldrh	r3, [r4, #12]
 80069f8:	071a      	lsls	r2, r3, #28
 80069fa:	d52f      	bpl.n	8006a5c <__swbuf_r+0x84>
 80069fc:	6923      	ldr	r3, [r4, #16]
 80069fe:	b36b      	cbz	r3, 8006a5c <__swbuf_r+0x84>
 8006a00:	6923      	ldr	r3, [r4, #16]
 8006a02:	6820      	ldr	r0, [r4, #0]
 8006a04:	b2f6      	uxtb	r6, r6
 8006a06:	1ac0      	subs	r0, r0, r3
 8006a08:	6963      	ldr	r3, [r4, #20]
 8006a0a:	4637      	mov	r7, r6
 8006a0c:	4283      	cmp	r3, r0
 8006a0e:	dc04      	bgt.n	8006a1a <__swbuf_r+0x42>
 8006a10:	4621      	mov	r1, r4
 8006a12:	4628      	mov	r0, r5
 8006a14:	f000 f922 	bl	8006c5c <_fflush_r>
 8006a18:	bb30      	cbnz	r0, 8006a68 <__swbuf_r+0x90>
 8006a1a:	68a3      	ldr	r3, [r4, #8]
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	60a3      	str	r3, [r4, #8]
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	1c5a      	adds	r2, r3, #1
 8006a26:	6022      	str	r2, [r4, #0]
 8006a28:	701e      	strb	r6, [r3, #0]
 8006a2a:	6963      	ldr	r3, [r4, #20]
 8006a2c:	4283      	cmp	r3, r0
 8006a2e:	d004      	beq.n	8006a3a <__swbuf_r+0x62>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	07db      	lsls	r3, r3, #31
 8006a34:	d506      	bpl.n	8006a44 <__swbuf_r+0x6c>
 8006a36:	2e0a      	cmp	r6, #10
 8006a38:	d104      	bne.n	8006a44 <__swbuf_r+0x6c>
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	f000 f90d 	bl	8006c5c <_fflush_r>
 8006a42:	b988      	cbnz	r0, 8006a68 <__swbuf_r+0x90>
 8006a44:	4638      	mov	r0, r7
 8006a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a48:	4b0a      	ldr	r3, [pc, #40]	; (8006a74 <__swbuf_r+0x9c>)
 8006a4a:	429c      	cmp	r4, r3
 8006a4c:	d101      	bne.n	8006a52 <__swbuf_r+0x7a>
 8006a4e:	68ac      	ldr	r4, [r5, #8]
 8006a50:	e7cf      	b.n	80069f2 <__swbuf_r+0x1a>
 8006a52:	4b09      	ldr	r3, [pc, #36]	; (8006a78 <__swbuf_r+0xa0>)
 8006a54:	429c      	cmp	r4, r3
 8006a56:	bf08      	it	eq
 8006a58:	68ec      	ldreq	r4, [r5, #12]
 8006a5a:	e7ca      	b.n	80069f2 <__swbuf_r+0x1a>
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	4628      	mov	r0, r5
 8006a60:	f000 f80c 	bl	8006a7c <__swsetup_r>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	d0cb      	beq.n	8006a00 <__swbuf_r+0x28>
 8006a68:	f04f 37ff 	mov.w	r7, #4294967295
 8006a6c:	e7ea      	b.n	8006a44 <__swbuf_r+0x6c>
 8006a6e:	bf00      	nop
 8006a70:	0800734c 	.word	0x0800734c
 8006a74:	0800736c 	.word	0x0800736c
 8006a78:	0800732c 	.word	0x0800732c

08006a7c <__swsetup_r>:
 8006a7c:	4b32      	ldr	r3, [pc, #200]	; (8006b48 <__swsetup_r+0xcc>)
 8006a7e:	b570      	push	{r4, r5, r6, lr}
 8006a80:	681d      	ldr	r5, [r3, #0]
 8006a82:	4606      	mov	r6, r0
 8006a84:	460c      	mov	r4, r1
 8006a86:	b125      	cbz	r5, 8006a92 <__swsetup_r+0x16>
 8006a88:	69ab      	ldr	r3, [r5, #24]
 8006a8a:	b913      	cbnz	r3, 8006a92 <__swsetup_r+0x16>
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	f000 f979 	bl	8006d84 <__sinit>
 8006a92:	4b2e      	ldr	r3, [pc, #184]	; (8006b4c <__swsetup_r+0xd0>)
 8006a94:	429c      	cmp	r4, r3
 8006a96:	d10f      	bne.n	8006ab8 <__swsetup_r+0x3c>
 8006a98:	686c      	ldr	r4, [r5, #4]
 8006a9a:	89a3      	ldrh	r3, [r4, #12]
 8006a9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006aa0:	0719      	lsls	r1, r3, #28
 8006aa2:	d42c      	bmi.n	8006afe <__swsetup_r+0x82>
 8006aa4:	06dd      	lsls	r5, r3, #27
 8006aa6:	d411      	bmi.n	8006acc <__swsetup_r+0x50>
 8006aa8:	2309      	movs	r3, #9
 8006aaa:	6033      	str	r3, [r6, #0]
 8006aac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab4:	81a3      	strh	r3, [r4, #12]
 8006ab6:	e03e      	b.n	8006b36 <__swsetup_r+0xba>
 8006ab8:	4b25      	ldr	r3, [pc, #148]	; (8006b50 <__swsetup_r+0xd4>)
 8006aba:	429c      	cmp	r4, r3
 8006abc:	d101      	bne.n	8006ac2 <__swsetup_r+0x46>
 8006abe:	68ac      	ldr	r4, [r5, #8]
 8006ac0:	e7eb      	b.n	8006a9a <__swsetup_r+0x1e>
 8006ac2:	4b24      	ldr	r3, [pc, #144]	; (8006b54 <__swsetup_r+0xd8>)
 8006ac4:	429c      	cmp	r4, r3
 8006ac6:	bf08      	it	eq
 8006ac8:	68ec      	ldreq	r4, [r5, #12]
 8006aca:	e7e6      	b.n	8006a9a <__swsetup_r+0x1e>
 8006acc:	0758      	lsls	r0, r3, #29
 8006ace:	d512      	bpl.n	8006af6 <__swsetup_r+0x7a>
 8006ad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ad2:	b141      	cbz	r1, 8006ae6 <__swsetup_r+0x6a>
 8006ad4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ad8:	4299      	cmp	r1, r3
 8006ada:	d002      	beq.n	8006ae2 <__swsetup_r+0x66>
 8006adc:	4630      	mov	r0, r6
 8006ade:	f000 fa57 	bl	8006f90 <_free_r>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	6363      	str	r3, [r4, #52]	; 0x34
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006aec:	81a3      	strh	r3, [r4, #12]
 8006aee:	2300      	movs	r3, #0
 8006af0:	6063      	str	r3, [r4, #4]
 8006af2:	6923      	ldr	r3, [r4, #16]
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	f043 0308 	orr.w	r3, r3, #8
 8006afc:	81a3      	strh	r3, [r4, #12]
 8006afe:	6923      	ldr	r3, [r4, #16]
 8006b00:	b94b      	cbnz	r3, 8006b16 <__swsetup_r+0x9a>
 8006b02:	89a3      	ldrh	r3, [r4, #12]
 8006b04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b0c:	d003      	beq.n	8006b16 <__swsetup_r+0x9a>
 8006b0e:	4621      	mov	r1, r4
 8006b10:	4630      	mov	r0, r6
 8006b12:	f000 f9fd 	bl	8006f10 <__smakebuf_r>
 8006b16:	89a0      	ldrh	r0, [r4, #12]
 8006b18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b1c:	f010 0301 	ands.w	r3, r0, #1
 8006b20:	d00a      	beq.n	8006b38 <__swsetup_r+0xbc>
 8006b22:	2300      	movs	r3, #0
 8006b24:	60a3      	str	r3, [r4, #8]
 8006b26:	6963      	ldr	r3, [r4, #20]
 8006b28:	425b      	negs	r3, r3
 8006b2a:	61a3      	str	r3, [r4, #24]
 8006b2c:	6923      	ldr	r3, [r4, #16]
 8006b2e:	b943      	cbnz	r3, 8006b42 <__swsetup_r+0xc6>
 8006b30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b34:	d1ba      	bne.n	8006aac <__swsetup_r+0x30>
 8006b36:	bd70      	pop	{r4, r5, r6, pc}
 8006b38:	0781      	lsls	r1, r0, #30
 8006b3a:	bf58      	it	pl
 8006b3c:	6963      	ldrpl	r3, [r4, #20]
 8006b3e:	60a3      	str	r3, [r4, #8]
 8006b40:	e7f4      	b.n	8006b2c <__swsetup_r+0xb0>
 8006b42:	2000      	movs	r0, #0
 8006b44:	e7f7      	b.n	8006b36 <__swsetup_r+0xba>
 8006b46:	bf00      	nop
 8006b48:	20000040 	.word	0x20000040
 8006b4c:	0800734c 	.word	0x0800734c
 8006b50:	0800736c 	.word	0x0800736c
 8006b54:	0800732c 	.word	0x0800732c

08006b58 <__sflush_r>:
 8006b58:	898a      	ldrh	r2, [r1, #12]
 8006b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	0710      	lsls	r0, r2, #28
 8006b60:	460c      	mov	r4, r1
 8006b62:	d457      	bmi.n	8006c14 <__sflush_r+0xbc>
 8006b64:	684b      	ldr	r3, [r1, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	dc04      	bgt.n	8006b74 <__sflush_r+0x1c>
 8006b6a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	dc01      	bgt.n	8006b74 <__sflush_r+0x1c>
 8006b70:	2000      	movs	r0, #0
 8006b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b76:	2e00      	cmp	r6, #0
 8006b78:	d0fa      	beq.n	8006b70 <__sflush_r+0x18>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b80:	682f      	ldr	r7, [r5, #0]
 8006b82:	602b      	str	r3, [r5, #0]
 8006b84:	d032      	beq.n	8006bec <__sflush_r+0x94>
 8006b86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	075a      	lsls	r2, r3, #29
 8006b8c:	d505      	bpl.n	8006b9a <__sflush_r+0x42>
 8006b8e:	6863      	ldr	r3, [r4, #4]
 8006b90:	1ac0      	subs	r0, r0, r3
 8006b92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b94:	b10b      	cbz	r3, 8006b9a <__sflush_r+0x42>
 8006b96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b98:	1ac0      	subs	r0, r0, r3
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	6a21      	ldr	r1, [r4, #32]
 8006ba4:	47b0      	blx	r6
 8006ba6:	1c43      	adds	r3, r0, #1
 8006ba8:	89a3      	ldrh	r3, [r4, #12]
 8006baa:	d106      	bne.n	8006bba <__sflush_r+0x62>
 8006bac:	6829      	ldr	r1, [r5, #0]
 8006bae:	291d      	cmp	r1, #29
 8006bb0:	d82c      	bhi.n	8006c0c <__sflush_r+0xb4>
 8006bb2:	4a29      	ldr	r2, [pc, #164]	; (8006c58 <__sflush_r+0x100>)
 8006bb4:	40ca      	lsrs	r2, r1
 8006bb6:	07d6      	lsls	r6, r2, #31
 8006bb8:	d528      	bpl.n	8006c0c <__sflush_r+0xb4>
 8006bba:	2200      	movs	r2, #0
 8006bbc:	6062      	str	r2, [r4, #4]
 8006bbe:	6922      	ldr	r2, [r4, #16]
 8006bc0:	04d9      	lsls	r1, r3, #19
 8006bc2:	6022      	str	r2, [r4, #0]
 8006bc4:	d504      	bpl.n	8006bd0 <__sflush_r+0x78>
 8006bc6:	1c42      	adds	r2, r0, #1
 8006bc8:	d101      	bne.n	8006bce <__sflush_r+0x76>
 8006bca:	682b      	ldr	r3, [r5, #0]
 8006bcc:	b903      	cbnz	r3, 8006bd0 <__sflush_r+0x78>
 8006bce:	6560      	str	r0, [r4, #84]	; 0x54
 8006bd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bd2:	602f      	str	r7, [r5, #0]
 8006bd4:	2900      	cmp	r1, #0
 8006bd6:	d0cb      	beq.n	8006b70 <__sflush_r+0x18>
 8006bd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bdc:	4299      	cmp	r1, r3
 8006bde:	d002      	beq.n	8006be6 <__sflush_r+0x8e>
 8006be0:	4628      	mov	r0, r5
 8006be2:	f000 f9d5 	bl	8006f90 <_free_r>
 8006be6:	2000      	movs	r0, #0
 8006be8:	6360      	str	r0, [r4, #52]	; 0x34
 8006bea:	e7c2      	b.n	8006b72 <__sflush_r+0x1a>
 8006bec:	6a21      	ldr	r1, [r4, #32]
 8006bee:	2301      	movs	r3, #1
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b0      	blx	r6
 8006bf4:	1c41      	adds	r1, r0, #1
 8006bf6:	d1c7      	bne.n	8006b88 <__sflush_r+0x30>
 8006bf8:	682b      	ldr	r3, [r5, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d0c4      	beq.n	8006b88 <__sflush_r+0x30>
 8006bfe:	2b1d      	cmp	r3, #29
 8006c00:	d001      	beq.n	8006c06 <__sflush_r+0xae>
 8006c02:	2b16      	cmp	r3, #22
 8006c04:	d101      	bne.n	8006c0a <__sflush_r+0xb2>
 8006c06:	602f      	str	r7, [r5, #0]
 8006c08:	e7b2      	b.n	8006b70 <__sflush_r+0x18>
 8006c0a:	89a3      	ldrh	r3, [r4, #12]
 8006c0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c10:	81a3      	strh	r3, [r4, #12]
 8006c12:	e7ae      	b.n	8006b72 <__sflush_r+0x1a>
 8006c14:	690f      	ldr	r7, [r1, #16]
 8006c16:	2f00      	cmp	r7, #0
 8006c18:	d0aa      	beq.n	8006b70 <__sflush_r+0x18>
 8006c1a:	0793      	lsls	r3, r2, #30
 8006c1c:	bf18      	it	ne
 8006c1e:	2300      	movne	r3, #0
 8006c20:	680e      	ldr	r6, [r1, #0]
 8006c22:	bf08      	it	eq
 8006c24:	694b      	ldreq	r3, [r1, #20]
 8006c26:	1bf6      	subs	r6, r6, r7
 8006c28:	600f      	str	r7, [r1, #0]
 8006c2a:	608b      	str	r3, [r1, #8]
 8006c2c:	2e00      	cmp	r6, #0
 8006c2e:	dd9f      	ble.n	8006b70 <__sflush_r+0x18>
 8006c30:	4633      	mov	r3, r6
 8006c32:	463a      	mov	r2, r7
 8006c34:	4628      	mov	r0, r5
 8006c36:	6a21      	ldr	r1, [r4, #32]
 8006c38:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006c3c:	47e0      	blx	ip
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	dc06      	bgt.n	8006c50 <__sflush_r+0xf8>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	f04f 30ff 	mov.w	r0, #4294967295
 8006c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c4c:	81a3      	strh	r3, [r4, #12]
 8006c4e:	e790      	b.n	8006b72 <__sflush_r+0x1a>
 8006c50:	4407      	add	r7, r0
 8006c52:	1a36      	subs	r6, r6, r0
 8006c54:	e7ea      	b.n	8006c2c <__sflush_r+0xd4>
 8006c56:	bf00      	nop
 8006c58:	20400001 	.word	0x20400001

08006c5c <_fflush_r>:
 8006c5c:	b538      	push	{r3, r4, r5, lr}
 8006c5e:	690b      	ldr	r3, [r1, #16]
 8006c60:	4605      	mov	r5, r0
 8006c62:	460c      	mov	r4, r1
 8006c64:	b913      	cbnz	r3, 8006c6c <_fflush_r+0x10>
 8006c66:	2500      	movs	r5, #0
 8006c68:	4628      	mov	r0, r5
 8006c6a:	bd38      	pop	{r3, r4, r5, pc}
 8006c6c:	b118      	cbz	r0, 8006c76 <_fflush_r+0x1a>
 8006c6e:	6983      	ldr	r3, [r0, #24]
 8006c70:	b90b      	cbnz	r3, 8006c76 <_fflush_r+0x1a>
 8006c72:	f000 f887 	bl	8006d84 <__sinit>
 8006c76:	4b14      	ldr	r3, [pc, #80]	; (8006cc8 <_fflush_r+0x6c>)
 8006c78:	429c      	cmp	r4, r3
 8006c7a:	d11b      	bne.n	8006cb4 <_fflush_r+0x58>
 8006c7c:	686c      	ldr	r4, [r5, #4]
 8006c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d0ef      	beq.n	8006c66 <_fflush_r+0xa>
 8006c86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c88:	07d0      	lsls	r0, r2, #31
 8006c8a:	d404      	bmi.n	8006c96 <_fflush_r+0x3a>
 8006c8c:	0599      	lsls	r1, r3, #22
 8006c8e:	d402      	bmi.n	8006c96 <_fflush_r+0x3a>
 8006c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c92:	f000 f915 	bl	8006ec0 <__retarget_lock_acquire_recursive>
 8006c96:	4628      	mov	r0, r5
 8006c98:	4621      	mov	r1, r4
 8006c9a:	f7ff ff5d 	bl	8006b58 <__sflush_r>
 8006c9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ca0:	4605      	mov	r5, r0
 8006ca2:	07da      	lsls	r2, r3, #31
 8006ca4:	d4e0      	bmi.n	8006c68 <_fflush_r+0xc>
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	059b      	lsls	r3, r3, #22
 8006caa:	d4dd      	bmi.n	8006c68 <_fflush_r+0xc>
 8006cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cae:	f000 f908 	bl	8006ec2 <__retarget_lock_release_recursive>
 8006cb2:	e7d9      	b.n	8006c68 <_fflush_r+0xc>
 8006cb4:	4b05      	ldr	r3, [pc, #20]	; (8006ccc <_fflush_r+0x70>)
 8006cb6:	429c      	cmp	r4, r3
 8006cb8:	d101      	bne.n	8006cbe <_fflush_r+0x62>
 8006cba:	68ac      	ldr	r4, [r5, #8]
 8006cbc:	e7df      	b.n	8006c7e <_fflush_r+0x22>
 8006cbe:	4b04      	ldr	r3, [pc, #16]	; (8006cd0 <_fflush_r+0x74>)
 8006cc0:	429c      	cmp	r4, r3
 8006cc2:	bf08      	it	eq
 8006cc4:	68ec      	ldreq	r4, [r5, #12]
 8006cc6:	e7da      	b.n	8006c7e <_fflush_r+0x22>
 8006cc8:	0800734c 	.word	0x0800734c
 8006ccc:	0800736c 	.word	0x0800736c
 8006cd0:	0800732c 	.word	0x0800732c

08006cd4 <std>:
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	b510      	push	{r4, lr}
 8006cd8:	4604      	mov	r4, r0
 8006cda:	e9c0 3300 	strd	r3, r3, [r0]
 8006cde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ce2:	6083      	str	r3, [r0, #8]
 8006ce4:	8181      	strh	r1, [r0, #12]
 8006ce6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ce8:	81c2      	strh	r2, [r0, #14]
 8006cea:	6183      	str	r3, [r0, #24]
 8006cec:	4619      	mov	r1, r3
 8006cee:	2208      	movs	r2, #8
 8006cf0:	305c      	adds	r0, #92	; 0x5c
 8006cf2:	f7ff fdf3 	bl	80068dc <memset>
 8006cf6:	4b05      	ldr	r3, [pc, #20]	; (8006d0c <std+0x38>)
 8006cf8:	6224      	str	r4, [r4, #32]
 8006cfa:	6263      	str	r3, [r4, #36]	; 0x24
 8006cfc:	4b04      	ldr	r3, [pc, #16]	; (8006d10 <std+0x3c>)
 8006cfe:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d00:	4b04      	ldr	r3, [pc, #16]	; (8006d14 <std+0x40>)
 8006d02:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d04:	4b04      	ldr	r3, [pc, #16]	; (8006d18 <std+0x44>)
 8006d06:	6323      	str	r3, [r4, #48]	; 0x30
 8006d08:	bd10      	pop	{r4, pc}
 8006d0a:	bf00      	nop
 8006d0c:	08007169 	.word	0x08007169
 8006d10:	0800718b 	.word	0x0800718b
 8006d14:	080071c3 	.word	0x080071c3
 8006d18:	080071e7 	.word	0x080071e7

08006d1c <_cleanup_r>:
 8006d1c:	4901      	ldr	r1, [pc, #4]	; (8006d24 <_cleanup_r+0x8>)
 8006d1e:	f000 b8af 	b.w	8006e80 <_fwalk_reent>
 8006d22:	bf00      	nop
 8006d24:	08006c5d 	.word	0x08006c5d

08006d28 <__sfmoreglue>:
 8006d28:	2268      	movs	r2, #104	; 0x68
 8006d2a:	b570      	push	{r4, r5, r6, lr}
 8006d2c:	1e4d      	subs	r5, r1, #1
 8006d2e:	4355      	muls	r5, r2
 8006d30:	460e      	mov	r6, r1
 8006d32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006d36:	f000 f993 	bl	8007060 <_malloc_r>
 8006d3a:	4604      	mov	r4, r0
 8006d3c:	b140      	cbz	r0, 8006d50 <__sfmoreglue+0x28>
 8006d3e:	2100      	movs	r1, #0
 8006d40:	e9c0 1600 	strd	r1, r6, [r0]
 8006d44:	300c      	adds	r0, #12
 8006d46:	60a0      	str	r0, [r4, #8]
 8006d48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006d4c:	f7ff fdc6 	bl	80068dc <memset>
 8006d50:	4620      	mov	r0, r4
 8006d52:	bd70      	pop	{r4, r5, r6, pc}

08006d54 <__sfp_lock_acquire>:
 8006d54:	4801      	ldr	r0, [pc, #4]	; (8006d5c <__sfp_lock_acquire+0x8>)
 8006d56:	f000 b8b3 	b.w	8006ec0 <__retarget_lock_acquire_recursive>
 8006d5a:	bf00      	nop
 8006d5c:	20005a51 	.word	0x20005a51

08006d60 <__sfp_lock_release>:
 8006d60:	4801      	ldr	r0, [pc, #4]	; (8006d68 <__sfp_lock_release+0x8>)
 8006d62:	f000 b8ae 	b.w	8006ec2 <__retarget_lock_release_recursive>
 8006d66:	bf00      	nop
 8006d68:	20005a51 	.word	0x20005a51

08006d6c <__sinit_lock_acquire>:
 8006d6c:	4801      	ldr	r0, [pc, #4]	; (8006d74 <__sinit_lock_acquire+0x8>)
 8006d6e:	f000 b8a7 	b.w	8006ec0 <__retarget_lock_acquire_recursive>
 8006d72:	bf00      	nop
 8006d74:	20005a52 	.word	0x20005a52

08006d78 <__sinit_lock_release>:
 8006d78:	4801      	ldr	r0, [pc, #4]	; (8006d80 <__sinit_lock_release+0x8>)
 8006d7a:	f000 b8a2 	b.w	8006ec2 <__retarget_lock_release_recursive>
 8006d7e:	bf00      	nop
 8006d80:	20005a52 	.word	0x20005a52

08006d84 <__sinit>:
 8006d84:	b510      	push	{r4, lr}
 8006d86:	4604      	mov	r4, r0
 8006d88:	f7ff fff0 	bl	8006d6c <__sinit_lock_acquire>
 8006d8c:	69a3      	ldr	r3, [r4, #24]
 8006d8e:	b11b      	cbz	r3, 8006d98 <__sinit+0x14>
 8006d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d94:	f7ff bff0 	b.w	8006d78 <__sinit_lock_release>
 8006d98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006d9c:	6523      	str	r3, [r4, #80]	; 0x50
 8006d9e:	4b13      	ldr	r3, [pc, #76]	; (8006dec <__sinit+0x68>)
 8006da0:	4a13      	ldr	r2, [pc, #76]	; (8006df0 <__sinit+0x6c>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	62a2      	str	r2, [r4, #40]	; 0x28
 8006da6:	42a3      	cmp	r3, r4
 8006da8:	bf08      	it	eq
 8006daa:	2301      	moveq	r3, #1
 8006dac:	4620      	mov	r0, r4
 8006dae:	bf08      	it	eq
 8006db0:	61a3      	streq	r3, [r4, #24]
 8006db2:	f000 f81f 	bl	8006df4 <__sfp>
 8006db6:	6060      	str	r0, [r4, #4]
 8006db8:	4620      	mov	r0, r4
 8006dba:	f000 f81b 	bl	8006df4 <__sfp>
 8006dbe:	60a0      	str	r0, [r4, #8]
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f000 f817 	bl	8006df4 <__sfp>
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	2104      	movs	r1, #4
 8006dca:	60e0      	str	r0, [r4, #12]
 8006dcc:	6860      	ldr	r0, [r4, #4]
 8006dce:	f7ff ff81 	bl	8006cd4 <std>
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	2109      	movs	r1, #9
 8006dd6:	68a0      	ldr	r0, [r4, #8]
 8006dd8:	f7ff ff7c 	bl	8006cd4 <std>
 8006ddc:	2202      	movs	r2, #2
 8006dde:	2112      	movs	r1, #18
 8006de0:	68e0      	ldr	r0, [r4, #12]
 8006de2:	f7ff ff77 	bl	8006cd4 <std>
 8006de6:	2301      	movs	r3, #1
 8006de8:	61a3      	str	r3, [r4, #24]
 8006dea:	e7d1      	b.n	8006d90 <__sinit+0xc>
 8006dec:	08007328 	.word	0x08007328
 8006df0:	08006d1d 	.word	0x08006d1d

08006df4 <__sfp>:
 8006df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006df6:	4607      	mov	r7, r0
 8006df8:	f7ff ffac 	bl	8006d54 <__sfp_lock_acquire>
 8006dfc:	4b1e      	ldr	r3, [pc, #120]	; (8006e78 <__sfp+0x84>)
 8006dfe:	681e      	ldr	r6, [r3, #0]
 8006e00:	69b3      	ldr	r3, [r6, #24]
 8006e02:	b913      	cbnz	r3, 8006e0a <__sfp+0x16>
 8006e04:	4630      	mov	r0, r6
 8006e06:	f7ff ffbd 	bl	8006d84 <__sinit>
 8006e0a:	3648      	adds	r6, #72	; 0x48
 8006e0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e10:	3b01      	subs	r3, #1
 8006e12:	d503      	bpl.n	8006e1c <__sfp+0x28>
 8006e14:	6833      	ldr	r3, [r6, #0]
 8006e16:	b30b      	cbz	r3, 8006e5c <__sfp+0x68>
 8006e18:	6836      	ldr	r6, [r6, #0]
 8006e1a:	e7f7      	b.n	8006e0c <__sfp+0x18>
 8006e1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e20:	b9d5      	cbnz	r5, 8006e58 <__sfp+0x64>
 8006e22:	4b16      	ldr	r3, [pc, #88]	; (8006e7c <__sfp+0x88>)
 8006e24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006e28:	60e3      	str	r3, [r4, #12]
 8006e2a:	6665      	str	r5, [r4, #100]	; 0x64
 8006e2c:	f000 f847 	bl	8006ebe <__retarget_lock_init_recursive>
 8006e30:	f7ff ff96 	bl	8006d60 <__sfp_lock_release>
 8006e34:	2208      	movs	r2, #8
 8006e36:	4629      	mov	r1, r5
 8006e38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006e3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006e40:	6025      	str	r5, [r4, #0]
 8006e42:	61a5      	str	r5, [r4, #24]
 8006e44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006e48:	f7ff fd48 	bl	80068dc <memset>
 8006e4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006e50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006e54:	4620      	mov	r0, r4
 8006e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e58:	3468      	adds	r4, #104	; 0x68
 8006e5a:	e7d9      	b.n	8006e10 <__sfp+0x1c>
 8006e5c:	2104      	movs	r1, #4
 8006e5e:	4638      	mov	r0, r7
 8006e60:	f7ff ff62 	bl	8006d28 <__sfmoreglue>
 8006e64:	4604      	mov	r4, r0
 8006e66:	6030      	str	r0, [r6, #0]
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	d1d5      	bne.n	8006e18 <__sfp+0x24>
 8006e6c:	f7ff ff78 	bl	8006d60 <__sfp_lock_release>
 8006e70:	230c      	movs	r3, #12
 8006e72:	603b      	str	r3, [r7, #0]
 8006e74:	e7ee      	b.n	8006e54 <__sfp+0x60>
 8006e76:	bf00      	nop
 8006e78:	08007328 	.word	0x08007328
 8006e7c:	ffff0001 	.word	0xffff0001

08006e80 <_fwalk_reent>:
 8006e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e84:	4606      	mov	r6, r0
 8006e86:	4688      	mov	r8, r1
 8006e88:	2700      	movs	r7, #0
 8006e8a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006e8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e92:	f1b9 0901 	subs.w	r9, r9, #1
 8006e96:	d505      	bpl.n	8006ea4 <_fwalk_reent+0x24>
 8006e98:	6824      	ldr	r4, [r4, #0]
 8006e9a:	2c00      	cmp	r4, #0
 8006e9c:	d1f7      	bne.n	8006e8e <_fwalk_reent+0xe>
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ea4:	89ab      	ldrh	r3, [r5, #12]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d907      	bls.n	8006eba <_fwalk_reent+0x3a>
 8006eaa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	d003      	beq.n	8006eba <_fwalk_reent+0x3a>
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	47c0      	blx	r8
 8006eb8:	4307      	orrs	r7, r0
 8006eba:	3568      	adds	r5, #104	; 0x68
 8006ebc:	e7e9      	b.n	8006e92 <_fwalk_reent+0x12>

08006ebe <__retarget_lock_init_recursive>:
 8006ebe:	4770      	bx	lr

08006ec0 <__retarget_lock_acquire_recursive>:
 8006ec0:	4770      	bx	lr

08006ec2 <__retarget_lock_release_recursive>:
 8006ec2:	4770      	bx	lr

08006ec4 <__swhatbuf_r>:
 8006ec4:	b570      	push	{r4, r5, r6, lr}
 8006ec6:	460e      	mov	r6, r1
 8006ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ecc:	4614      	mov	r4, r2
 8006ece:	2900      	cmp	r1, #0
 8006ed0:	461d      	mov	r5, r3
 8006ed2:	b096      	sub	sp, #88	; 0x58
 8006ed4:	da08      	bge.n	8006ee8 <__swhatbuf_r+0x24>
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006edc:	602a      	str	r2, [r5, #0]
 8006ede:	061a      	lsls	r2, r3, #24
 8006ee0:	d410      	bmi.n	8006f04 <__swhatbuf_r+0x40>
 8006ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ee6:	e00e      	b.n	8006f06 <__swhatbuf_r+0x42>
 8006ee8:	466a      	mov	r2, sp
 8006eea:	f000 f9a3 	bl	8007234 <_fstat_r>
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	dbf1      	blt.n	8006ed6 <__swhatbuf_r+0x12>
 8006ef2:	9a01      	ldr	r2, [sp, #4]
 8006ef4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006ef8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006efc:	425a      	negs	r2, r3
 8006efe:	415a      	adcs	r2, r3
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	e7ee      	b.n	8006ee2 <__swhatbuf_r+0x1e>
 8006f04:	2340      	movs	r3, #64	; 0x40
 8006f06:	2000      	movs	r0, #0
 8006f08:	6023      	str	r3, [r4, #0]
 8006f0a:	b016      	add	sp, #88	; 0x58
 8006f0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f10 <__smakebuf_r>:
 8006f10:	898b      	ldrh	r3, [r1, #12]
 8006f12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f14:	079d      	lsls	r5, r3, #30
 8006f16:	4606      	mov	r6, r0
 8006f18:	460c      	mov	r4, r1
 8006f1a:	d507      	bpl.n	8006f2c <__smakebuf_r+0x1c>
 8006f1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	6123      	str	r3, [r4, #16]
 8006f24:	2301      	movs	r3, #1
 8006f26:	6163      	str	r3, [r4, #20]
 8006f28:	b002      	add	sp, #8
 8006f2a:	bd70      	pop	{r4, r5, r6, pc}
 8006f2c:	466a      	mov	r2, sp
 8006f2e:	ab01      	add	r3, sp, #4
 8006f30:	f7ff ffc8 	bl	8006ec4 <__swhatbuf_r>
 8006f34:	9900      	ldr	r1, [sp, #0]
 8006f36:	4605      	mov	r5, r0
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f000 f891 	bl	8007060 <_malloc_r>
 8006f3e:	b948      	cbnz	r0, 8006f54 <__smakebuf_r+0x44>
 8006f40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f44:	059a      	lsls	r2, r3, #22
 8006f46:	d4ef      	bmi.n	8006f28 <__smakebuf_r+0x18>
 8006f48:	f023 0303 	bic.w	r3, r3, #3
 8006f4c:	f043 0302 	orr.w	r3, r3, #2
 8006f50:	81a3      	strh	r3, [r4, #12]
 8006f52:	e7e3      	b.n	8006f1c <__smakebuf_r+0xc>
 8006f54:	4b0d      	ldr	r3, [pc, #52]	; (8006f8c <__smakebuf_r+0x7c>)
 8006f56:	62b3      	str	r3, [r6, #40]	; 0x28
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	6020      	str	r0, [r4, #0]
 8006f5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f60:	81a3      	strh	r3, [r4, #12]
 8006f62:	9b00      	ldr	r3, [sp, #0]
 8006f64:	6120      	str	r0, [r4, #16]
 8006f66:	6163      	str	r3, [r4, #20]
 8006f68:	9b01      	ldr	r3, [sp, #4]
 8006f6a:	b15b      	cbz	r3, 8006f84 <__smakebuf_r+0x74>
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f72:	f000 f971 	bl	8007258 <_isatty_r>
 8006f76:	b128      	cbz	r0, 8006f84 <__smakebuf_r+0x74>
 8006f78:	89a3      	ldrh	r3, [r4, #12]
 8006f7a:	f023 0303 	bic.w	r3, r3, #3
 8006f7e:	f043 0301 	orr.w	r3, r3, #1
 8006f82:	81a3      	strh	r3, [r4, #12]
 8006f84:	89a0      	ldrh	r0, [r4, #12]
 8006f86:	4305      	orrs	r5, r0
 8006f88:	81a5      	strh	r5, [r4, #12]
 8006f8a:	e7cd      	b.n	8006f28 <__smakebuf_r+0x18>
 8006f8c:	08006d1d 	.word	0x08006d1d

08006f90 <_free_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4605      	mov	r5, r0
 8006f94:	2900      	cmp	r1, #0
 8006f96:	d040      	beq.n	800701a <_free_r+0x8a>
 8006f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f9c:	1f0c      	subs	r4, r1, #4
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bfb8      	it	lt
 8006fa2:	18e4      	addlt	r4, r4, r3
 8006fa4:	f000 f97a 	bl	800729c <__malloc_lock>
 8006fa8:	4a1c      	ldr	r2, [pc, #112]	; (800701c <_free_r+0x8c>)
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	b933      	cbnz	r3, 8006fbc <_free_r+0x2c>
 8006fae:	6063      	str	r3, [r4, #4]
 8006fb0:	6014      	str	r4, [r2, #0]
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fb8:	f000 b976 	b.w	80072a8 <__malloc_unlock>
 8006fbc:	42a3      	cmp	r3, r4
 8006fbe:	d908      	bls.n	8006fd2 <_free_r+0x42>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	1821      	adds	r1, r4, r0
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	bf01      	itttt	eq
 8006fc8:	6819      	ldreq	r1, [r3, #0]
 8006fca:	685b      	ldreq	r3, [r3, #4]
 8006fcc:	1809      	addeq	r1, r1, r0
 8006fce:	6021      	streq	r1, [r4, #0]
 8006fd0:	e7ed      	b.n	8006fae <_free_r+0x1e>
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	b10b      	cbz	r3, 8006fdc <_free_r+0x4c>
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	d9fa      	bls.n	8006fd2 <_free_r+0x42>
 8006fdc:	6811      	ldr	r1, [r2, #0]
 8006fde:	1850      	adds	r0, r2, r1
 8006fe0:	42a0      	cmp	r0, r4
 8006fe2:	d10b      	bne.n	8006ffc <_free_r+0x6c>
 8006fe4:	6820      	ldr	r0, [r4, #0]
 8006fe6:	4401      	add	r1, r0
 8006fe8:	1850      	adds	r0, r2, r1
 8006fea:	4283      	cmp	r3, r0
 8006fec:	6011      	str	r1, [r2, #0]
 8006fee:	d1e0      	bne.n	8006fb2 <_free_r+0x22>
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	4401      	add	r1, r0
 8006ff6:	6011      	str	r1, [r2, #0]
 8006ff8:	6053      	str	r3, [r2, #4]
 8006ffa:	e7da      	b.n	8006fb2 <_free_r+0x22>
 8006ffc:	d902      	bls.n	8007004 <_free_r+0x74>
 8006ffe:	230c      	movs	r3, #12
 8007000:	602b      	str	r3, [r5, #0]
 8007002:	e7d6      	b.n	8006fb2 <_free_r+0x22>
 8007004:	6820      	ldr	r0, [r4, #0]
 8007006:	1821      	adds	r1, r4, r0
 8007008:	428b      	cmp	r3, r1
 800700a:	bf01      	itttt	eq
 800700c:	6819      	ldreq	r1, [r3, #0]
 800700e:	685b      	ldreq	r3, [r3, #4]
 8007010:	1809      	addeq	r1, r1, r0
 8007012:	6021      	streq	r1, [r4, #0]
 8007014:	6063      	str	r3, [r4, #4]
 8007016:	6054      	str	r4, [r2, #4]
 8007018:	e7cb      	b.n	8006fb2 <_free_r+0x22>
 800701a:	bd38      	pop	{r3, r4, r5, pc}
 800701c:	20005a54 	.word	0x20005a54

08007020 <sbrk_aligned>:
 8007020:	b570      	push	{r4, r5, r6, lr}
 8007022:	4e0e      	ldr	r6, [pc, #56]	; (800705c <sbrk_aligned+0x3c>)
 8007024:	460c      	mov	r4, r1
 8007026:	6831      	ldr	r1, [r6, #0]
 8007028:	4605      	mov	r5, r0
 800702a:	b911      	cbnz	r1, 8007032 <sbrk_aligned+0x12>
 800702c:	f000 f88c 	bl	8007148 <_sbrk_r>
 8007030:	6030      	str	r0, [r6, #0]
 8007032:	4621      	mov	r1, r4
 8007034:	4628      	mov	r0, r5
 8007036:	f000 f887 	bl	8007148 <_sbrk_r>
 800703a:	1c43      	adds	r3, r0, #1
 800703c:	d00a      	beq.n	8007054 <sbrk_aligned+0x34>
 800703e:	1cc4      	adds	r4, r0, #3
 8007040:	f024 0403 	bic.w	r4, r4, #3
 8007044:	42a0      	cmp	r0, r4
 8007046:	d007      	beq.n	8007058 <sbrk_aligned+0x38>
 8007048:	1a21      	subs	r1, r4, r0
 800704a:	4628      	mov	r0, r5
 800704c:	f000 f87c 	bl	8007148 <_sbrk_r>
 8007050:	3001      	adds	r0, #1
 8007052:	d101      	bne.n	8007058 <sbrk_aligned+0x38>
 8007054:	f04f 34ff 	mov.w	r4, #4294967295
 8007058:	4620      	mov	r0, r4
 800705a:	bd70      	pop	{r4, r5, r6, pc}
 800705c:	20005a58 	.word	0x20005a58

08007060 <_malloc_r>:
 8007060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007064:	1ccd      	adds	r5, r1, #3
 8007066:	f025 0503 	bic.w	r5, r5, #3
 800706a:	3508      	adds	r5, #8
 800706c:	2d0c      	cmp	r5, #12
 800706e:	bf38      	it	cc
 8007070:	250c      	movcc	r5, #12
 8007072:	2d00      	cmp	r5, #0
 8007074:	4607      	mov	r7, r0
 8007076:	db01      	blt.n	800707c <_malloc_r+0x1c>
 8007078:	42a9      	cmp	r1, r5
 800707a:	d905      	bls.n	8007088 <_malloc_r+0x28>
 800707c:	230c      	movs	r3, #12
 800707e:	2600      	movs	r6, #0
 8007080:	603b      	str	r3, [r7, #0]
 8007082:	4630      	mov	r0, r6
 8007084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007088:	4e2e      	ldr	r6, [pc, #184]	; (8007144 <_malloc_r+0xe4>)
 800708a:	f000 f907 	bl	800729c <__malloc_lock>
 800708e:	6833      	ldr	r3, [r6, #0]
 8007090:	461c      	mov	r4, r3
 8007092:	bb34      	cbnz	r4, 80070e2 <_malloc_r+0x82>
 8007094:	4629      	mov	r1, r5
 8007096:	4638      	mov	r0, r7
 8007098:	f7ff ffc2 	bl	8007020 <sbrk_aligned>
 800709c:	1c43      	adds	r3, r0, #1
 800709e:	4604      	mov	r4, r0
 80070a0:	d14d      	bne.n	800713e <_malloc_r+0xde>
 80070a2:	6834      	ldr	r4, [r6, #0]
 80070a4:	4626      	mov	r6, r4
 80070a6:	2e00      	cmp	r6, #0
 80070a8:	d140      	bne.n	800712c <_malloc_r+0xcc>
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	4631      	mov	r1, r6
 80070ae:	4638      	mov	r0, r7
 80070b0:	eb04 0803 	add.w	r8, r4, r3
 80070b4:	f000 f848 	bl	8007148 <_sbrk_r>
 80070b8:	4580      	cmp	r8, r0
 80070ba:	d13a      	bne.n	8007132 <_malloc_r+0xd2>
 80070bc:	6821      	ldr	r1, [r4, #0]
 80070be:	3503      	adds	r5, #3
 80070c0:	1a6d      	subs	r5, r5, r1
 80070c2:	f025 0503 	bic.w	r5, r5, #3
 80070c6:	3508      	adds	r5, #8
 80070c8:	2d0c      	cmp	r5, #12
 80070ca:	bf38      	it	cc
 80070cc:	250c      	movcc	r5, #12
 80070ce:	4638      	mov	r0, r7
 80070d0:	4629      	mov	r1, r5
 80070d2:	f7ff ffa5 	bl	8007020 <sbrk_aligned>
 80070d6:	3001      	adds	r0, #1
 80070d8:	d02b      	beq.n	8007132 <_malloc_r+0xd2>
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	442b      	add	r3, r5
 80070de:	6023      	str	r3, [r4, #0]
 80070e0:	e00e      	b.n	8007100 <_malloc_r+0xa0>
 80070e2:	6822      	ldr	r2, [r4, #0]
 80070e4:	1b52      	subs	r2, r2, r5
 80070e6:	d41e      	bmi.n	8007126 <_malloc_r+0xc6>
 80070e8:	2a0b      	cmp	r2, #11
 80070ea:	d916      	bls.n	800711a <_malloc_r+0xba>
 80070ec:	1961      	adds	r1, r4, r5
 80070ee:	42a3      	cmp	r3, r4
 80070f0:	6025      	str	r5, [r4, #0]
 80070f2:	bf18      	it	ne
 80070f4:	6059      	strne	r1, [r3, #4]
 80070f6:	6863      	ldr	r3, [r4, #4]
 80070f8:	bf08      	it	eq
 80070fa:	6031      	streq	r1, [r6, #0]
 80070fc:	5162      	str	r2, [r4, r5]
 80070fe:	604b      	str	r3, [r1, #4]
 8007100:	4638      	mov	r0, r7
 8007102:	f104 060b 	add.w	r6, r4, #11
 8007106:	f000 f8cf 	bl	80072a8 <__malloc_unlock>
 800710a:	f026 0607 	bic.w	r6, r6, #7
 800710e:	1d23      	adds	r3, r4, #4
 8007110:	1af2      	subs	r2, r6, r3
 8007112:	d0b6      	beq.n	8007082 <_malloc_r+0x22>
 8007114:	1b9b      	subs	r3, r3, r6
 8007116:	50a3      	str	r3, [r4, r2]
 8007118:	e7b3      	b.n	8007082 <_malloc_r+0x22>
 800711a:	6862      	ldr	r2, [r4, #4]
 800711c:	42a3      	cmp	r3, r4
 800711e:	bf0c      	ite	eq
 8007120:	6032      	streq	r2, [r6, #0]
 8007122:	605a      	strne	r2, [r3, #4]
 8007124:	e7ec      	b.n	8007100 <_malloc_r+0xa0>
 8007126:	4623      	mov	r3, r4
 8007128:	6864      	ldr	r4, [r4, #4]
 800712a:	e7b2      	b.n	8007092 <_malloc_r+0x32>
 800712c:	4634      	mov	r4, r6
 800712e:	6876      	ldr	r6, [r6, #4]
 8007130:	e7b9      	b.n	80070a6 <_malloc_r+0x46>
 8007132:	230c      	movs	r3, #12
 8007134:	4638      	mov	r0, r7
 8007136:	603b      	str	r3, [r7, #0]
 8007138:	f000 f8b6 	bl	80072a8 <__malloc_unlock>
 800713c:	e7a1      	b.n	8007082 <_malloc_r+0x22>
 800713e:	6025      	str	r5, [r4, #0]
 8007140:	e7de      	b.n	8007100 <_malloc_r+0xa0>
 8007142:	bf00      	nop
 8007144:	20005a54 	.word	0x20005a54

08007148 <_sbrk_r>:
 8007148:	b538      	push	{r3, r4, r5, lr}
 800714a:	2300      	movs	r3, #0
 800714c:	4d05      	ldr	r5, [pc, #20]	; (8007164 <_sbrk_r+0x1c>)
 800714e:	4604      	mov	r4, r0
 8007150:	4608      	mov	r0, r1
 8007152:	602b      	str	r3, [r5, #0]
 8007154:	f7fa fdce 	bl	8001cf4 <_sbrk>
 8007158:	1c43      	adds	r3, r0, #1
 800715a:	d102      	bne.n	8007162 <_sbrk_r+0x1a>
 800715c:	682b      	ldr	r3, [r5, #0]
 800715e:	b103      	cbz	r3, 8007162 <_sbrk_r+0x1a>
 8007160:	6023      	str	r3, [r4, #0]
 8007162:	bd38      	pop	{r3, r4, r5, pc}
 8007164:	20005a5c 	.word	0x20005a5c

08007168 <__sread>:
 8007168:	b510      	push	{r4, lr}
 800716a:	460c      	mov	r4, r1
 800716c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007170:	f000 f8a0 	bl	80072b4 <_read_r>
 8007174:	2800      	cmp	r0, #0
 8007176:	bfab      	itete	ge
 8007178:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800717a:	89a3      	ldrhlt	r3, [r4, #12]
 800717c:	181b      	addge	r3, r3, r0
 800717e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007182:	bfac      	ite	ge
 8007184:	6563      	strge	r3, [r4, #84]	; 0x54
 8007186:	81a3      	strhlt	r3, [r4, #12]
 8007188:	bd10      	pop	{r4, pc}

0800718a <__swrite>:
 800718a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718e:	461f      	mov	r7, r3
 8007190:	898b      	ldrh	r3, [r1, #12]
 8007192:	4605      	mov	r5, r0
 8007194:	05db      	lsls	r3, r3, #23
 8007196:	460c      	mov	r4, r1
 8007198:	4616      	mov	r6, r2
 800719a:	d505      	bpl.n	80071a8 <__swrite+0x1e>
 800719c:	2302      	movs	r3, #2
 800719e:	2200      	movs	r2, #0
 80071a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a4:	f000 f868 	bl	8007278 <_lseek_r>
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	4632      	mov	r2, r6
 80071ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071b0:	81a3      	strh	r3, [r4, #12]
 80071b2:	4628      	mov	r0, r5
 80071b4:	463b      	mov	r3, r7
 80071b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071be:	f000 b817 	b.w	80071f0 <_write_r>

080071c2 <__sseek>:
 80071c2:	b510      	push	{r4, lr}
 80071c4:	460c      	mov	r4, r1
 80071c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ca:	f000 f855 	bl	8007278 <_lseek_r>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	bf15      	itete	ne
 80071d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80071d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071de:	81a3      	strheq	r3, [r4, #12]
 80071e0:	bf18      	it	ne
 80071e2:	81a3      	strhne	r3, [r4, #12]
 80071e4:	bd10      	pop	{r4, pc}

080071e6 <__sclose>:
 80071e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ea:	f000 b813 	b.w	8007214 <_close_r>
	...

080071f0 <_write_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	4604      	mov	r4, r0
 80071f4:	4608      	mov	r0, r1
 80071f6:	4611      	mov	r1, r2
 80071f8:	2200      	movs	r2, #0
 80071fa:	4d05      	ldr	r5, [pc, #20]	; (8007210 <_write_r+0x20>)
 80071fc:	602a      	str	r2, [r5, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	f7fa fd2b 	bl	8001c5a <_write>
 8007204:	1c43      	adds	r3, r0, #1
 8007206:	d102      	bne.n	800720e <_write_r+0x1e>
 8007208:	682b      	ldr	r3, [r5, #0]
 800720a:	b103      	cbz	r3, 800720e <_write_r+0x1e>
 800720c:	6023      	str	r3, [r4, #0]
 800720e:	bd38      	pop	{r3, r4, r5, pc}
 8007210:	20005a5c 	.word	0x20005a5c

08007214 <_close_r>:
 8007214:	b538      	push	{r3, r4, r5, lr}
 8007216:	2300      	movs	r3, #0
 8007218:	4d05      	ldr	r5, [pc, #20]	; (8007230 <_close_r+0x1c>)
 800721a:	4604      	mov	r4, r0
 800721c:	4608      	mov	r0, r1
 800721e:	602b      	str	r3, [r5, #0]
 8007220:	f7fa fd37 	bl	8001c92 <_close>
 8007224:	1c43      	adds	r3, r0, #1
 8007226:	d102      	bne.n	800722e <_close_r+0x1a>
 8007228:	682b      	ldr	r3, [r5, #0]
 800722a:	b103      	cbz	r3, 800722e <_close_r+0x1a>
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	bd38      	pop	{r3, r4, r5, pc}
 8007230:	20005a5c 	.word	0x20005a5c

08007234 <_fstat_r>:
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	2300      	movs	r3, #0
 8007238:	4d06      	ldr	r5, [pc, #24]	; (8007254 <_fstat_r+0x20>)
 800723a:	4604      	mov	r4, r0
 800723c:	4608      	mov	r0, r1
 800723e:	4611      	mov	r1, r2
 8007240:	602b      	str	r3, [r5, #0]
 8007242:	f7fa fd31 	bl	8001ca8 <_fstat>
 8007246:	1c43      	adds	r3, r0, #1
 8007248:	d102      	bne.n	8007250 <_fstat_r+0x1c>
 800724a:	682b      	ldr	r3, [r5, #0]
 800724c:	b103      	cbz	r3, 8007250 <_fstat_r+0x1c>
 800724e:	6023      	str	r3, [r4, #0]
 8007250:	bd38      	pop	{r3, r4, r5, pc}
 8007252:	bf00      	nop
 8007254:	20005a5c 	.word	0x20005a5c

08007258 <_isatty_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	2300      	movs	r3, #0
 800725c:	4d05      	ldr	r5, [pc, #20]	; (8007274 <_isatty_r+0x1c>)
 800725e:	4604      	mov	r4, r0
 8007260:	4608      	mov	r0, r1
 8007262:	602b      	str	r3, [r5, #0]
 8007264:	f7fa fd2f 	bl	8001cc6 <_isatty>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_isatty_r+0x1a>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_isatty_r+0x1a>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20005a5c 	.word	0x20005a5c

08007278 <_lseek_r>:
 8007278:	b538      	push	{r3, r4, r5, lr}
 800727a:	4604      	mov	r4, r0
 800727c:	4608      	mov	r0, r1
 800727e:	4611      	mov	r1, r2
 8007280:	2200      	movs	r2, #0
 8007282:	4d05      	ldr	r5, [pc, #20]	; (8007298 <_lseek_r+0x20>)
 8007284:	602a      	str	r2, [r5, #0]
 8007286:	461a      	mov	r2, r3
 8007288:	f7fa fd27 	bl	8001cda <_lseek>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	d102      	bne.n	8007296 <_lseek_r+0x1e>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	b103      	cbz	r3, 8007296 <_lseek_r+0x1e>
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	bd38      	pop	{r3, r4, r5, pc}
 8007298:	20005a5c 	.word	0x20005a5c

0800729c <__malloc_lock>:
 800729c:	4801      	ldr	r0, [pc, #4]	; (80072a4 <__malloc_lock+0x8>)
 800729e:	f7ff be0f 	b.w	8006ec0 <__retarget_lock_acquire_recursive>
 80072a2:	bf00      	nop
 80072a4:	20005a50 	.word	0x20005a50

080072a8 <__malloc_unlock>:
 80072a8:	4801      	ldr	r0, [pc, #4]	; (80072b0 <__malloc_unlock+0x8>)
 80072aa:	f7ff be0a 	b.w	8006ec2 <__retarget_lock_release_recursive>
 80072ae:	bf00      	nop
 80072b0:	20005a50 	.word	0x20005a50

080072b4 <_read_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	2200      	movs	r2, #0
 80072be:	4d05      	ldr	r5, [pc, #20]	; (80072d4 <_read_r+0x20>)
 80072c0:	602a      	str	r2, [r5, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	f7fa fcac 	bl	8001c20 <_read>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_read_r+0x1e>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_read_r+0x1e>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	20005a5c 	.word	0x20005a5c

080072d8 <_init>:
 80072d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072da:	bf00      	nop
 80072dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072de:	bc08      	pop	{r3}
 80072e0:	469e      	mov	lr, r3
 80072e2:	4770      	bx	lr

080072e4 <_fini>:
 80072e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e6:	bf00      	nop
 80072e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ea:	bc08      	pop	{r3}
 80072ec:	469e      	mov	lr, r3
 80072ee:	4770      	bx	lr
