#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5578171c9000 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale -9 -12;
v0x5578171f30a0_0 .var "clk", 0 0;
v0x5578171f3160_0 .net "read_data1", 31 0, v0x5578171f23d0_0;  1 drivers
v0x5578171f3200_0 .net "read_data2", 31 0, v0x5578171f2490_0;  1 drivers
v0x5578171f32a0_0 .var "read_reg1", 4 0;
v0x5578171f3370_0 .var "read_reg2", 4 0;
v0x5578171f3410_0 .var "reg_write", 0 0;
v0x5578171f34e0_0 .var "rst", 0 0;
v0x5578171f35b0_0 .var "write_data", 31 0;
v0x5578171f3680_0 .var "write_reg", 4 0;
S_0x5578171c5420 .scope module, "uut" "register_file" 2 12, 3 1 0, S_0x5578171c9000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "read_reg1"
    .port_info 4 /INPUT 5 "read_reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x55781719f190_0 .net "clk", 0 0, v0x5578171f30a0_0;  1 drivers
v0x5578171f22f0_0 .var/i "i", 31 0;
v0x5578171f23d0_0 .var "read_data1", 31 0;
v0x5578171f2490_0 .var "read_data2", 31 0;
v0x5578171f2570_0 .net "read_reg1", 4 0, v0x5578171f32a0_0;  1 drivers
v0x5578171f26a0_0 .net "read_reg2", 4 0, v0x5578171f3370_0;  1 drivers
v0x5578171f2780_0 .net "reg_write", 0 0, v0x5578171f3410_0;  1 drivers
v0x5578171f2840 .array "registers", 0 31, 31 0;
v0x5578171f2d00_0 .net "rst", 0 0, v0x5578171f34e0_0;  1 drivers
v0x5578171f2dc0_0 .net "write_data", 31 0, v0x5578171f35b0_0;  1 drivers
v0x5578171f2ea0_0 .net "write_reg", 4 0, v0x5578171f3680_0;  1 drivers
v0x5578171f2840_0 .array/port v0x5578171f2840, 0;
v0x5578171f2840_1 .array/port v0x5578171f2840, 1;
v0x5578171f2840_2 .array/port v0x5578171f2840, 2;
E_0x5578171dad30/0 .event edge, v0x5578171f2570_0, v0x5578171f2840_0, v0x5578171f2840_1, v0x5578171f2840_2;
v0x5578171f2840_3 .array/port v0x5578171f2840, 3;
v0x5578171f2840_4 .array/port v0x5578171f2840, 4;
v0x5578171f2840_5 .array/port v0x5578171f2840, 5;
v0x5578171f2840_6 .array/port v0x5578171f2840, 6;
E_0x5578171dad30/1 .event edge, v0x5578171f2840_3, v0x5578171f2840_4, v0x5578171f2840_5, v0x5578171f2840_6;
v0x5578171f2840_7 .array/port v0x5578171f2840, 7;
v0x5578171f2840_8 .array/port v0x5578171f2840, 8;
v0x5578171f2840_9 .array/port v0x5578171f2840, 9;
v0x5578171f2840_10 .array/port v0x5578171f2840, 10;
E_0x5578171dad30/2 .event edge, v0x5578171f2840_7, v0x5578171f2840_8, v0x5578171f2840_9, v0x5578171f2840_10;
v0x5578171f2840_11 .array/port v0x5578171f2840, 11;
v0x5578171f2840_12 .array/port v0x5578171f2840, 12;
v0x5578171f2840_13 .array/port v0x5578171f2840, 13;
v0x5578171f2840_14 .array/port v0x5578171f2840, 14;
E_0x5578171dad30/3 .event edge, v0x5578171f2840_11, v0x5578171f2840_12, v0x5578171f2840_13, v0x5578171f2840_14;
v0x5578171f2840_15 .array/port v0x5578171f2840, 15;
v0x5578171f2840_16 .array/port v0x5578171f2840, 16;
v0x5578171f2840_17 .array/port v0x5578171f2840, 17;
v0x5578171f2840_18 .array/port v0x5578171f2840, 18;
E_0x5578171dad30/4 .event edge, v0x5578171f2840_15, v0x5578171f2840_16, v0x5578171f2840_17, v0x5578171f2840_18;
v0x5578171f2840_19 .array/port v0x5578171f2840, 19;
v0x5578171f2840_20 .array/port v0x5578171f2840, 20;
v0x5578171f2840_21 .array/port v0x5578171f2840, 21;
v0x5578171f2840_22 .array/port v0x5578171f2840, 22;
E_0x5578171dad30/5 .event edge, v0x5578171f2840_19, v0x5578171f2840_20, v0x5578171f2840_21, v0x5578171f2840_22;
v0x5578171f2840_23 .array/port v0x5578171f2840, 23;
v0x5578171f2840_24 .array/port v0x5578171f2840, 24;
v0x5578171f2840_25 .array/port v0x5578171f2840, 25;
v0x5578171f2840_26 .array/port v0x5578171f2840, 26;
E_0x5578171dad30/6 .event edge, v0x5578171f2840_23, v0x5578171f2840_24, v0x5578171f2840_25, v0x5578171f2840_26;
v0x5578171f2840_27 .array/port v0x5578171f2840, 27;
v0x5578171f2840_28 .array/port v0x5578171f2840, 28;
v0x5578171f2840_29 .array/port v0x5578171f2840, 29;
v0x5578171f2840_30 .array/port v0x5578171f2840, 30;
E_0x5578171dad30/7 .event edge, v0x5578171f2840_27, v0x5578171f2840_28, v0x5578171f2840_29, v0x5578171f2840_30;
v0x5578171f2840_31 .array/port v0x5578171f2840, 31;
E_0x5578171dad30/8 .event edge, v0x5578171f2840_31, v0x5578171f26a0_0;
E_0x5578171dad30 .event/or E_0x5578171dad30/0, E_0x5578171dad30/1, E_0x5578171dad30/2, E_0x5578171dad30/3, E_0x5578171dad30/4, E_0x5578171dad30/5, E_0x5578171dad30/6, E_0x5578171dad30/7, E_0x5578171dad30/8;
E_0x5578171d9440 .event posedge, v0x5578171f2d00_0, v0x55781719f190_0;
    .scope S_0x5578171c5420;
T_0 ;
    %wait E_0x5578171d9440;
    %load/vec4 v0x5578171f2d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5578171f22f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5578171f22f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5578171f22f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578171f2840, 0, 4;
    %load/vec4 v0x5578171f22f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5578171f22f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5578171f2780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5578171f2dc0_0;
    %load/vec4 v0x5578171f2ea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578171f2840, 0, 4;
    %vpi_call 3 22 "$display", "Write Reg[%d] = %h", v0x5578171f2ea0_0, v0x5578171f2dc0_0 {0 0 0};
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5578171c5420;
T_1 ;
    %wait E_0x5578171dad30;
    %load/vec4 v0x5578171f2570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5578171f2840, 4;
    %store/vec4 v0x5578171f23d0_0, 0, 32;
    %load/vec4 v0x5578171f26a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5578171f2840, 4;
    %store/vec4 v0x5578171f2490_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5578171c9000;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5578171f30a0_0;
    %inv;
    %store/vec4 v0x5578171f30a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5578171c9000;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578171c9000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578171f30a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578171f34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578171f3410_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5578171f32a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5578171f3370_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5578171f3680_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5578171f35b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578171f34e0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5578171f3680_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x5578171f35b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578171f3410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578171f3410_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5578171f32a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Read Data1 (Reg 8) = %h", v0x5578171f3160_0 {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5578171f3680_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x5578171f35b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578171f3410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578171f3410_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5578171f32a0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5578171f3370_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "Read Data1 (Reg 8) = %h, Read Data2 (Reg 9) = %h", v0x5578171f3160_0, v0x5578171f3200_0 {0 0 0};
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
