Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Walshaw C.,,Mesh partitioning: A multilevel balancing and refinement algorithm,2000,SIAM Journal on Scientific Computing,133,10.1137/S1064827598337373,United Kingdom,Article,London,0,Journal,2-s2.0-0034456293
Gil C.,,Parallel VLSI test in a shared-memory multiprocessor,2000,Concurrency Practice and Experience,9,10.1002/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q,Spain,Article,Almeria,0,Journal,2-s2.0-0034172259
Chandy J.,,A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell Placement,1999,Journal of Parallel and Distributed Computing,6,10.1006/jpdc.1998.1523,United States,Article,Los Gatos,0,Journal,2-s2.0-0011775790
Karypis G.,,Multilevelk-way Partitioning Scheme for Irregular Graphs,1998,Journal of Parallel and Distributed Computing,994,10.1006/jpdc.1997.1404,United States,Article,Minneapolis,0,Journal,2-s2.0-0002806618
Gil C.,,Algebraic test-pattern generation based on the Reed-Muller spectrum,1998,IEE Proceedings: Computers and Digital Techniques,9,10.1049/ip-cdt:19982024,Spain,Article,Almeria,0,Journal,2-s2.0-0032119821
Gilbert J.,,Geometric mesh partitioning: implementation and experiments,1995,IEEE Symposium on Parallel and Distributed Processing - Proceedings,46,,United States,Conference Paper,Palo Alto,0,Conference Proceeding,2-s2.0-0029229115
Alpert C.,,Recent directions in netlist partitioning: a survey,1995,"Integration, the VLSI Journal",402,10.1016/0167-9260(95)00008-4,United States,Review,Los Angeles,0,Journal,2-s2.0-0029354779
Andreatta A.,,A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits,1994,Annals of Operations Research,11,10.1007/BF02085633,Brazil,Article,Rio de Janeiro,0,Journal,2-s2.0-21844506899
Kumar V.,,Scalable load balancing techniques for parallel computers,1994,Journal of Parallel and Distributed Computing,110,10.1006/jpdc.1994.1070,United States,Article,Minneapolis,0,Journal,2-s2.0-0002088086
Sanchis L.,,Multiple-Way Network Partitioning with Different Cost Functions,1993,IEEE Transactions on Computers,34,10.1109/12.260640,United States,Article,Hamilton,0,Journal,2-s2.0-0027845321
Cong J.,,Parallel bottom-up clustering algorithm with applications to circuit partitioning in VLSI design,1993,Proceedings - Design Automation Conference,79,,United States,Conference Paper,Los Angeles,0,Conference Proceeding,2-s2.0-0027150132
Klenke R.H.,,Parallel-Processing Techniques for Automatic Test Pattern Generation,1992,Computer,31,10.1109/2.108056,United States,Article,Charlottesville,0,Trade Journal,2-s2.0-0026720766
Hadley S.,,An Efficient Eigenvector Approach for Finding Netlist Partitions,1992,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,38,10.1109/43.144852,Netherlands,Article,Amsterdam,0,Journal,2-s2.0-0026896810
Johnson D.S.,,Optimization by simulated annealing. An experimental evaluation. Part I. Graph partitioning,Nov-Dec,Operations Research,834,10.1287/opre.37.6.865,United States,Article,Murray,0,Journal,2-s2.0-0024770085
Shperling I.,,CIRCUIT SEGMENTATION FOR PSEUDO-EXHAUSTIVE TESTING VIA SIMULATED ANNEALING.,1987,Digest of Papers - International Test Conference,20,,United States,Conference Paper,Palo Alto,0,Conference Proceeding,2-s2.0-0023533791
Fiduccia C.,,A linear-time heuristic for improving network partitions,1982,Proceedings - Design Automation Conference,1322,10.1109/DAC.1982.1585498,United States,Conference Paper,Niskayuna,0,Conference Proceeding,2-s2.0-85046457769
Kernighan B.,,An Efficient Heuristic Procedure for Partitioning Graphs,1970,Bell System Technical Journal,3149,10.1002/j.1538-7305.1970.tb01770.x,,Article,,0,Journal,2-s2.0-84990479742
