

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Sat May 13 19:59:20 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  279299|  279299|  279299|  279299|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     128|     128|         1|          1|          1|   128|    yes   |
        |- Loop 2     |  279168|  279168|      2181|          -|          -|   128|    no    |
        | + Loop 2.1  |    2048|    2048|         2|          1|          1|  2048|    yes   |
        | + Loop 2.2  |     128|     128|         2|          1|          1|   128|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     181|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     191|
|Register         |        -|      -|      82|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      82|     372|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_0_V_U  |StreamingMaxPool_JfO  |        1|  0|   0|   128|    8|     1|         1024|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|   128|    8|     1|         1024|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ch_1_fu_167_p2                    |     +    |      0|  0|  15|           8|           1|
    |ch_2_fu_239_p2                    |     +    |      0|  0|  15|           8|           1|
    |ch_3_fu_221_p2                    |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next_fu_196_p2     |     +    |      0|  0|  19|          12|           1|
    |xp_1_fu_184_p2                    |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_190_p2        |   icmp   |      0|  0|  13|          12|          13|
    |tmp_23_fu_178_p2                  |   icmp   |      0|  0|  13|           8|           9|
    |tmp_25_fu_233_p2                  |   icmp   |      0|  0|  13|           8|           9|
    |tmp_288_fu_202_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_30_fu_227_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_fu_161_p2                     |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ch4_mid2_fu_208_p3                |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 181|         108|          74|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |buf_0_V_address0         |  21|          4|    7|         28|
    |buf_0_V_address1         |  15|          3|    7|         21|
    |ch4_reg_139              |   9|          2|    8|         16|
    |ch6_reg_150              |   9|          2|    8|         16|
    |ch_reg_106               |   9|          2|    8|         16|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_128   |   9|          2|   12|         24|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xp_reg_117               |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|   65|        160|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |buf_0_V_addr_1_reg_299    |   7|   0|    7|          0|
    |buf_0_V_addr_2_reg_276    |   7|   0|    7|          0|
    |ch4_reg_139               |   8|   0|    8|          0|
    |ch6_reg_150               |   8|   0|    8|          0|
    |ch_reg_106                |   8|   0|    8|          0|
    |exitcond_flatten_reg_267  |   1|   0|    1|          0|
    |indvar_flatten_reg_128    |  12|   0|   12|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_25_reg_290            |   1|   0|    1|          0|
    |xp_1_reg_262              |   8|   0|    8|          0|
    |xp_reg_117                |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|   0|   82|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	2  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_23)
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (tmp_25)
	9  / (!tmp_25)
9 --> 
	8  / true
10 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%buf_0_V = alloca [128 x i8], align 1" [S2/conv1d.h:1779]   --->   Operation 13 'alloca' 'buf_0_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "br label %1" [S2/conv1d.h:1782]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ch = phi i8 [ 0, %0 ], [ %ch_1, %2 ]"   --->   Operation 15 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.28ns)   --->   "%tmp = icmp eq i8 %ch, -128" [S2/conv1d.h:1782]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.69ns)   --->   "%ch_1 = add i8 %ch, 1" [S2/conv1d.h:1782]   --->   Operation 18 'add' 'ch_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader104.preheader, label %2" [S2/conv1d.h:1782]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str59)" [S2/conv1d.h:1782]   --->   Operation 20 'specregionbegin' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:1783]   --->   Operation 21 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %ch to i64" [S2/conv1d.h:1786]   --->   Operation 22 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [128 x i8]* %buf_0_V, i64 0, i64 %tmp_s" [S2/conv1d.h:1786]   --->   Operation 23 'getelementptr' 'buf_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.77ns)   --->   "store i8 0, i8* %buf_0_V_addr, align 1" [S2/conv1d.h:1786]   --->   Operation 24 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str59, i32 %tmp_22)" [S2/conv1d.h:1788]   --->   Operation 25 'specregionend' 'empty_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [S2/conv1d.h:1782]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 27 [1/1] (1.30ns)   --->   "br label %.preheader104" [S2/conv1d.h:1793]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.30>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%xp = phi i8 [ %xp_1, %.preheader104.loopexit ], [ 0, %.preheader104.preheader ]"   --->   Operation 28 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.28ns)   --->   "%tmp_23 = icmp eq i8 %xp, -128" [S2/conv1d.h:1793]   --->   Operation 29 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 30 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.69ns)   --->   "%xp_1 = add i8 %xp, 1" [S2/conv1d.h:1793]   --->   Operation 31 'add' 'xp_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %5, label %.preheader103.preheader" [S2/conv1d.h:1793]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.30ns)   --->   "br label %.preheader103"   --->   Operation 33 'br' <Predicate = (!tmp_23)> <Delay = 1.30>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:1840]   --->   Operation 34 'ret' <Predicate = (tmp_23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ %indvar_flatten_next, %._crit_edge ], [ 0, %.preheader103.preheader ]"   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ch4 = phi i8 [ %ch_3, %._crit_edge ], [ 0, %.preheader103.preheader ]"   --->   Operation 36 'phi' 'ch4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, -2048"   --->   Operation 37 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.71ns)   --->   "%indvar_flatten_next = add i12 %indvar_flatten, 1"   --->   Operation 38 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.loopexit"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.28ns)   --->   "%tmp_288 = icmp eq i8 %ch4, -128" [S2/conv1d.h:1797]   --->   Operation 40 'icmp' 'tmp_288' <Predicate = (!exitcond_flatten)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.44ns)   --->   "%ch4_mid2 = select i1 %tmp_288, i8 0, i8 %ch4" [S2/conv1d.h:1797]   --->   Operation 41 'select' 'ch4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_28 = zext i8 %ch4_mid2 to i64" [S2/conv1d.h:1807]   --->   Operation 42 'zext' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [128 x i8]* %buf_0_V, i64 0, i64 %tmp_28" [S2/conv1d.h:1807]   --->   Operation 43 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_2, align 1" [S2/conv1d.h:1807]   --->   Operation 44 'load' 'buf_0_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 45 [1/1] (1.69ns)   --->   "%ch_3 = add i8 %ch4_mid2, 1" [S2/conv1d.h:1797]   --->   Operation 45 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.17>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str61)" [S2/conv1d.h:1797]   --->   Operation 46 'specregionbegin' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:1798]   --->   Operation 47 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.40ns)   --->   "%tmp_V_66 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:1799]   --->   Operation 48 'read' 'tmp_V_66' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 49 [1/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_2, align 1" [S2/conv1d.h:1807]   --->   Operation 49 'load' 'buf_0_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 50 [1/1] (1.28ns)   --->   "%tmp_30 = icmp ugt i8 %tmp_V_66, %buf_0_V_load" [S2/conv1d.h:1810]   --->   Operation 50 'icmp' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %3, label %._crit_edge" [S2/conv1d.h:1810]   --->   Operation 51 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %tmp_V_66, i8* %buf_0_V_addr_2, align 1" [S2/conv1d.h:1811]   --->   Operation 52 'store' <Predicate = (tmp_30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:1813]   --->   Operation 53 'br' <Predicate = (tmp_30)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str61, i32 %tmp_26)" [S2/conv1d.h:1815]   --->   Operation 54 'specregionend' 'empty_122' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader103" [S2/conv1d.h:1797]   --->   Operation 55 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.30>
ST_7 : Operation 56 [1/1] (1.30ns)   --->   "br label %.preheader" [S2/conv1d.h:1818]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.30>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ch6 = phi i8 [ %ch_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'ch6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.28ns)   --->   "%tmp_25 = icmp eq i8 %ch6, -128" [S2/conv1d.h:1818]   --->   Operation 58 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 59 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.69ns)   --->   "%ch_2 = add i8 %ch6, 1" [S2/conv1d.h:1818]   --->   Operation 60 'add' 'ch_2' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %.preheader104.loopexit, label %4" [S2/conv1d.h:1818]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %ch6 to i64" [S2/conv1d.h:1824]   --->   Operation 62 'zext' 'tmp_29' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [128 x i8]* %buf_0_V, i64 0, i64 %tmp_29" [S2/conv1d.h:1824]   --->   Operation 63 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (2.77ns)   --->   "%tmp_V = load i8* %buf_0_V_addr_1, align 1" [S2/conv1d.h:1824]   --->   Operation 64 'load' 'tmp_V' <Predicate = (!tmp_25)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 9 <SV = 7> <Delay = 6.17>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str63)" [S2/conv1d.h:1818]   --->   Operation 65 'specregionbegin' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:1819]   --->   Operation 66 'specpipeline' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 67 [1/2] (2.77ns)   --->   "%tmp_V = load i8* %buf_0_V_addr_1, align 1" [S2/conv1d.h:1824]   --->   Operation 67 'load' 'tmp_V' <Predicate = (!tmp_25)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 68 [1/1] (2.77ns)   --->   "store i8 0, i8* %buf_0_V_addr_1, align 1" [S2/conv1d.h:1829]   --->   Operation 68 'store' <Predicate = (!tmp_25)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 69 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [S2/conv1d.h:1831]   --->   Operation 69 'write' <Predicate = (!tmp_25)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str63, i32 %tmp_27)" [S2/conv1d.h:1832]   --->   Operation 70 'specregionend' 'empty_124' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [S2/conv1d.h:1818]   --->   Operation 71 'br' <Predicate = (!tmp_25)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader104"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (specinterface    ) [ 00000000000]
StgValue_12         (specinterface    ) [ 00000000000]
buf_0_V             (alloca           ) [ 00111111111]
StgValue_14         (br               ) [ 01100000000]
ch                  (phi              ) [ 00100000000]
tmp                 (icmp             ) [ 00100000000]
empty               (speclooptripcount) [ 00000000000]
ch_1                (add              ) [ 01100000000]
StgValue_19         (br               ) [ 00000000000]
tmp_22              (specregionbegin  ) [ 00000000000]
StgValue_21         (specpipeline     ) [ 00000000000]
tmp_s               (zext             ) [ 00000000000]
buf_0_V_addr        (getelementptr    ) [ 00000000000]
StgValue_24         (store            ) [ 00000000000]
empty_120           (specregionend    ) [ 00000000000]
StgValue_26         (br               ) [ 01100000000]
StgValue_27         (br               ) [ 00011111111]
xp                  (phi              ) [ 00001000000]
tmp_23              (icmp             ) [ 00001111111]
empty_121           (speclooptripcount) [ 00000000000]
xp_1                (add              ) [ 00011111111]
StgValue_32         (br               ) [ 00000000000]
StgValue_33         (br               ) [ 00001111111]
StgValue_34         (ret              ) [ 00000000000]
indvar_flatten      (phi              ) [ 00000100000]
ch4                 (phi              ) [ 00000100000]
exitcond_flatten    (icmp             ) [ 00001111111]
indvar_flatten_next (add              ) [ 00001111111]
StgValue_39         (br               ) [ 00000000000]
tmp_288             (icmp             ) [ 00000000000]
ch4_mid2            (select           ) [ 00000000000]
tmp_28              (zext             ) [ 00000000000]
buf_0_V_addr_2      (getelementptr    ) [ 00000110000]
ch_3                (add              ) [ 00001111111]
tmp_26              (specregionbegin  ) [ 00000000000]
StgValue_47         (specpipeline     ) [ 00000000000]
tmp_V_66            (read             ) [ 00000000000]
buf_0_V_load        (load             ) [ 00000000000]
tmp_30              (icmp             ) [ 00001111111]
StgValue_51         (br               ) [ 00000000000]
StgValue_52         (store            ) [ 00000000000]
StgValue_53         (br               ) [ 00000000000]
empty_122           (specregionend    ) [ 00000000000]
StgValue_55         (br               ) [ 00001111111]
StgValue_56         (br               ) [ 00001111111]
ch6                 (phi              ) [ 00000000100]
tmp_25              (icmp             ) [ 00001111111]
empty_123           (speclooptripcount) [ 00000000000]
ch_2                (add              ) [ 00001111111]
StgValue_61         (br               ) [ 00000000000]
tmp_29              (zext             ) [ 00000000000]
buf_0_V_addr_1      (getelementptr    ) [ 00000000110]
tmp_27              (specregionbegin  ) [ 00000000000]
StgValue_66         (specpipeline     ) [ 00000000000]
tmp_V               (load             ) [ 00000000000]
StgValue_68         (store            ) [ 00000000000]
StgValue_69         (write            ) [ 00000000000]
empty_124           (specregionend    ) [ 00000000000]
StgValue_71         (br               ) [ 00001111111]
StgValue_72         (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="buf_0_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_V_66_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_66/6 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_69_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="buf_0_V_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="7" slack="0"/>
<pin id="94" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
<pin id="96" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_24/2 buf_0_V_load/5 StgValue_52/6 tmp_V/8 StgValue_68/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_0_V_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_0_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="106" class="1005" name="ch_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="ch_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="xp_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="xp_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvar_flatten_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="1"/>
<pin id="130" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="ch4_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ch4 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="ch4_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch4/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="ch6_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ch6 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="ch6_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch6/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="ch_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_23_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xp_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_flatten_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_next_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_288_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_288/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ch4_mid2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch4_mid2/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_28_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ch_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_3/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_30_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_25_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="ch_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_2/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_29_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="253" class="1005" name="ch_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_23_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="262" class="1005" name="xp_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="xp_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="exitcond_flatten_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="271" class="1005" name="indvar_flatten_next_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="276" class="1005" name="buf_0_V_addr_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="ch_3_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ch_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_25_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="294" class="1005" name="ch_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ch_2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="buf_0_V_addr_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="1"/>
<pin id="301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="50" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="97"><net_src comp="60" pin="2"/><net_sink comp="79" pin=4"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="79" pin="7"/><net_sink comp="66" pin=2"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="110" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="110" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="110" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="182"><net_src comp="121" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="121" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="132" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="132" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="143" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="143" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="225"><net_src comp="208" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="60" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="79" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="154" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="154" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="154" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="256"><net_src comp="167" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="261"><net_src comp="178" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="184" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="270"><net_src comp="190" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="196" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="279"><net_src comp="86" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="285"><net_src comp="221" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="293"><net_src comp="233" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="239" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="302"><net_src comp="98" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {9 }
 - Input state : 
	Port: StreamingMaxPool_Pre : in_V_V | {6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ch_1 : 1
		StgValue_19 : 2
		tmp_s : 1
		buf_0_V_addr : 2
		StgValue_24 : 3
		empty_120 : 1
	State 3
	State 4
		tmp_23 : 1
		xp_1 : 1
		StgValue_32 : 2
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_39 : 2
		tmp_288 : 1
		ch4_mid2 : 2
		tmp_28 : 3
		buf_0_V_addr_2 : 4
		buf_0_V_load : 5
		ch_3 : 3
	State 6
		tmp_30 : 1
		StgValue_51 : 2
		empty_122 : 1
	State 7
	State 8
		tmp_25 : 1
		ch_2 : 1
		StgValue_61 : 2
		tmp_29 : 1
		buf_0_V_addr_1 : 2
		tmp_V : 3
	State 9
		StgValue_69 : 1
		empty_124 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         ch_1_fu_167        |    0    |    15   |
|          |         xp_1_fu_184        |    0    |    15   |
|    add   | indvar_flatten_next_fu_196 |    0    |    19   |
|          |         ch_3_fu_221        |    0    |    15   |
|          |         ch_2_fu_239        |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_161         |    0    |    11   |
|          |        tmp_23_fu_178       |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_190  |    0    |    13   |
|          |       tmp_288_fu_202       |    0    |    11   |
|          |        tmp_30_fu_227       |    0    |    11   |
|          |        tmp_25_fu_233       |    0    |    11   |
|----------|----------------------------|---------|---------|
|  select  |       ch4_mid2_fu_208      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   |     tmp_V_66_read_fu_60    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_69_write_fu_66  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_173        |    0    |    0    |
|   zext   |        tmp_28_fu_216       |    0    |    0    |
|          |        tmp_29_fu_245       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   155   |
|----------|----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   buf_0_V_addr_1_reg_299  |    7   |
|   buf_0_V_addr_2_reg_276  |    7   |
|        ch4_reg_139        |    8   |
|        ch6_reg_150        |    8   |
|        ch_1_reg_253       |    8   |
|        ch_2_reg_294       |    8   |
|        ch_3_reg_282       |    8   |
|         ch_reg_106        |    8   |
|  exitcond_flatten_reg_267 |    1   |
|indvar_flatten_next_reg_271|   12   |
|   indvar_flatten_reg_128  |   12   |
|       tmp_23_reg_258      |    1   |
|       tmp_25_reg_290      |    1   |
|        xp_1_reg_262       |    8   |
|         xp_reg_117        |    8   |
+---------------------------+--------+
|           Total           |   105  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_79 |  p2  |   3  |   0  |    0   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   || 2.89375 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   155  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   105  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   105  |   191  |
+-----------+--------+--------+--------+--------+
