#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 12 04:12:50 2016
# Process ID: 7020
# Log file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/design_1_wrapper.vdi
# Journal file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.762 ; gain = 495.562 ; free physical = 1881 ; free virtual = 12025
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[0]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[1]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[2]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[3]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:355]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:355]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[4]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[5]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:357]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:357]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[6]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:358]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:358]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[0]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[1]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[2]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[3]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[4]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[5]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[6]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:407]
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1823.836 ; gain = 902.629 ; free physical = 1833 ; free virtual = 11970
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1834.848 ; gain = 3.012 ; free physical = 1832 ; free virtual = 11969
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 162 load pin(s).
INFO: [Opt 31-194] Inserted BUFG pixel_clk_out_BUFG_inst to drive 365 load(s) on clock net pixel_clk_out
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1802d54c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.848 ; gain = 0.000 ; free physical = 1817 ; free virtual = 11958

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 173 cells.
Phase 2 Constant Propagation | Checksum: 142b4a0cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.848 ; gain = 0.000 ; free physical = 1815 ; free virtual = 11956

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1535 unconnected nets.
INFO: [Opt 31-11] Eliminated 739 unconnected cells.
Phase 3 Sweep | Checksum: 1da88bfe9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.848 ; gain = 0.000 ; free physical = 1816 ; free virtual = 11956

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1834.848 ; gain = 0.000 ; free physical = 1816 ; free virtual = 11956
Ending Logic Optimization Task | Checksum: 1da88bfe9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.848 ; gain = 0.000 ; free physical = 1816 ; free virtual = 11956
Implement Debug Cores | Checksum: 18da294e6
Logic Optimization | Checksum: 18da294e6

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 144
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 21524ff2f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1972.980 ; gain = 0.000 ; free physical = 1672 ; free virtual = 11811
Ending Power Optimization Task | Checksum: 21524ff2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1972.980 ; gain = 138.133 ; free physical = 1672 ; free virtual = 11811
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 14 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1972.980 ; gain = 149.145 ; free physical = 1672 ; free virtual = 11811
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2004.996 ; gain = 0.000 ; free physical = 1669 ; free virtual = 11811
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.000 ; gain = 32.020 ; free physical = 1665 ; free virtual = 11811
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1876a7e5e

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1664 ; free virtual = 11808

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1664 ; free virtual = 11808
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1664 ; free virtual = 11808

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a9eba2aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1664 ; free virtual = 11808
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a9eba2aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1663 ; free virtual = 11807

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a9eba2aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1663 ; free virtual = 11807

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 818b30b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1663 ; free virtual = 11807
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b371d41e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1663 ; free virtual = 11807

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 21527b564

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.004 ; gain = 0.000 ; free physical = 1609 ; free virtual = 11753
Phase 2.2.1 Place Init Design | Checksum: 1993ef681

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2043.043 ; gain = 38.039 ; free physical = 1571 ; free virtual = 11715
Phase 2.2 Build Placer Netlist Model | Checksum: 1993ef681

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2043.043 ; gain = 38.039 ; free physical = 1571 ; free virtual = 11715

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1993ef681

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.043 ; gain = 38.039 ; free physical = 1571 ; free virtual = 11715
Phase 2.3 Constrain Clocks/Macros | Checksum: 1993ef681

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.043 ; gain = 38.039 ; free physical = 1571 ; free virtual = 11715
Phase 2 Placer Initialization | Checksum: 1993ef681

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.043 ; gain = 38.039 ; free physical = 1571 ; free virtual = 11715

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15d0a2a5b

Time (s): cpu = 00:03:23 ; elapsed = 00:01:34 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11620

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15d0a2a5b

Time (s): cpu = 00:03:24 ; elapsed = 00:01:35 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11620

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 14008b711

Time (s): cpu = 00:03:58 ; elapsed = 00:01:48 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11620

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 19c5ded86

Time (s): cpu = 00:04:00 ; elapsed = 00:01:49 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11620

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 19c5ded86

Time (s): cpu = 00:04:00 ; elapsed = 00:01:49 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11620

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 13428dd0e

Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11619

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1c5298d6a

Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1475 ; free virtual = 11619

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:24 ; elapsed = 00:02:03 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:24 ; elapsed = 00:02:03 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:25 ; elapsed = 00:02:03 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:25 ; elapsed = 00:02:03 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619
Phase 4.6 Small Shape Detail Placement | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:26 ; elapsed = 00:02:04 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:27 ; elapsed = 00:02:06 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619
Phase 4 Detail Placement | Checksum: 1f3aaf3cb

Time (s): cpu = 00:04:28 ; elapsed = 00:02:06 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a35d5bb8

Time (s): cpu = 00:04:29 ; elapsed = 00:02:06 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1a35d5bb8

Time (s): cpu = 00:04:29 ; elapsed = 00:02:06 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1474 ; free virtual = 11619

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.648. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Phase 5.2.2 Post Placement Optimization | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Phase 5.2 Post Commit Optimization | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 255672bb6

Time (s): cpu = 00:05:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 255672bb6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:25 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 255672bb6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Phase 5.5 Placer Reporting | Checksum: 255672bb6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2340320f6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2340320f6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Ending Placer Task | Checksum: 1b18a8d4e

Time (s): cpu = 00:05:02 ; elapsed = 00:02:26 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 24 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:06 ; elapsed = 00:02:32 . Memory (MB): peak = 2156.645 ; gain = 151.641 ; free physical = 1473 ; free virtual = 11618
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1416 ; free virtual = 11618
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1463 ; free virtual = 11618
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1462 ; free virtual = 11617
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1462 ; free virtual = 11617
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1461 ; free virtual = 11616
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1323db6a3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1454 ; free virtual = 11617

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1323db6a3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1454 ; free virtual = 11617

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1323db6a3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2156.645 ; gain = 0.000 ; free physical = 1450 ; free virtual = 11613
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20bd0b7f4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2175.680 ; gain = 19.035 ; free physical = 1410 ; free virtual = 11569
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.524 | TNS=-665.667| WHS=-0.350 | THS=-139.878|

Phase 2 Router Initialization | Checksum: 15d1491c5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2175.680 ; gain = 19.035 ; free physical = 1413 ; free virtual = 11568

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 1a3cf1361

Time (s): cpu = 00:03:11 ; elapsed = 00:01:22 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1344 ; free virtual = 11499
Phase 3 Initial Routing | Checksum: 11bb0a1ec

Time (s): cpu = 00:03:19 ; elapsed = 00:01:25 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1344 ; free virtual = 11499

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: e4c2da54

Time (s): cpu = 00:03:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1344 ; free virtual = 11499

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 50283
 Number of Nodes with overlaps = 9942
 Number of Nodes with overlaps = 1513
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a9ab8226

Time (s): cpu = 00:20:38 ; elapsed = 00:07:22 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1307 ; free virtual = 11526
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.039 | TNS=-733.099| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: 23247f1a1

Time (s): cpu = 00:20:41 ; elapsed = 00:07:24 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1305 ; free virtual = 11524
Phase 4.2.2 GlobIterForTiming | Checksum: 207a50023

Time (s): cpu = 00:20:42 ; elapsed = 00:07:25 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1305 ; free virtual = 11524
Phase 4.2 Global Iteration 1 | Checksum: 207a50023

Time (s): cpu = 00:20:42 ; elapsed = 00:07:25 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1305 ; free virtual = 11524

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3339
 Number of Nodes with overlaps = 1177
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1a5e8a363

Time (s): cpu = 00:23:01 ; elapsed = 00:08:09 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1370 ; free virtual = 11526
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.140 | TNS=-744.573| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c3fdb315

Time (s): cpu = 00:23:02 ; elapsed = 00:08:10 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1370 ; free virtual = 11526
Phase 4 Rip-up And Reroute | Checksum: 1c3fdb315

Time (s): cpu = 00:23:02 ; elapsed = 00:08:10 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1370 ; free virtual = 11526

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a88154b6

Time (s): cpu = 00:23:11 ; elapsed = 00:08:13 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.039 | TNS=-733.099| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 109190e36

Time (s): cpu = 00:23:13 ; elapsed = 00:08:13 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 109190e36

Time (s): cpu = 00:23:13 ; elapsed = 00:08:14 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526
Phase 5 Delay and Skew Optimization | Checksum: 109190e36

Time (s): cpu = 00:23:13 ; elapsed = 00:08:14 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 176bde6a1

Time (s): cpu = 00:23:19 ; elapsed = 00:08:16 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.030 | TNS=-732.458| WHS=0.052  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 172fcdc7f

Time (s): cpu = 00:23:19 ; elapsed = 00:08:16 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 39.1257 %
  Global Horizontal Routing Utilization  = 40.5083 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 87.5282%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X56Y104 -> INT_R_X63Y111
   INT_L_X40Y96 -> INT_R_X47Y103
   INT_L_X56Y96 -> INT_R_X63Y103
South Dir 16x16 Area, Max Cong = 89.8226%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y72 -> INT_R_X63Y87
East Dir 8x8 Area, Max Cong = 88.8787%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X124Y109 -> INT_R_X55Y111
   INT_L_X48Y96 -> INT_R_X55Y103
   INT_L_X56Y96 -> INT_R_X63Y103
   INT_L_X40Y88 -> INT_R_X47Y95
   INT_L_X48Y88 -> INT_R_X55Y95
West Dir 16x16 Area, Max Cong = 86.7705%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y72 -> INT_R_X31Y87
   INT_L_X32Y72 -> INT_R_X47Y87
   INT_L_X16Y56 -> INT_R_X31Y71
Phase 7 Route finalize | Checksum: 1ab6b9c10

Time (s): cpu = 00:23:20 ; elapsed = 00:08:16 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab6b9c10

Time (s): cpu = 00:23:20 ; elapsed = 00:08:17 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a234fc74

Time (s): cpu = 00:23:24 ; elapsed = 00:08:21 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.030 | TNS=-732.458| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2a234fc74

Time (s): cpu = 00:23:24 ; elapsed = 00:08:21 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:24 ; elapsed = 00:08:21 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 25 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:29 ; elapsed = 00:08:24 . Memory (MB): peak = 2237.699 ; gain = 81.055 ; free physical = 1369 ; free virtual = 11526
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.707 ; gain = 0.000 ; free physical = 1293 ; free virtual = 11528
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.711 ; gain = 16.012 ; free physical = 1355 ; free virtual = 11528
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2253.711 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11523
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.711 ; gain = 0.000 ; free physical = 1348 ; free virtual = 11523
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2261.715 ; gain = 8.004 ; free physical = 1320 ; free virtual = 11494
INFO: [Common 17-206] Exiting Vivado at Thu May 12 04:25:29 2016...
