{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@338:389@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 1'b0;\n      up_rdata <= 1'b0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00: up_rdata <= PCORE_VERSION;\n          8'h01: up_rdata <= PCORE_ID;\n          8'h02: up_rdata <= up_scratch;\n          8'h10: up_rdata <= {31'h0, up_resetn};\n          8'h11: up_rdata <= {29'h0, up_tdd_counter_reset, up_tdd_start, up_tdd_enable};\n          8'h12: up_rdata <= {10'h0, up_tdd_burst_count, 12'h0, up_tdd_continuous_rx, up_tdd_continuous_tx, up_tdd_burst_en, up_tdd_secondary};\n          8'h13: up_rdata <= {10'h0, up_tdd_counter_init};\n          8'h14: up_rdata <= {10'h0, up_tdd_frame_length};\n          8'h1A: up_rdata <= {24'h0, up_tdd_status_s};\n          8'h20: up_rdata <= {10'h0, up_tdd_vco_rx_on_1};\n          8'h21: up_rdata <= {10'h0, up_tdd_vco_rx_off_1};\n          8'h22: up_rdata <= {10'h0, up_tdd_vco_tx_on_1};\n          8'h23: up_rdata <= {10'h0, up_tdd_vco_tx_off_1};\n          8'h24: up_rdata <= {10'h0, up_tdd_rx_on_1};\n          8'h25: up_rdata <= {10'h0, up_tdd_rx_off_1};\n          8'h26: up_rdata <= {10'h0, up_tdd_tx_on_1};\n          8'h27: up_rdata <= {10'h0, up_tdd_tx_off_1};\n          8'h28: up_rdata <= {10'h0, up_tdd_tx_dp_on_1};\n          8'h29: up_rdata <= {10'h0, up_tdd_tx_dp_off_1};\n          8'h30: up_rdata <= {10'h0, up_tdd_vco_rx_on_2};\n          8'h31: up_rdata <= {10'h0, up_tdd_vco_rx_off_2};\n          8'h32: up_rdata <= {10'h0, up_tdd_vco_tx_on_2};\n          8'h33: up_rdata <= {10'h0, up_tdd_vco_tx_off_2};\n          8'h34: up_rdata <= {10'h0, up_tdd_rx_on_2};\n          8'h35: up_rdata <= {10'h0, up_tdd_rx_off_2};\n          8'h36: up_rdata <= {10'h0, up_tdd_tx_on_2};\n          8'h37: up_rdata <= {10'h0, up_tdd_tx_off_2};\n          8'h38: up_rdata <= {10'h0, up_tdd_tx_dp_on_2};\n          8'h39: up_rdata <= {10'h0, up_tdd_tx_dp_off_2};\n          default: up_rdata <= 32'h0;\n        endcase\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_rf_rst_reg (\n    .preset(up_preset_s),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[351, "          8'h00: up_rdata <= PCORE_VERSION;\n"], [352, "          8'h01: up_rdata <= PCORE_ID;\n"], [353, "          8'h02: up_rdata <= up_scratch;\n"], [354, "          8'h10: up_rdata <= {31'h0, up_resetn};\n"], [355, "          8'h11: up_rdata <= {29'h0, up_tdd_counter_reset, up_tdd_start, up_tdd_enable};\n"], [356, "          8'h12: up_rdata <= {10'h0, up_tdd_burst_count, 12'h0, up_tdd_continuous_rx, up_tdd_continuous_tx, up_tdd_burst_en, up_tdd_secondary};\n"], [357, "          8'h13: up_rdata <= {10'h0, up_tdd_counter_init};\n"], [358, "          8'h14: up_rdata <= {10'h0, up_tdd_frame_length};\n"], [359, "          8'h1A: up_rdata <= {24'h0, up_tdd_status_s};\n"], [360, "          8'h20: up_rdata <= {10'h0, up_tdd_vco_rx_on_1};\n"], [361, "          8'h21: up_rdata <= {10'h0, up_tdd_vco_rx_off_1};\n"], [362, "          8'h22: up_rdata <= {10'h0, up_tdd_vco_tx_on_1};\n"], [363, "          8'h23: up_rdata <= {10'h0, up_tdd_vco_tx_off_1};\n"], [364, "          8'h24: up_rdata <= {10'h0, up_tdd_rx_on_1};\n"], [365, "          8'h25: up_rdata <= {10'h0, up_tdd_rx_off_1};\n"], [366, "          8'h26: up_rdata <= {10'h0, up_tdd_tx_on_1};\n"], [367, "          8'h27: up_rdata <= {10'h0, up_tdd_tx_off_1};\n"], [368, "          8'h28: up_rdata <= {10'h0, up_tdd_tx_dp_on_1};\n"], [369, "          8'h29: up_rdata <= {10'h0, up_tdd_tx_dp_off_1};\n"], [370, "          8'h30: up_rdata <= {10'h0, up_tdd_vco_rx_on_2};\n"], [371, "          8'h31: up_rdata <= {10'h0, up_tdd_vco_rx_off_2};\n"], [372, "          8'h32: up_rdata <= {10'h0, up_tdd_vco_tx_on_2};\n"], [373, "          8'h33: up_rdata <= {10'h0, up_tdd_vco_tx_off_2};\n"], [374, "          8'h34: up_rdata <= {10'h0, up_tdd_rx_on_2};\n"], [375, "          8'h35: up_rdata <= {10'h0, up_tdd_rx_off_2};\n"], [376, "          8'h36: up_rdata <= {10'h0, up_tdd_tx_on_2};\n"], [377, "          8'h37: up_rdata <= {10'h0, up_tdd_tx_off_2};\n"], [378, "          8'h38: up_rdata <= {10'h0, up_tdd_tx_dp_on_2};\n"], [379, "          8'h39: up_rdata <= {10'h0, up_tdd_tx_dp_off_2};\n"]], "Add": [[379, "          8'h10: up_rdata <= {28'h0, up_tdd_txnrx_only, up_tdd_txnrx_only_en, up_tdd_secondary, up_tdd_enable};\n"], [379, "          8'h11: up_rdata <= {24'h0, up_tdd_burst_count};\n"], [379, "          8'h12: up_rdata <= {8'h0, up_tdd_counter_init};\n"], [379, "          8'h13: up_rdata <= {8'h0, up_tdd_frame_length};\n"], [379, "          8'h18: up_rdata <= {24'h0, up_tdd_status_s};\n"], [379, "          8'h20: up_rdata <= {8'h0, up_tdd_vco_rx_on_1};\n"], [379, "          8'h21: up_rdata <= {8'h0, up_tdd_vco_rx_off_1};\n"], [379, "          8'h22: up_rdata <= {8'h0, up_tdd_vco_tx_on_1};\n"], [379, "          8'h23: up_rdata <= {8'h0, up_tdd_vco_tx_off_1};\n"], [379, "          8'h24: up_rdata <= {8'h0, up_tdd_rx_on_1};\n"], [379, "          8'h25: up_rdata <= {8'h0, up_tdd_rx_off_1};\n"], [379, "          8'h26: up_rdata <= {8'h0, up_tdd_tx_on_1};\n"], [379, "          8'h27: up_rdata <= {8'h0, up_tdd_tx_off_1};\n"], [379, "          8'h28: up_rdata <= {8'h0, up_tdd_tx_dp_on_1};\n"], [379, "          8'h29: up_rdata <= {8'h0, up_tdd_tx_dp_off_1};\n"], [379, "          8'h30: up_rdata <= {8'h0, up_tdd_vco_rx_on_2};\n"], [379, "          8'h31: up_rdata <= {8'h0, up_tdd_vco_rx_off_2};\n"], [379, "          8'h32: up_rdata <= {8'h0, up_tdd_vco_tx_on_2};\n"], [379, "          8'h33: up_rdata <= {8'h0, up_tdd_vco_tx_off_2};\n"], [379, "          8'h34: up_rdata <= {8'h0, up_tdd_rx_on_2};\n"], [379, "          8'h35: up_rdata <= {8'h0, up_tdd_rx_off_2};\n"], [379, "          8'h36: up_rdata <= {8'h0, up_tdd_tx_on_2};\n"], [379, "          8'h37: up_rdata <= {8'h0, up_tdd_tx_off_2};\n"], [379, "          8'h38: up_rdata <= {8'h0, up_tdd_tx_dp_on_2};\n"], [379, "          8'h39: up_rdata <= {8'h0, up_tdd_tx_dp_off_2};\n"]]}}