

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Mon Nov  7 02:58:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_function_instantiate
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.705 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                   |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |tmp_foo_2_fu_77    |foo_2  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |tmp_1_foo_1_fu_84  |foo_1  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |tmp_2_foo_0_fu_91  |foo_0  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +-------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       30|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-------+---------+----+---+----+-----+
    |      Instance     | Module| BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+-------+---------+----+---+----+-----+
    |tmp_2_foo_0_fu_91  |foo_0  |        0|   0|  0|  15|    0|
    |tmp_1_foo_1_fu_84  |foo_1  |        0|   0|  0|  15|    0|
    |tmp_foo_2_fu_77    |foo_2  |        0|   0|  0|   0|    0|
    +-------------------+-------+---------+----+---+----+-----+
    |Total              |       |        0|   0|  0|  30|    0|
    +-------------------+-------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_start        |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           top|  return value|
|inval1          |   in|    8|     ap_none|        inval1|        scalar|
|inval2          |   in|    8|     ap_none|        inval2|        scalar|
|inval3          |   in|    8|     ap_none|        inval3|        scalar|
|outval1         |  out|    8|      ap_vld|       outval1|       pointer|
|outval1_ap_vld  |  out|    1|      ap_vld|       outval1|       pointer|
|outval2         |  out|    8|      ap_vld|       outval2|       pointer|
|outval2_ap_vld  |  out|    1|      ap_vld|       outval2|       pointer|
|outval3         |  out|    8|      ap_vld|       outval3|       pointer|
|outval3_ap_vld  |  out|    1|      ap_vld|       outval3|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

