
LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002b8c  08002b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bb8  08002bb8  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002bb8  08002bb8  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bb8  08002bb8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bb8  08002bb8  00012bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bbc  08002bbc  00012bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002bc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000030  08002bf0  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002bf0  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c38  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001819  00000000  00000000  00028c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  0002a4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008d8  00000000  00000000  0002ae60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016720  00000000  00000000  0002b738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9b4  00000000  00000000  00041e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082347  00000000  00000000  0004d80c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cfb53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f8  00000000  00000000  000cfba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b74 	.word	0x08002b74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002b74 	.word	0x08002b74

0800014c <update7SEG>:

const int MAX_LED = 4;  // We've got 4 segments to play with
int index_led = 0;      // Keeps track of which 7-segment display to update
int led_buffer[4] = {5, 6, 7, 8};  // Buffer holds values for each segment
int hour = 15, minute = 8, second = 50;
void update7SEG(int index) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b03      	cmp	r3, #3
 8000158:	d87a      	bhi.n	8000250 <update7SEG+0x104>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <update7SEG+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000171 	.word	0x08000171
 8000164:	080001a9 	.word	0x080001a9
 8000168:	080001e1 	.word	0x080001e1
 800016c:	08000219 	.word	0x08000219
    switch (index) {
        case 0:
            // Display the first 7-segment display with led_buffer[0]
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000170:	2200      	movs	r2, #0
 8000172:	2140      	movs	r1, #64	; 0x40
 8000174:	4839      	ldr	r0, [pc, #228]	; (800025c <update7SEG+0x110>)
 8000176:	f001 fce7 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800017a:	2201      	movs	r2, #1
 800017c:	2180      	movs	r1, #128	; 0x80
 800017e:	4837      	ldr	r0, [pc, #220]	; (800025c <update7SEG+0x110>)
 8000180:	f001 fce2 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000184:	2201      	movs	r2, #1
 8000186:	f44f 7180 	mov.w	r1, #256	; 0x100
 800018a:	4834      	ldr	r0, [pc, #208]	; (800025c <update7SEG+0x110>)
 800018c:	f001 fcdc 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000190:	2201      	movs	r2, #1
 8000192:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000196:	4831      	ldr	r0, [pc, #196]	; (800025c <update7SEG+0x110>)
 8000198:	f001 fcd6 	bl	8001b48 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[0]);  // Assuming there's a function to show the value
 800019c:	4b30      	ldr	r3, [pc, #192]	; (8000260 <update7SEG+0x114>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4618      	mov	r0, r3
 80001a2:	f000 fddf 	bl	8000d64 <display7SEG>

            break;
 80001a6:	e054      	b.n	8000252 <update7SEG+0x106>
        case 1:
            // Display the second 7-segment display with led_buffer[1]
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2140      	movs	r1, #64	; 0x40
 80001ac:	482b      	ldr	r0, [pc, #172]	; (800025c <update7SEG+0x110>)
 80001ae:	f001 fccb 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	2180      	movs	r1, #128	; 0x80
 80001b6:	4829      	ldr	r0, [pc, #164]	; (800025c <update7SEG+0x110>)
 80001b8:	f001 fcc6 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001c2:	4826      	ldr	r0, [pc, #152]	; (800025c <update7SEG+0x110>)
 80001c4:	f001 fcc0 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001ce:	4823      	ldr	r0, [pc, #140]	; (800025c <update7SEG+0x110>)
 80001d0:	f001 fcba 	bl	8001b48 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[1]);
 80001d4:	4b22      	ldr	r3, [pc, #136]	; (8000260 <update7SEG+0x114>)
 80001d6:	685b      	ldr	r3, [r3, #4]
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 fdc3 	bl	8000d64 <display7SEG>

            break;
 80001de:	e038      	b.n	8000252 <update7SEG+0x106>
        case 2:
            // Display the third 7-segment display with led_buffer[2]
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80001e0:	2201      	movs	r2, #1
 80001e2:	2140      	movs	r1, #64	; 0x40
 80001e4:	481d      	ldr	r0, [pc, #116]	; (800025c <update7SEG+0x110>)
 80001e6:	f001 fcaf 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2180      	movs	r1, #128	; 0x80
 80001ee:	481b      	ldr	r0, [pc, #108]	; (800025c <update7SEG+0x110>)
 80001f0:	f001 fcaa 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80001f4:	2200      	movs	r2, #0
 80001f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001fa:	4818      	ldr	r0, [pc, #96]	; (800025c <update7SEG+0x110>)
 80001fc:	f001 fca4 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000200:	2201      	movs	r2, #1
 8000202:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000206:	4815      	ldr	r0, [pc, #84]	; (800025c <update7SEG+0x110>)
 8000208:	f001 fc9e 	bl	8001b48 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[2]);
 800020c:	4b14      	ldr	r3, [pc, #80]	; (8000260 <update7SEG+0x114>)
 800020e:	689b      	ldr	r3, [r3, #8]
 8000210:	4618      	mov	r0, r3
 8000212:	f000 fda7 	bl	8000d64 <display7SEG>
            break;
 8000216:	e01c      	b.n	8000252 <update7SEG+0x106>
        case 3:
            // Display the fourth 7-segment display with led_buffer[3]
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000218:	2201      	movs	r2, #1
 800021a:	2140      	movs	r1, #64	; 0x40
 800021c:	480f      	ldr	r0, [pc, #60]	; (800025c <update7SEG+0x110>)
 800021e:	f001 fc93 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000222:	2201      	movs	r2, #1
 8000224:	2180      	movs	r1, #128	; 0x80
 8000226:	480d      	ldr	r0, [pc, #52]	; (800025c <update7SEG+0x110>)
 8000228:	f001 fc8e 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800022c:	2201      	movs	r2, #1
 800022e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000232:	480a      	ldr	r0, [pc, #40]	; (800025c <update7SEG+0x110>)
 8000234:	f001 fc88 	bl	8001b48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800023e:	4807      	ldr	r0, [pc, #28]	; (800025c <update7SEG+0x110>)
 8000240:	f001 fc82 	bl	8001b48 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[3]);
 8000244:	4b06      	ldr	r3, [pc, #24]	; (8000260 <update7SEG+0x114>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	4618      	mov	r0, r3
 800024a:	f000 fd8b 	bl	8000d64 <display7SEG>
            break;
 800024e:	e000      	b.n	8000252 <update7SEG+0x106>
        default:
            // Just in case something wild happens and index is out of range
            break;
 8000250:	bf00      	nop
    }
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40010800 	.word	0x40010800
 8000260:	20000000 	.word	0x20000000

08000264 <updateLEDMatrix>:

	const int MAX_LED_MATRIX = 8;
	int index_led_matrix = 0;
	uint8_t matrix_buffer[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08};

	void updateLEDMatrix(int index) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b07      	cmp	r3, #7
 8000270:	f200 851d 	bhi.w	8000cae <updateLEDMatrix+0xa4a>
 8000274:	a201      	add	r2, pc, #4	; (adr r2, 800027c <updateLEDMatrix+0x18>)
 8000276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800027a:	bf00      	nop
 800027c:	0800029d 	.word	0x0800029d
 8000280:	080003dd 	.word	0x080003dd
 8000284:	08000529 	.word	0x08000529
 8000288:	08000667 	.word	0x08000667
 800028c:	080007b1 	.word	0x080007b1
 8000290:	080008ef 	.word	0x080008ef
 8000294:	08000a35 	.word	0x08000a35
 8000298:	08000b73 	.word	0x08000b73
	    switch (index) {
	        case 0:
	            // Set the appropriate bits in matrix_buffer for character "A"
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002a2:	489e      	ldr	r0, [pc, #632]	; (800051c <updateLEDMatrix+0x2b8>)
 80002a4:	f001 fc50 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ae:	489b      	ldr	r0, [pc, #620]	; (800051c <updateLEDMatrix+0x2b8>)
 80002b0:	f001 fc4a 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80002b4:	2201      	movs	r2, #1
 80002b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002ba:	4898      	ldr	r0, [pc, #608]	; (800051c <updateLEDMatrix+0x2b8>)
 80002bc:	f001 fc44 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80002c0:	2201      	movs	r2, #1
 80002c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002c6:	4895      	ldr	r0, [pc, #596]	; (800051c <updateLEDMatrix+0x2b8>)
 80002c8:	f001 fc3e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 80002cc:	2201      	movs	r2, #1
 80002ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002d2:	4892      	ldr	r0, [pc, #584]	; (800051c <updateLEDMatrix+0x2b8>)
 80002d4:	f001 fc38 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002de:	488f      	ldr	r0, [pc, #572]	; (800051c <updateLEDMatrix+0x2b8>)
 80002e0:	f001 fc32 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002ea:	488c      	ldr	r0, [pc, #560]	; (800051c <updateLEDMatrix+0x2b8>)
 80002ec:	f001 fc2c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80002f0:	2201      	movs	r2, #1
 80002f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002f6:	4889      	ldr	r0, [pc, #548]	; (800051c <updateLEDMatrix+0x2b8>)
 80002f8:	f001 fc26 	bl	8001b48 <HAL_GPIO_WritePin>

	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 80002fc:	4a88      	ldr	r2, [pc, #544]	; (8000520 <updateLEDMatrix+0x2bc>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4413      	add	r3, r2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	f003 0301 	and.w	r3, r3, #1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d004      	beq.n	8000316 <updateLEDMatrix+0xb2>
 800030c:	2201      	movs	r2, #1
 800030e:	2104      	movs	r1, #4
 8000310:	4884      	ldr	r0, [pc, #528]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000312:	f001 fc19 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000316:	4a82      	ldr	r2, [pc, #520]	; (8000520 <updateLEDMatrix+0x2bc>)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4413      	add	r3, r2
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	f003 0302 	and.w	r3, r3, #2
 8000322:	2b00      	cmp	r3, #0
 8000324:	d004      	beq.n	8000330 <updateLEDMatrix+0xcc>
 8000326:	2201      	movs	r2, #1
 8000328:	2108      	movs	r1, #8
 800032a:	487e      	ldr	r0, [pc, #504]	; (8000524 <updateLEDMatrix+0x2c0>)
 800032c:	f001 fc0c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000330:	4a7b      	ldr	r2, [pc, #492]	; (8000520 <updateLEDMatrix+0x2bc>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4413      	add	r3, r2
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	f003 0304 	and.w	r3, r3, #4
 800033c:	2b00      	cmp	r3, #0
 800033e:	d005      	beq.n	800034c <updateLEDMatrix+0xe8>
 8000340:	2201      	movs	r2, #1
 8000342:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000346:	4877      	ldr	r0, [pc, #476]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000348:	f001 fbfe 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 800034c:	4a74      	ldr	r2, [pc, #464]	; (8000520 <updateLEDMatrix+0x2bc>)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4413      	add	r3, r2
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	f003 0308 	and.w	r3, r3, #8
 8000358:	2b00      	cmp	r3, #0
 800035a:	d005      	beq.n	8000368 <updateLEDMatrix+0x104>
 800035c:	2201      	movs	r2, #1
 800035e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000362:	4870      	ldr	r0, [pc, #448]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000364:	f001 fbf0 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000368:	4a6d      	ldr	r2, [pc, #436]	; (8000520 <updateLEDMatrix+0x2bc>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4413      	add	r3, r2
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	f003 0310 	and.w	r3, r3, #16
 8000374:	2b00      	cmp	r3, #0
 8000376:	d005      	beq.n	8000384 <updateLEDMatrix+0x120>
 8000378:	2201      	movs	r2, #1
 800037a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800037e:	4869      	ldr	r0, [pc, #420]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000380:	f001 fbe2 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000384:	4a66      	ldr	r2, [pc, #408]	; (8000520 <updateLEDMatrix+0x2bc>)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4413      	add	r3, r2
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	f003 0320 	and.w	r3, r3, #32
 8000390:	2b00      	cmp	r3, #0
 8000392:	d005      	beq.n	80003a0 <updateLEDMatrix+0x13c>
 8000394:	2201      	movs	r2, #1
 8000396:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800039a:	4862      	ldr	r0, [pc, #392]	; (8000524 <updateLEDMatrix+0x2c0>)
 800039c:	f001 fbd4 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80003a0:	4a5f      	ldr	r2, [pc, #380]	; (8000520 <updateLEDMatrix+0x2bc>)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4413      	add	r3, r2
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d005      	beq.n	80003bc <updateLEDMatrix+0x158>
 80003b0:	2201      	movs	r2, #1
 80003b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003b6:	485b      	ldr	r0, [pc, #364]	; (8000524 <updateLEDMatrix+0x2c0>)
 80003b8:	f001 fbc6 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80003bc:	4a58      	ldr	r2, [pc, #352]	; (8000520 <updateLEDMatrix+0x2bc>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4413      	add	r3, r2
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	b25b      	sxtb	r3, r3
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	f280 8473 	bge.w	8000cb2 <updateLEDMatrix+0xa4e>
 80003cc:	2201      	movs	r2, #1
 80003ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003d2:	4854      	ldr	r0, [pc, #336]	; (8000524 <updateLEDMatrix+0x2c0>)
 80003d4:	f001 fbb8 	bl	8001b48 <HAL_GPIO_WritePin>
	            break;
 80003d8:	f000 bc6b 	b.w	8000cb2 <updateLEDMatrix+0xa4e>
	        case 1:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80003dc:	2201      	movs	r2, #1
 80003de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003e2:	484e      	ldr	r0, [pc, #312]	; (800051c <updateLEDMatrix+0x2b8>)
 80003e4:	f001 fbb0 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ee:	484b      	ldr	r0, [pc, #300]	; (800051c <updateLEDMatrix+0x2b8>)
 80003f0:	f001 fbaa 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80003f4:	2201      	movs	r2, #1
 80003f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003fa:	4848      	ldr	r0, [pc, #288]	; (800051c <updateLEDMatrix+0x2b8>)
 80003fc:	f001 fba4 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000400:	2201      	movs	r2, #1
 8000402:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000406:	4845      	ldr	r0, [pc, #276]	; (800051c <updateLEDMatrix+0x2b8>)
 8000408:	f001 fb9e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 800040c:	2201      	movs	r2, #1
 800040e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000412:	4842      	ldr	r0, [pc, #264]	; (800051c <updateLEDMatrix+0x2b8>)
 8000414:	f001 fb98 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000418:	2201      	movs	r2, #1
 800041a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800041e:	483f      	ldr	r0, [pc, #252]	; (800051c <updateLEDMatrix+0x2b8>)
 8000420:	f001 fb92 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000424:	2201      	movs	r2, #1
 8000426:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800042a:	483c      	ldr	r0, [pc, #240]	; (800051c <updateLEDMatrix+0x2b8>)
 800042c:	f001 fb8c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000430:	2201      	movs	r2, #1
 8000432:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000436:	4839      	ldr	r0, [pc, #228]	; (800051c <updateLEDMatrix+0x2b8>)
 8000438:	f001 fb86 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 800043c:	4a38      	ldr	r2, [pc, #224]	; (8000520 <updateLEDMatrix+0x2bc>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4413      	add	r3, r2
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	f003 0301 	and.w	r3, r3, #1
 8000448:	2b00      	cmp	r3, #0
 800044a:	d004      	beq.n	8000456 <updateLEDMatrix+0x1f2>
 800044c:	2201      	movs	r2, #1
 800044e:	2104      	movs	r1, #4
 8000450:	4834      	ldr	r0, [pc, #208]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000452:	f001 fb79 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000456:	4a32      	ldr	r2, [pc, #200]	; (8000520 <updateLEDMatrix+0x2bc>)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4413      	add	r3, r2
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	f003 0302 	and.w	r3, r3, #2
 8000462:	2b00      	cmp	r3, #0
 8000464:	d004      	beq.n	8000470 <updateLEDMatrix+0x20c>
 8000466:	2201      	movs	r2, #1
 8000468:	2108      	movs	r1, #8
 800046a:	482e      	ldr	r0, [pc, #184]	; (8000524 <updateLEDMatrix+0x2c0>)
 800046c:	f001 fb6c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000470:	4a2b      	ldr	r2, [pc, #172]	; (8000520 <updateLEDMatrix+0x2bc>)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4413      	add	r3, r2
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	2b00      	cmp	r3, #0
 800047e:	d005      	beq.n	800048c <updateLEDMatrix+0x228>
 8000480:	2201      	movs	r2, #1
 8000482:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000486:	4827      	ldr	r0, [pc, #156]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000488:	f001 fb5e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 800048c:	4a24      	ldr	r2, [pc, #144]	; (8000520 <updateLEDMatrix+0x2bc>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4413      	add	r3, r2
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	f003 0308 	and.w	r3, r3, #8
 8000498:	2b00      	cmp	r3, #0
 800049a:	d005      	beq.n	80004a8 <updateLEDMatrix+0x244>
 800049c:	2201      	movs	r2, #1
 800049e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004a2:	4820      	ldr	r0, [pc, #128]	; (8000524 <updateLEDMatrix+0x2c0>)
 80004a4:	f001 fb50 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 80004a8:	4a1d      	ldr	r2, [pc, #116]	; (8000520 <updateLEDMatrix+0x2bc>)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4413      	add	r3, r2
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	f003 0310 	and.w	r3, r3, #16
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d005      	beq.n	80004c4 <updateLEDMatrix+0x260>
 80004b8:	2201      	movs	r2, #1
 80004ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004be:	4819      	ldr	r0, [pc, #100]	; (8000524 <updateLEDMatrix+0x2c0>)
 80004c0:	f001 fb42 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 80004c4:	4a16      	ldr	r2, [pc, #88]	; (8000520 <updateLEDMatrix+0x2bc>)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4413      	add	r3, r2
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	f003 0320 	and.w	r3, r3, #32
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d005      	beq.n	80004e0 <updateLEDMatrix+0x27c>
 80004d4:	2201      	movs	r2, #1
 80004d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004da:	4812      	ldr	r0, [pc, #72]	; (8000524 <updateLEDMatrix+0x2c0>)
 80004dc:	f001 fb34 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80004e0:	4a0f      	ldr	r2, [pc, #60]	; (8000520 <updateLEDMatrix+0x2bc>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4413      	add	r3, r2
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d005      	beq.n	80004fc <updateLEDMatrix+0x298>
 80004f0:	2201      	movs	r2, #1
 80004f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004f6:	480b      	ldr	r0, [pc, #44]	; (8000524 <updateLEDMatrix+0x2c0>)
 80004f8:	f001 fb26 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80004fc:	4a08      	ldr	r2, [pc, #32]	; (8000520 <updateLEDMatrix+0x2bc>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4413      	add	r3, r2
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	b25b      	sxtb	r3, r3
 8000506:	2b00      	cmp	r3, #0
 8000508:	f280 83d5 	bge.w	8000cb6 <updateLEDMatrix+0xa52>
 800050c:	2201      	movs	r2, #1
 800050e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000512:	4804      	ldr	r0, [pc, #16]	; (8000524 <updateLEDMatrix+0x2c0>)
 8000514:	f001 fb18 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 8000518:	e3cd      	b.n	8000cb6 <updateLEDMatrix+0xa52>
 800051a:	bf00      	nop
 800051c:	40010c00 	.word	0x40010c00
 8000520:	2000001c 	.word	0x2000001c
 8000524:	40010800 	.word	0x40010800
	        case 2:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000528:	2201      	movs	r2, #1
 800052a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800052e:	489d      	ldr	r0, [pc, #628]	; (80007a4 <updateLEDMatrix+0x540>)
 8000530:	f001 fb0a 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000534:	2201      	movs	r2, #1
 8000536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800053a:	489a      	ldr	r0, [pc, #616]	; (80007a4 <updateLEDMatrix+0x540>)
 800053c:	f001 fb04 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000546:	4897      	ldr	r0, [pc, #604]	; (80007a4 <updateLEDMatrix+0x540>)
 8000548:	f001 fafe 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 800054c:	2201      	movs	r2, #1
 800054e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000552:	4894      	ldr	r0, [pc, #592]	; (80007a4 <updateLEDMatrix+0x540>)
 8000554:	f001 faf8 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000558:	2201      	movs	r2, #1
 800055a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800055e:	4891      	ldr	r0, [pc, #580]	; (80007a4 <updateLEDMatrix+0x540>)
 8000560:	f001 faf2 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000564:	2201      	movs	r2, #1
 8000566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800056a:	488e      	ldr	r0, [pc, #568]	; (80007a4 <updateLEDMatrix+0x540>)
 800056c:	f001 faec 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000576:	488b      	ldr	r0, [pc, #556]	; (80007a4 <updateLEDMatrix+0x540>)
 8000578:	f001 fae6 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 800057c:	2201      	movs	r2, #1
 800057e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000582:	4888      	ldr	r0, [pc, #544]	; (80007a4 <updateLEDMatrix+0x540>)
 8000584:	f001 fae0 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000588:	4a87      	ldr	r2, [pc, #540]	; (80007a8 <updateLEDMatrix+0x544>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4413      	add	r3, r2
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	f003 0301 	and.w	r3, r3, #1
 8000594:	2b00      	cmp	r3, #0
 8000596:	d004      	beq.n	80005a2 <updateLEDMatrix+0x33e>
 8000598:	2201      	movs	r2, #1
 800059a:	2104      	movs	r1, #4
 800059c:	4883      	ldr	r0, [pc, #524]	; (80007ac <updateLEDMatrix+0x548>)
 800059e:	f001 fad3 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 80005a2:	4a81      	ldr	r2, [pc, #516]	; (80007a8 <updateLEDMatrix+0x544>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4413      	add	r3, r2
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	f003 0302 	and.w	r3, r3, #2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d004      	beq.n	80005bc <updateLEDMatrix+0x358>
 80005b2:	2201      	movs	r2, #1
 80005b4:	2108      	movs	r1, #8
 80005b6:	487d      	ldr	r0, [pc, #500]	; (80007ac <updateLEDMatrix+0x548>)
 80005b8:	f001 fac6 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 80005bc:	4a7a      	ldr	r2, [pc, #488]	; (80007a8 <updateLEDMatrix+0x544>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	f003 0304 	and.w	r3, r3, #4
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d005      	beq.n	80005d8 <updateLEDMatrix+0x374>
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d2:	4876      	ldr	r0, [pc, #472]	; (80007ac <updateLEDMatrix+0x548>)
 80005d4:	f001 fab8 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 80005d8:	4a73      	ldr	r2, [pc, #460]	; (80007a8 <updateLEDMatrix+0x544>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4413      	add	r3, r2
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	f003 0308 	and.w	r3, r3, #8
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d005      	beq.n	80005f4 <updateLEDMatrix+0x390>
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ee:	486f      	ldr	r0, [pc, #444]	; (80007ac <updateLEDMatrix+0x548>)
 80005f0:	f001 faaa 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 80005f4:	4a6c      	ldr	r2, [pc, #432]	; (80007a8 <updateLEDMatrix+0x544>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4413      	add	r3, r2
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	f003 0310 	and.w	r3, r3, #16
 8000600:	2b00      	cmp	r3, #0
 8000602:	d005      	beq.n	8000610 <updateLEDMatrix+0x3ac>
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060a:	4868      	ldr	r0, [pc, #416]	; (80007ac <updateLEDMatrix+0x548>)
 800060c:	f001 fa9c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000610:	4a65      	ldr	r2, [pc, #404]	; (80007a8 <updateLEDMatrix+0x544>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4413      	add	r3, r2
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0320 	and.w	r3, r3, #32
 800061c:	2b00      	cmp	r3, #0
 800061e:	d005      	beq.n	800062c <updateLEDMatrix+0x3c8>
 8000620:	2201      	movs	r2, #1
 8000622:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000626:	4861      	ldr	r0, [pc, #388]	; (80007ac <updateLEDMatrix+0x548>)
 8000628:	f001 fa8e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 800062c:	4a5e      	ldr	r2, [pc, #376]	; (80007a8 <updateLEDMatrix+0x544>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4413      	add	r3, r2
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000638:	2b00      	cmp	r3, #0
 800063a:	d005      	beq.n	8000648 <updateLEDMatrix+0x3e4>
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000642:	485a      	ldr	r0, [pc, #360]	; (80007ac <updateLEDMatrix+0x548>)
 8000644:	f001 fa80 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000648:	4a57      	ldr	r2, [pc, #348]	; (80007a8 <updateLEDMatrix+0x544>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	b25b      	sxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	f280 8331 	bge.w	8000cba <updateLEDMatrix+0xa56>
 8000658:	2201      	movs	r2, #1
 800065a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800065e:	4853      	ldr	r0, [pc, #332]	; (80007ac <updateLEDMatrix+0x548>)
 8000660:	f001 fa72 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 8000664:	e329      	b.n	8000cba <updateLEDMatrix+0xa56>
	        case 3:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000666:	2201      	movs	r2, #1
 8000668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066c:	484d      	ldr	r0, [pc, #308]	; (80007a4 <updateLEDMatrix+0x540>)
 800066e:	f001 fa6b 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000672:	2201      	movs	r2, #1
 8000674:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000678:	484a      	ldr	r0, [pc, #296]	; (80007a4 <updateLEDMatrix+0x540>)
 800067a:	f001 fa65 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 800067e:	2201      	movs	r2, #1
 8000680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000684:	4847      	ldr	r0, [pc, #284]	; (80007a4 <updateLEDMatrix+0x540>)
 8000686:	f001 fa5f 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000690:	4844      	ldr	r0, [pc, #272]	; (80007a4 <updateLEDMatrix+0x540>)
 8000692:	f001 fa59 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000696:	2201      	movs	r2, #1
 8000698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800069c:	4841      	ldr	r0, [pc, #260]	; (80007a4 <updateLEDMatrix+0x540>)
 800069e:	f001 fa53 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a8:	483e      	ldr	r0, [pc, #248]	; (80007a4 <updateLEDMatrix+0x540>)
 80006aa:	f001 fa4d 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006b4:	483b      	ldr	r0, [pc, #236]	; (80007a4 <updateLEDMatrix+0x540>)
 80006b6:	f001 fa47 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006c0:	4838      	ldr	r0, [pc, #224]	; (80007a4 <updateLEDMatrix+0x540>)
 80006c2:	f001 fa41 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 80006c6:	4a38      	ldr	r2, [pc, #224]	; (80007a8 <updateLEDMatrix+0x544>)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4413      	add	r3, r2
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d004      	beq.n	80006e0 <updateLEDMatrix+0x47c>
 80006d6:	2201      	movs	r2, #1
 80006d8:	2104      	movs	r1, #4
 80006da:	4834      	ldr	r0, [pc, #208]	; (80007ac <updateLEDMatrix+0x548>)
 80006dc:	f001 fa34 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 80006e0:	4a31      	ldr	r2, [pc, #196]	; (80007a8 <updateLEDMatrix+0x544>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	f003 0302 	and.w	r3, r3, #2
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d004      	beq.n	80006fa <updateLEDMatrix+0x496>
 80006f0:	2201      	movs	r2, #1
 80006f2:	2108      	movs	r1, #8
 80006f4:	482d      	ldr	r0, [pc, #180]	; (80007ac <updateLEDMatrix+0x548>)
 80006f6:	f001 fa27 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 80006fa:	4a2b      	ldr	r2, [pc, #172]	; (80007a8 <updateLEDMatrix+0x544>)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4413      	add	r3, r2
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	f003 0304 	and.w	r3, r3, #4
 8000706:	2b00      	cmp	r3, #0
 8000708:	d005      	beq.n	8000716 <updateLEDMatrix+0x4b2>
 800070a:	2201      	movs	r2, #1
 800070c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000710:	4826      	ldr	r0, [pc, #152]	; (80007ac <updateLEDMatrix+0x548>)
 8000712:	f001 fa19 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000716:	4a24      	ldr	r2, [pc, #144]	; (80007a8 <updateLEDMatrix+0x544>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4413      	add	r3, r2
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	f003 0308 	and.w	r3, r3, #8
 8000722:	2b00      	cmp	r3, #0
 8000724:	d005      	beq.n	8000732 <updateLEDMatrix+0x4ce>
 8000726:	2201      	movs	r2, #1
 8000728:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800072c:	481f      	ldr	r0, [pc, #124]	; (80007ac <updateLEDMatrix+0x548>)
 800072e:	f001 fa0b 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000732:	4a1d      	ldr	r2, [pc, #116]	; (80007a8 <updateLEDMatrix+0x544>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4413      	add	r3, r2
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	f003 0310 	and.w	r3, r3, #16
 800073e:	2b00      	cmp	r3, #0
 8000740:	d005      	beq.n	800074e <updateLEDMatrix+0x4ea>
 8000742:	2201      	movs	r2, #1
 8000744:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000748:	4818      	ldr	r0, [pc, #96]	; (80007ac <updateLEDMatrix+0x548>)
 800074a:	f001 f9fd 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 800074e:	4a16      	ldr	r2, [pc, #88]	; (80007a8 <updateLEDMatrix+0x544>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4413      	add	r3, r2
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	2b00      	cmp	r3, #0
 800075c:	d005      	beq.n	800076a <updateLEDMatrix+0x506>
 800075e:	2201      	movs	r2, #1
 8000760:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000764:	4811      	ldr	r0, [pc, #68]	; (80007ac <updateLEDMatrix+0x548>)
 8000766:	f001 f9ef 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 800076a:	4a0f      	ldr	r2, [pc, #60]	; (80007a8 <updateLEDMatrix+0x544>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4413      	add	r3, r2
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000776:	2b00      	cmp	r3, #0
 8000778:	d005      	beq.n	8000786 <updateLEDMatrix+0x522>
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000780:	480a      	ldr	r0, [pc, #40]	; (80007ac <updateLEDMatrix+0x548>)
 8000782:	f001 f9e1 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000786:	4a08      	ldr	r2, [pc, #32]	; (80007a8 <updateLEDMatrix+0x544>)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4413      	add	r3, r2
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b25b      	sxtb	r3, r3
 8000790:	2b00      	cmp	r3, #0
 8000792:	f280 8294 	bge.w	8000cbe <updateLEDMatrix+0xa5a>
 8000796:	2201      	movs	r2, #1
 8000798:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800079c:	4803      	ldr	r0, [pc, #12]	; (80007ac <updateLEDMatrix+0x548>)
 800079e:	f001 f9d3 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 80007a2:	e28c      	b.n	8000cbe <updateLEDMatrix+0xa5a>
 80007a4:	40010c00 	.word	0x40010c00
 80007a8:	2000001c 	.word	0x2000001c
 80007ac:	40010800 	.word	0x40010800
	        case 4:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b6:	489c      	ldr	r0, [pc, #624]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007b8:	f001 f9c6 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c2:	4899      	ldr	r0, [pc, #612]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007c4:	f001 f9c0 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ce:	4896      	ldr	r0, [pc, #600]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007d0:	f001 f9ba 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80007d4:	2201      	movs	r2, #1
 80007d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007da:	4893      	ldr	r0, [pc, #588]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007dc:	f001 f9b4 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007e6:	4890      	ldr	r0, [pc, #576]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007e8:	f001 f9ae 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f2:	488d      	ldr	r0, [pc, #564]	; (8000a28 <updateLEDMatrix+0x7c4>)
 80007f4:	f001 f9a8 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007fe:	488a      	ldr	r0, [pc, #552]	; (8000a28 <updateLEDMatrix+0x7c4>)
 8000800:	f001 f9a2 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000804:	2201      	movs	r2, #1
 8000806:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800080a:	4887      	ldr	r0, [pc, #540]	; (8000a28 <updateLEDMatrix+0x7c4>)
 800080c:	f001 f99c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000810:	4a86      	ldr	r2, [pc, #536]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	2b00      	cmp	r3, #0
 800081e:	d004      	beq.n	800082a <updateLEDMatrix+0x5c6>
 8000820:	2201      	movs	r2, #1
 8000822:	2104      	movs	r1, #4
 8000824:	4882      	ldr	r0, [pc, #520]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000826:	f001 f98f 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 800082a:	4a80      	ldr	r2, [pc, #512]	; (8000a2c <updateLEDMatrix+0x7c8>)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4413      	add	r3, r2
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	2b00      	cmp	r3, #0
 8000838:	d004      	beq.n	8000844 <updateLEDMatrix+0x5e0>
 800083a:	2201      	movs	r2, #1
 800083c:	2108      	movs	r1, #8
 800083e:	487c      	ldr	r0, [pc, #496]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000840:	f001 f982 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000844:	4a79      	ldr	r2, [pc, #484]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	f003 0304 	and.w	r3, r3, #4
 8000850:	2b00      	cmp	r3, #0
 8000852:	d005      	beq.n	8000860 <updateLEDMatrix+0x5fc>
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800085a:	4875      	ldr	r0, [pc, #468]	; (8000a30 <updateLEDMatrix+0x7cc>)
 800085c:	f001 f974 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000860:	4a72      	ldr	r2, [pc, #456]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4413      	add	r3, r2
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	f003 0308 	and.w	r3, r3, #8
 800086c:	2b00      	cmp	r3, #0
 800086e:	d005      	beq.n	800087c <updateLEDMatrix+0x618>
 8000870:	2201      	movs	r2, #1
 8000872:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000876:	486e      	ldr	r0, [pc, #440]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000878:	f001 f966 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 800087c:	4a6b      	ldr	r2, [pc, #428]	; (8000a2c <updateLEDMatrix+0x7c8>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	f003 0310 	and.w	r3, r3, #16
 8000888:	2b00      	cmp	r3, #0
 800088a:	d005      	beq.n	8000898 <updateLEDMatrix+0x634>
 800088c:	2201      	movs	r2, #1
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	4867      	ldr	r0, [pc, #412]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000894:	f001 f958 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000898:	4a64      	ldr	r2, [pc, #400]	; (8000a2c <updateLEDMatrix+0x7c8>)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	f003 0320 	and.w	r3, r3, #32
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d005      	beq.n	80008b4 <updateLEDMatrix+0x650>
 80008a8:	2201      	movs	r2, #1
 80008aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ae:	4860      	ldr	r0, [pc, #384]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80008b0:	f001 f94a 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80008b4:	4a5d      	ldr	r2, [pc, #372]	; (8000a2c <updateLEDMatrix+0x7c8>)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4413      	add	r3, r2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d005      	beq.n	80008d0 <updateLEDMatrix+0x66c>
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ca:	4859      	ldr	r0, [pc, #356]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80008cc:	f001 f93c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80008d0:	4a56      	ldr	r2, [pc, #344]	; (8000a2c <updateLEDMatrix+0x7c8>)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4413      	add	r3, r2
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	b25b      	sxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	f280 81f1 	bge.w	8000cc2 <updateLEDMatrix+0xa5e>
 80008e0:	2201      	movs	r2, #1
 80008e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008e6:	4852      	ldr	r0, [pc, #328]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80008e8:	f001 f92e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 80008ec:	e1e9      	b.n	8000cc2 <updateLEDMatrix+0xa5e>
	        case 5:
	        	HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	2104      	movs	r1, #4
 80008f2:	484f      	ldr	r0, [pc, #316]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80008f4:	f001 f928 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	2108      	movs	r1, #8
 80008fc:	484c      	ldr	r0, [pc, #304]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80008fe:	f001 f923 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, SET);
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000908:	4849      	ldr	r0, [pc, #292]	; (8000a30 <updateLEDMatrix+0x7cc>)
 800090a:	f001 f91d 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, SET);
 800090e:	2201      	movs	r2, #1
 8000910:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000914:	4846      	ldr	r0, [pc, #280]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000916:	f001 f917 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000920:	4843      	ldr	r0, [pc, #268]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000922:	f001 f911 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800092c:	4840      	ldr	r0, [pc, #256]	; (8000a30 <updateLEDMatrix+0x7cc>)
 800092e:	f001 f90b 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, SET);
 8000932:	2201      	movs	r2, #1
 8000934:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000938:	483d      	ldr	r0, [pc, #244]	; (8000a30 <updateLEDMatrix+0x7cc>)
 800093a:	f001 f905 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, SET);
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000944:	483a      	ldr	r0, [pc, #232]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000946:	f001 f8ff 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 800094a:	4a38      	ldr	r2, [pc, #224]	; (8000a2c <updateLEDMatrix+0x7c8>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4413      	add	r3, r2
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	2b00      	cmp	r3, #0
 8000958:	d004      	beq.n	8000964 <updateLEDMatrix+0x700>
 800095a:	2201      	movs	r2, #1
 800095c:	2104      	movs	r1, #4
 800095e:	4834      	ldr	r0, [pc, #208]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000960:	f001 f8f2 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000964:	4a31      	ldr	r2, [pc, #196]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4413      	add	r3, r2
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	f003 0302 	and.w	r3, r3, #2
 8000970:	2b00      	cmp	r3, #0
 8000972:	d004      	beq.n	800097e <updateLEDMatrix+0x71a>
 8000974:	2201      	movs	r2, #1
 8000976:	2108      	movs	r1, #8
 8000978:	482d      	ldr	r0, [pc, #180]	; (8000a30 <updateLEDMatrix+0x7cc>)
 800097a:	f001 f8e5 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 800097e:	4a2b      	ldr	r2, [pc, #172]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4413      	add	r3, r2
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	2b00      	cmp	r3, #0
 800098c:	d005      	beq.n	800099a <updateLEDMatrix+0x736>
 800098e:	2201      	movs	r2, #1
 8000990:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000994:	4826      	ldr	r0, [pc, #152]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000996:	f001 f8d7 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 800099a:	4a24      	ldr	r2, [pc, #144]	; (8000a2c <updateLEDMatrix+0x7c8>)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	f003 0308 	and.w	r3, r3, #8
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d005      	beq.n	80009b6 <updateLEDMatrix+0x752>
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009b0:	481f      	ldr	r0, [pc, #124]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80009b2:	f001 f8c9 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 80009b6:	4a1d      	ldr	r2, [pc, #116]	; (8000a2c <updateLEDMatrix+0x7c8>)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4413      	add	r3, r2
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f003 0310 	and.w	r3, r3, #16
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d005      	beq.n	80009d2 <updateLEDMatrix+0x76e>
 80009c6:	2201      	movs	r2, #1
 80009c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009cc:	4818      	ldr	r0, [pc, #96]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80009ce:	f001 f8bb 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 80009d2:	4a16      	ldr	r2, [pc, #88]	; (8000a2c <updateLEDMatrix+0x7c8>)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4413      	add	r3, r2
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d005      	beq.n	80009ee <updateLEDMatrix+0x78a>
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e8:	4811      	ldr	r0, [pc, #68]	; (8000a30 <updateLEDMatrix+0x7cc>)
 80009ea:	f001 f8ad 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80009ee:	4a0f      	ldr	r2, [pc, #60]	; (8000a2c <updateLEDMatrix+0x7c8>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4413      	add	r3, r2
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d005      	beq.n	8000a0a <updateLEDMatrix+0x7a6>
 80009fe:	2201      	movs	r2, #1
 8000a00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a04:	480a      	ldr	r0, [pc, #40]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000a06:	f001 f89f 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000a0a:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <updateLEDMatrix+0x7c8>)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f280 8156 	bge.w	8000cc6 <updateLEDMatrix+0xa62>
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a20:	4803      	ldr	r0, [pc, #12]	; (8000a30 <updateLEDMatrix+0x7cc>)
 8000a22:	f001 f891 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 8000a26:	e14e      	b.n	8000cc6 <updateLEDMatrix+0xa62>
 8000a28:	40010c00 	.word	0x40010c00
 8000a2c:	2000001c 	.word	0x2000001c
 8000a30:	40010800 	.word	0x40010800
	        case 6:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a3a:	48a7      	ldr	r0, [pc, #668]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a3c:	f001 f884 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a46:	48a4      	ldr	r0, [pc, #656]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a48:	f001 f87e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a52:	48a1      	ldr	r0, [pc, #644]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a54:	f001 f878 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a5e:	489e      	ldr	r0, [pc, #632]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a60:	f001 f872 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000a64:	2201      	movs	r2, #1
 8000a66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a6a:	489b      	ldr	r0, [pc, #620]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a6c:	f001 f86c 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a76:	4898      	ldr	r0, [pc, #608]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a78:	f001 f866 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a82:	4895      	ldr	r0, [pc, #596]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a84:	f001 f860 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a8e:	4892      	ldr	r0, [pc, #584]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000a90:	f001 f85a 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000a94:	4a91      	ldr	r2, [pc, #580]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d004      	beq.n	8000aae <updateLEDMatrix+0x84a>
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2104      	movs	r1, #4
 8000aa8:	488d      	ldr	r0, [pc, #564]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000aaa:	f001 f84d 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000aae:	4a8b      	ldr	r2, [pc, #556]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	f003 0302 	and.w	r3, r3, #2
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d004      	beq.n	8000ac8 <updateLEDMatrix+0x864>
 8000abe:	2201      	movs	r2, #1
 8000ac0:	2108      	movs	r1, #8
 8000ac2:	4887      	ldr	r0, [pc, #540]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000ac4:	f001 f840 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000ac8:	4a84      	ldr	r2, [pc, #528]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d005      	beq.n	8000ae4 <updateLEDMatrix+0x880>
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ade:	4880      	ldr	r0, [pc, #512]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000ae0:	f001 f832 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000ae4:	4a7d      	ldr	r2, [pc, #500]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	f003 0308 	and.w	r3, r3, #8
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d005      	beq.n	8000b00 <updateLEDMatrix+0x89c>
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000afa:	4879      	ldr	r0, [pc, #484]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000afc:	f001 f824 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000b00:	4a76      	ldr	r2, [pc, #472]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	f003 0310 	and.w	r3, r3, #16
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d005      	beq.n	8000b1c <updateLEDMatrix+0x8b8>
 8000b10:	2201      	movs	r2, #1
 8000b12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b16:	4872      	ldr	r0, [pc, #456]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000b18:	f001 f816 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000b1c:	4a6f      	ldr	r2, [pc, #444]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	f003 0320 	and.w	r3, r3, #32
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d005      	beq.n	8000b38 <updateLEDMatrix+0x8d4>
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b32:	486b      	ldr	r0, [pc, #428]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000b34:	f001 f808 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000b38:	4a68      	ldr	r2, [pc, #416]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d005      	beq.n	8000b54 <updateLEDMatrix+0x8f0>
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4e:	4864      	ldr	r0, [pc, #400]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000b50:	f000 fffa 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000b54:	4a61      	ldr	r2, [pc, #388]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4413      	add	r3, r2
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f280 80b3 	bge.w	8000cca <updateLEDMatrix+0xa66>
 8000b64:	2201      	movs	r2, #1
 8000b66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b6a:	485d      	ldr	r0, [pc, #372]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000b6c:	f000 ffec 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 8000b70:	e0ab      	b.n	8000cca <updateLEDMatrix+0xa66>
	        case 7:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000b72:	2201      	movs	r2, #1
 8000b74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b78:	4857      	ldr	r0, [pc, #348]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000b7a:	f000 ffe5 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b84:	4854      	ldr	r0, [pc, #336]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000b86:	f000 ffdf 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b90:	4851      	ldr	r0, [pc, #324]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000b92:	f000 ffd9 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b9c:	484e      	ldr	r0, [pc, #312]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000b9e:	f000 ffd3 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ba8:	484b      	ldr	r0, [pc, #300]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000baa:	f000 ffcd 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb4:	4848      	ldr	r0, [pc, #288]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000bb6:	f000 ffc7 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bc0:	4845      	ldr	r0, [pc, #276]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000bc2:	f000 ffc1 	bl	8001b48 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bcc:	4842      	ldr	r0, [pc, #264]	; (8000cd8 <updateLEDMatrix+0xa74>)
 8000bce:	f000 ffbb 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 0)) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000bd2:	4a42      	ldr	r2, [pc, #264]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d004      	beq.n	8000bec <updateLEDMatrix+0x988>
 8000be2:	2201      	movs	r2, #1
 8000be4:	2104      	movs	r1, #4
 8000be6:	483e      	ldr	r0, [pc, #248]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000be8:	f000 ffae 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 1)) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000bec:	4a3b      	ldr	r2, [pc, #236]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d004      	beq.n	8000c06 <updateLEDMatrix+0x9a2>
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2108      	movs	r1, #8
 8000c00:	4837      	ldr	r0, [pc, #220]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c02:	f000 ffa1 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 2)) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000c06:	4a35      	ldr	r2, [pc, #212]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d005      	beq.n	8000c22 <updateLEDMatrix+0x9be>
 8000c16:	2201      	movs	r2, #1
 8000c18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1c:	4830      	ldr	r0, [pc, #192]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c1e:	f000 ff93 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 3)) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000c22:	4a2e      	ldr	r2, [pc, #184]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4413      	add	r3, r2
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	f003 0308 	and.w	r3, r3, #8
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d005      	beq.n	8000c3e <updateLEDMatrix+0x9da>
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c38:	4829      	ldr	r0, [pc, #164]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c3a:	f000 ff85 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 4)) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000c3e:	4a27      	ldr	r2, [pc, #156]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4413      	add	r3, r2
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	f003 0310 	and.w	r3, r3, #16
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d005      	beq.n	8000c5a <updateLEDMatrix+0x9f6>
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c54:	4822      	ldr	r0, [pc, #136]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c56:	f000 ff77 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 5)) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000c5a:	4a20      	ldr	r2, [pc, #128]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4413      	add	r3, r2
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	f003 0320 	and.w	r3, r3, #32
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d005      	beq.n	8000c76 <updateLEDMatrix+0xa12>
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c70:	481b      	ldr	r0, [pc, #108]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c72:	f000 ff69 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 6)) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000c76:	4a19      	ldr	r2, [pc, #100]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d005      	beq.n	8000c92 <updateLEDMatrix+0xa2e>
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	4814      	ldr	r0, [pc, #80]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000c8e:	f000 ff5b 	bl	8001b48 <HAL_GPIO_WritePin>
	        	if (matrix_buffer[index] & (1 << 7)) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000c92:	4a12      	ldr	r2, [pc, #72]	; (8000cdc <updateLEDMatrix+0xa78>)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4413      	add	r3, r2
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b25b      	sxtb	r3, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	da16      	bge.n	8000cce <updateLEDMatrix+0xa6a>
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca6:	480e      	ldr	r0, [pc, #56]	; (8000ce0 <updateLEDMatrix+0xa7c>)
 8000ca8:	f000 ff4e 	bl	8001b48 <HAL_GPIO_WritePin>
	        	break;
 8000cac:	e00f      	b.n	8000cce <updateLEDMatrix+0xa6a>
	        // Add cases for other indices if needed
	        default:
	            // Handle invalid index (optional)
	            break;
 8000cae:	bf00      	nop
 8000cb0:	e00e      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	            break;
 8000cb2:	bf00      	nop
 8000cb4:	e00c      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cb6:	bf00      	nop
 8000cb8:	e00a      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cba:	bf00      	nop
 8000cbc:	e008      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cbe:	bf00      	nop
 8000cc0:	e006      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cc2:	bf00      	nop
 8000cc4:	e004      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cc6:	bf00      	nop
 8000cc8:	e002      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cca:	bf00      	nop
 8000ccc:	e000      	b.n	8000cd0 <updateLEDMatrix+0xa6c>
	        	break;
 8000cce:	bf00      	nop
	    }
	}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40010c00 	.word	0x40010c00
 8000cdc:	2000001c 	.word	0x2000001c
 8000ce0:	40010800 	.word	0x40010800

08000ce4 <updateClockBuffer>:
    matrix_buffer[4] = 0b01000010;
    matrix_buffer[5] = 0b01000010;
    matrix_buffer[6] = 0b01000010;
    matrix_buffer[7] = 0b00000000;
}
void updateClockBuffer(){
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
	led_buffer[0] = hour/10;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <updateClockBuffer+0x70>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a1a      	ldr	r2, [pc, #104]	; (8000d58 <updateClockBuffer+0x74>)
 8000cee:	fb82 1203 	smull	r1, r2, r2, r3
 8000cf2:	1092      	asrs	r2, r2, #2
 8000cf4:	17db      	asrs	r3, r3, #31
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	4a18      	ldr	r2, [pc, #96]	; (8000d5c <updateClockBuffer+0x78>)
 8000cfa:	6013      	str	r3, [r2, #0]
	led_buffer[1] = hour%10;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <updateClockBuffer+0x70>)
 8000cfe:	6819      	ldr	r1, [r3, #0]
 8000d00:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <updateClockBuffer+0x74>)
 8000d02:	fb83 2301 	smull	r2, r3, r3, r1
 8000d06:	109a      	asrs	r2, r3, #2
 8000d08:	17cb      	asrs	r3, r1, #31
 8000d0a:	1ad2      	subs	r2, r2, r3
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	1aca      	subs	r2, r1, r3
 8000d16:	4b11      	ldr	r3, [pc, #68]	; (8000d5c <updateClockBuffer+0x78>)
 8000d18:	605a      	str	r2, [r3, #4]
	led_buffer[2] = minute/10;
 8000d1a:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <updateClockBuffer+0x7c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a0e      	ldr	r2, [pc, #56]	; (8000d58 <updateClockBuffer+0x74>)
 8000d20:	fb82 1203 	smull	r1, r2, r2, r3
 8000d24:	1092      	asrs	r2, r2, #2
 8000d26:	17db      	asrs	r3, r3, #31
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	4a0c      	ldr	r2, [pc, #48]	; (8000d5c <updateClockBuffer+0x78>)
 8000d2c:	6093      	str	r3, [r2, #8]
	led_buffer[3] = minute%10;
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <updateClockBuffer+0x7c>)
 8000d30:	6819      	ldr	r1, [r3, #0]
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <updateClockBuffer+0x74>)
 8000d34:	fb83 2301 	smull	r2, r3, r3, r1
 8000d38:	109a      	asrs	r2, r3, #2
 8000d3a:	17cb      	asrs	r3, r1, #31
 8000d3c:	1ad2      	subs	r2, r2, r3
 8000d3e:	4613      	mov	r3, r2
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	1aca      	subs	r2, r1, r3
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <updateClockBuffer+0x78>)
 8000d4a:	60da      	str	r2, [r3, #12]
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr
 8000d54:	20000010 	.word	0x20000010
 8000d58:	66666667 	.word	0x66666667
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000014 	.word	0x20000014

08000d64 <display7SEG>:
 */

#include "led7.h"

void display7SEG(int num)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b09      	cmp	r3, #9
 8000d70:	f200 8180 	bhi.w	8001074 <display7SEG+0x310>
 8000d74:	a201      	add	r2, pc, #4	; (adr r2, 8000d7c <display7SEG+0x18>)
 8000d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7a:	bf00      	nop
 8000d7c:	08000da5 	.word	0x08000da5
 8000d80:	08000ded 	.word	0x08000ded
 8000d84:	08000e35 	.word	0x08000e35
 8000d88:	08000e7d 	.word	0x08000e7d
 8000d8c:	08000ec5 	.word	0x08000ec5
 8000d90:	08000f0d 	.word	0x08000f0d
 8000d94:	08000f55 	.word	0x08000f55
 8000d98:	08000f9d 	.word	0x08000f9d
 8000d9c:	08000fe5 	.word	0x08000fe5
 8000da0:	0800102d 	.word	0x0800102d
	switch(num)
	{
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2101      	movs	r1, #1
 8000da8:	48b5      	ldr	r0, [pc, #724]	; (8001080 <display7SEG+0x31c>)
 8000daa:	f000 fecd 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2102      	movs	r1, #2
 8000db2:	48b3      	ldr	r0, [pc, #716]	; (8001080 <display7SEG+0x31c>)
 8000db4:	f000 fec8 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2104      	movs	r1, #4
 8000dbc:	48b0      	ldr	r0, [pc, #704]	; (8001080 <display7SEG+0x31c>)
 8000dbe:	f000 fec3 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	48ae      	ldr	r0, [pc, #696]	; (8001080 <display7SEG+0x31c>)
 8000dc8:	f000 febe 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2110      	movs	r1, #16
 8000dd0:	48ab      	ldr	r0, [pc, #684]	; (8001080 <display7SEG+0x31c>)
 8000dd2:	f000 feb9 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2120      	movs	r1, #32
 8000dda:	48a9      	ldr	r0, [pc, #676]	; (8001080 <display7SEG+0x31c>)
 8000ddc:	f000 feb4 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2140      	movs	r1, #64	; 0x40
 8000de4:	48a6      	ldr	r0, [pc, #664]	; (8001080 <display7SEG+0x31c>)
 8000de6:	f000 feaf 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000dea:	e144      	b.n	8001076 <display7SEG+0x312>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2101      	movs	r1, #1
 8000df0:	48a3      	ldr	r0, [pc, #652]	; (8001080 <display7SEG+0x31c>)
 8000df2:	f000 fea9 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2102      	movs	r1, #2
 8000dfa:	48a1      	ldr	r0, [pc, #644]	; (8001080 <display7SEG+0x31c>)
 8000dfc:	f000 fea4 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2104      	movs	r1, #4
 8000e04:	489e      	ldr	r0, [pc, #632]	; (8001080 <display7SEG+0x31c>)
 8000e06:	f000 fe9f 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	2108      	movs	r1, #8
 8000e0e:	489c      	ldr	r0, [pc, #624]	; (8001080 <display7SEG+0x31c>)
 8000e10:	f000 fe9a 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	2110      	movs	r1, #16
 8000e18:	4899      	ldr	r0, [pc, #612]	; (8001080 <display7SEG+0x31c>)
 8000e1a:	f000 fe95 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2120      	movs	r1, #32
 8000e22:	4897      	ldr	r0, [pc, #604]	; (8001080 <display7SEG+0x31c>)
 8000e24:	f000 fe90 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	4894      	ldr	r0, [pc, #592]	; (8001080 <display7SEG+0x31c>)
 8000e2e:	f000 fe8b 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000e32:	e120      	b.n	8001076 <display7SEG+0x312>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2101      	movs	r1, #1
 8000e38:	4891      	ldr	r0, [pc, #580]	; (8001080 <display7SEG+0x31c>)
 8000e3a:	f000 fe85 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2102      	movs	r1, #2
 8000e42:	488f      	ldr	r0, [pc, #572]	; (8001080 <display7SEG+0x31c>)
 8000e44:	f000 fe80 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	488c      	ldr	r0, [pc, #560]	; (8001080 <display7SEG+0x31c>)
 8000e4e:	f000 fe7b 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2108      	movs	r1, #8
 8000e56:	488a      	ldr	r0, [pc, #552]	; (8001080 <display7SEG+0x31c>)
 8000e58:	f000 fe76 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2110      	movs	r1, #16
 8000e60:	4887      	ldr	r0, [pc, #540]	; (8001080 <display7SEG+0x31c>)
 8000e62:	f000 fe71 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2120      	movs	r1, #32
 8000e6a:	4885      	ldr	r0, [pc, #532]	; (8001080 <display7SEG+0x31c>)
 8000e6c:	f000 fe6c 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2140      	movs	r1, #64	; 0x40
 8000e74:	4882      	ldr	r0, [pc, #520]	; (8001080 <display7SEG+0x31c>)
 8000e76:	f000 fe67 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000e7a:	e0fc      	b.n	8001076 <display7SEG+0x312>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2101      	movs	r1, #1
 8000e80:	487f      	ldr	r0, [pc, #508]	; (8001080 <display7SEG+0x31c>)
 8000e82:	f000 fe61 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2102      	movs	r1, #2
 8000e8a:	487d      	ldr	r0, [pc, #500]	; (8001080 <display7SEG+0x31c>)
 8000e8c:	f000 fe5c 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2104      	movs	r1, #4
 8000e94:	487a      	ldr	r0, [pc, #488]	; (8001080 <display7SEG+0x31c>)
 8000e96:	f000 fe57 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2108      	movs	r1, #8
 8000e9e:	4878      	ldr	r0, [pc, #480]	; (8001080 <display7SEG+0x31c>)
 8000ea0:	f000 fe52 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2110      	movs	r1, #16
 8000ea8:	4875      	ldr	r0, [pc, #468]	; (8001080 <display7SEG+0x31c>)
 8000eaa:	f000 fe4d 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2120      	movs	r1, #32
 8000eb2:	4873      	ldr	r0, [pc, #460]	; (8001080 <display7SEG+0x31c>)
 8000eb4:	f000 fe48 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2140      	movs	r1, #64	; 0x40
 8000ebc:	4870      	ldr	r0, [pc, #448]	; (8001080 <display7SEG+0x31c>)
 8000ebe:	f000 fe43 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000ec2:	e0d8      	b.n	8001076 <display7SEG+0x312>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	486d      	ldr	r0, [pc, #436]	; (8001080 <display7SEG+0x31c>)
 8000eca:	f000 fe3d 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	486b      	ldr	r0, [pc, #428]	; (8001080 <display7SEG+0x31c>)
 8000ed4:	f000 fe38 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2104      	movs	r1, #4
 8000edc:	4868      	ldr	r0, [pc, #416]	; (8001080 <display7SEG+0x31c>)
 8000ede:	f000 fe33 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	4866      	ldr	r0, [pc, #408]	; (8001080 <display7SEG+0x31c>)
 8000ee8:	f000 fe2e 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000eec:	2201      	movs	r2, #1
 8000eee:	2110      	movs	r1, #16
 8000ef0:	4863      	ldr	r0, [pc, #396]	; (8001080 <display7SEG+0x31c>)
 8000ef2:	f000 fe29 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2120      	movs	r1, #32
 8000efa:	4861      	ldr	r0, [pc, #388]	; (8001080 <display7SEG+0x31c>)
 8000efc:	f000 fe24 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2140      	movs	r1, #64	; 0x40
 8000f04:	485e      	ldr	r0, [pc, #376]	; (8001080 <display7SEG+0x31c>)
 8000f06:	f000 fe1f 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000f0a:	e0b4      	b.n	8001076 <display7SEG+0x312>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2101      	movs	r1, #1
 8000f10:	485b      	ldr	r0, [pc, #364]	; (8001080 <display7SEG+0x31c>)
 8000f12:	f000 fe19 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2102      	movs	r1, #2
 8000f1a:	4859      	ldr	r0, [pc, #356]	; (8001080 <display7SEG+0x31c>)
 8000f1c:	f000 fe14 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2104      	movs	r1, #4
 8000f24:	4856      	ldr	r0, [pc, #344]	; (8001080 <display7SEG+0x31c>)
 8000f26:	f000 fe0f 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2108      	movs	r1, #8
 8000f2e:	4854      	ldr	r0, [pc, #336]	; (8001080 <display7SEG+0x31c>)
 8000f30:	f000 fe0a 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000f34:	2201      	movs	r2, #1
 8000f36:	2110      	movs	r1, #16
 8000f38:	4851      	ldr	r0, [pc, #324]	; (8001080 <display7SEG+0x31c>)
 8000f3a:	f000 fe05 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2120      	movs	r1, #32
 8000f42:	484f      	ldr	r0, [pc, #316]	; (8001080 <display7SEG+0x31c>)
 8000f44:	f000 fe00 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2140      	movs	r1, #64	; 0x40
 8000f4c:	484c      	ldr	r0, [pc, #304]	; (8001080 <display7SEG+0x31c>)
 8000f4e:	f000 fdfb 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000f52:	e090      	b.n	8001076 <display7SEG+0x312>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2101      	movs	r1, #1
 8000f58:	4849      	ldr	r0, [pc, #292]	; (8001080 <display7SEG+0x31c>)
 8000f5a:	f000 fdf5 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2102      	movs	r1, #2
 8000f62:	4847      	ldr	r0, [pc, #284]	; (8001080 <display7SEG+0x31c>)
 8000f64:	f000 fdf0 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	4844      	ldr	r0, [pc, #272]	; (8001080 <display7SEG+0x31c>)
 8000f6e:	f000 fdeb 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2108      	movs	r1, #8
 8000f76:	4842      	ldr	r0, [pc, #264]	; (8001080 <display7SEG+0x31c>)
 8000f78:	f000 fde6 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2110      	movs	r1, #16
 8000f80:	483f      	ldr	r0, [pc, #252]	; (8001080 <display7SEG+0x31c>)
 8000f82:	f000 fde1 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2120      	movs	r1, #32
 8000f8a:	483d      	ldr	r0, [pc, #244]	; (8001080 <display7SEG+0x31c>)
 8000f8c:	f000 fddc 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2140      	movs	r1, #64	; 0x40
 8000f94:	483a      	ldr	r0, [pc, #232]	; (8001080 <display7SEG+0x31c>)
 8000f96:	f000 fdd7 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000f9a:	e06c      	b.n	8001076 <display7SEG+0x312>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4837      	ldr	r0, [pc, #220]	; (8001080 <display7SEG+0x31c>)
 8000fa2:	f000 fdd1 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2102      	movs	r1, #2
 8000faa:	4835      	ldr	r0, [pc, #212]	; (8001080 <display7SEG+0x31c>)
 8000fac:	f000 fdcc 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2104      	movs	r1, #4
 8000fb4:	4832      	ldr	r0, [pc, #200]	; (8001080 <display7SEG+0x31c>)
 8000fb6:	f000 fdc7 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2108      	movs	r1, #8
 8000fbe:	4830      	ldr	r0, [pc, #192]	; (8001080 <display7SEG+0x31c>)
 8000fc0:	f000 fdc2 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2110      	movs	r1, #16
 8000fc8:	482d      	ldr	r0, [pc, #180]	; (8001080 <display7SEG+0x31c>)
 8000fca:	f000 fdbd 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2120      	movs	r1, #32
 8000fd2:	482b      	ldr	r0, [pc, #172]	; (8001080 <display7SEG+0x31c>)
 8000fd4:	f000 fdb8 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2140      	movs	r1, #64	; 0x40
 8000fdc:	4828      	ldr	r0, [pc, #160]	; (8001080 <display7SEG+0x31c>)
 8000fde:	f000 fdb3 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8000fe2:	e048      	b.n	8001076 <display7SEG+0x312>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	4825      	ldr	r0, [pc, #148]	; (8001080 <display7SEG+0x31c>)
 8000fea:	f000 fdad 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2102      	movs	r1, #2
 8000ff2:	4823      	ldr	r0, [pc, #140]	; (8001080 <display7SEG+0x31c>)
 8000ff4:	f000 fda8 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2104      	movs	r1, #4
 8000ffc:	4820      	ldr	r0, [pc, #128]	; (8001080 <display7SEG+0x31c>)
 8000ffe:	f000 fda3 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	2108      	movs	r1, #8
 8001006:	481e      	ldr	r0, [pc, #120]	; (8001080 <display7SEG+0x31c>)
 8001008:	f000 fd9e 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2110      	movs	r1, #16
 8001010:	481b      	ldr	r0, [pc, #108]	; (8001080 <display7SEG+0x31c>)
 8001012:	f000 fd99 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2120      	movs	r1, #32
 800101a:	4819      	ldr	r0, [pc, #100]	; (8001080 <display7SEG+0x31c>)
 800101c:	f000 fd94 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	2140      	movs	r1, #64	; 0x40
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <display7SEG+0x31c>)
 8001026:	f000 fd8f 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 800102a:	e024      	b.n	8001076 <display7SEG+0x312>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	2101      	movs	r1, #1
 8001030:	4813      	ldr	r0, [pc, #76]	; (8001080 <display7SEG+0x31c>)
 8001032:	f000 fd89 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2102      	movs	r1, #2
 800103a:	4811      	ldr	r0, [pc, #68]	; (8001080 <display7SEG+0x31c>)
 800103c:	f000 fd84 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001040:	2200      	movs	r2, #0
 8001042:	2104      	movs	r1, #4
 8001044:	480e      	ldr	r0, [pc, #56]	; (8001080 <display7SEG+0x31c>)
 8001046:	f000 fd7f 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2108      	movs	r1, #8
 800104e:	480c      	ldr	r0, [pc, #48]	; (8001080 <display7SEG+0x31c>)
 8001050:	f000 fd7a 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2110      	movs	r1, #16
 8001058:	4809      	ldr	r0, [pc, #36]	; (8001080 <display7SEG+0x31c>)
 800105a:	f000 fd75 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	2120      	movs	r1, #32
 8001062:	4807      	ldr	r0, [pc, #28]	; (8001080 <display7SEG+0x31c>)
 8001064:	f000 fd70 	bl	8001b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2140      	movs	r1, #64	; 0x40
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <display7SEG+0x31c>)
 800106e:	f000 fd6b 	bl	8001b48 <HAL_GPIO_WritePin>
		break;
 8001072:	e000      	b.n	8001076 <display7SEG+0x312>
	default:
		break;
 8001074:	bf00      	nop
	}
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40010c00 	.word	0x40010c00

08001084 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001088:	f000 fa74 	bl	8001574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108c:	f000 f888 	bl	80011a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001090:	f000 f8c2 	bl	8001218 <MX_TIM2_Init>
  MX_GPIO_Init();
 8001094:	f000 f90c 	bl	80012b0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001098:	4837      	ldr	r0, [pc, #220]	; (8001178 <main+0xf4>)
 800109a:	f001 f9b3 	bl	8002404 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 100);
 800109e:	2164      	movs	r1, #100	; 0x64
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 f96b 	bl	800137c <setTimer>
  setTimer(1, 25);
 80010a6:	2119      	movs	r1, #25
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 f967 	bl	800137c <setTimer>
  setTimer(2, 25);
 80010ae:	2119      	movs	r1, #25
 80010b0:	2002      	movs	r0, #2
 80010b2:	f000 f963 	bl	800137c <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (timer_flag[0] == 1) {
 80010b6:	4b31      	ldr	r3, [pc, #196]	; (800117c <main+0xf8>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d12d      	bne.n	800111a <main+0x96>
		  HAL_GPIO_TogglePin(DOT_GPIO_Port, DOT_Pin);
 80010be:	2110      	movs	r1, #16
 80010c0:	482f      	ldr	r0, [pc, #188]	; (8001180 <main+0xfc>)
 80010c2:	f000 fd59 	bl	8001b78 <HAL_GPIO_TogglePin>
		  second++;
 80010c6:	4b2f      	ldr	r3, [pc, #188]	; (8001184 <main+0x100>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	3301      	adds	r3, #1
 80010cc:	4a2d      	ldr	r2, [pc, #180]	; (8001184 <main+0x100>)
 80010ce:	6013      	str	r3, [r2, #0]
		  	  if (second >= 60){
 80010d0:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <main+0x100>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b3b      	cmp	r3, #59	; 0x3b
 80010d6:	dd07      	ble.n	80010e8 <main+0x64>
		  		  second = 0;
 80010d8:	4b2a      	ldr	r3, [pc, #168]	; (8001184 <main+0x100>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
		  		  minute++;
 80010de:	4b2a      	ldr	r3, [pc, #168]	; (8001188 <main+0x104>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	4a28      	ldr	r2, [pc, #160]	; (8001188 <main+0x104>)
 80010e6:	6013      	str	r3, [r2, #0]
		  	  }
		  	  if (minute >= 60){
 80010e8:	4b27      	ldr	r3, [pc, #156]	; (8001188 <main+0x104>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b3b      	cmp	r3, #59	; 0x3b
 80010ee:	dd07      	ble.n	8001100 <main+0x7c>
		  		  minute = 0;
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <main+0x104>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
		  		  hour++;
 80010f6:	4b25      	ldr	r3, [pc, #148]	; (800118c <main+0x108>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a23      	ldr	r2, [pc, #140]	; (800118c <main+0x108>)
 80010fe:	6013      	str	r3, [r2, #0]
		  	  }
		  	  if (hour >= 24) hour = 0;
 8001100:	4b22      	ldr	r3, [pc, #136]	; (800118c <main+0x108>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b17      	cmp	r3, #23
 8001106:	dd02      	ble.n	800110e <main+0x8a>
 8001108:	4b20      	ldr	r3, [pc, #128]	; (800118c <main+0x108>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
		  	  updateClockBuffer();
 800110e:	f7ff fde9 	bl	8000ce4 <updateClockBuffer>
		  setTimer(0, 100);
 8001112:	2164      	movs	r1, #100	; 0x64
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f931 	bl	800137c <setTimer>
	  }

	  if (timer_flag[1] == 1){
 800111a:	4b18      	ldr	r3, [pc, #96]	; (800117c <main+0xf8>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d1c9      	bne.n	80010b6 <main+0x32>
	  		  setTimer(1, 25);
 8001122:	2119      	movs	r1, #25
 8001124:	2001      	movs	r0, #1
 8001126:	f000 f929 	bl	800137c <setTimer>
	  		  update7SEG(index_led);     // Call the update function for current index
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <main+0x10c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f80c 	bl	800014c <update7SEG>
	  		  updateLEDMatrix(index_led_matrix);
 8001134:	4b17      	ldr	r3, [pc, #92]	; (8001194 <main+0x110>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff f893 	bl	8000264 <updateLEDMatrix>
	  		  index_led++;               // Move to the next segment
 800113e:	4b14      	ldr	r3, [pc, #80]	; (8001190 <main+0x10c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	3301      	adds	r3, #1
 8001144:	4a12      	ldr	r2, [pc, #72]	; (8001190 <main+0x10c>)
 8001146:	6013      	str	r3, [r2, #0]
	  		  index_led_matrix++;
 8001148:	4b12      	ldr	r3, [pc, #72]	; (8001194 <main+0x110>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	4a11      	ldr	r2, [pc, #68]	; (8001194 <main+0x110>)
 8001150:	6013      	str	r3, [r2, #0]
	  		  if (index_led_matrix >= MAX_LED_MATRIX) index_led_matrix = 0;
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <main+0x110>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <main+0x114>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	429a      	cmp	r2, r3
 800115c:	db02      	blt.n	8001164 <main+0xe0>
 800115e:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <main+0x110>)
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
	  		  if (index_led >= MAX_LED) index_led = 0;// Reset the index to stay in the valid range
 8001164:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <main+0x10c>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <main+0x118>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	dba2      	blt.n	80010b6 <main+0x32>
 8001170:	4b07      	ldr	r3, [pc, #28]	; (8001190 <main+0x10c>)
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
	  if (timer_flag[0] == 1) {
 8001176:	e79e      	b.n	80010b6 <main+0x32>
 8001178:	20000054 	.word	0x20000054
 800117c:	200000c4 	.word	0x200000c4
 8001180:	40010800 	.word	0x40010800
 8001184:	20000018 	.word	0x20000018
 8001188:	20000014 	.word	0x20000014
 800118c:	20000010 	.word	0x20000010
 8001190:	2000004c 	.word	0x2000004c
 8001194:	20000050 	.word	0x20000050
 8001198:	08002b90 	.word	0x08002b90
 800119c:	08002b8c 	.word	0x08002b8c

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b090      	sub	sp, #64	; 0x40
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 0318 	add.w	r3, r7, #24
 80011aa:	2228      	movs	r2, #40	; 0x28
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f001 fcd8 	bl	8002b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c6:	2301      	movs	r3, #1
 80011c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ca:	2310      	movs	r3, #16
 80011cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d2:	f107 0318 	add.w	r3, r7, #24
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 fce8 	bl	8001bac <HAL_RCC_OscConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011e2:	f000 f8c5 	bl	8001370 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e6:	230f      	movs	r3, #15
 80011e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 ff54 	bl	80020ac <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800120a:	f000 f8b1 	bl	8001370 <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3740      	adds	r7, #64	; 0x40
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800121e:	f107 0308 	add.w	r3, r7, #8
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800122c:	463b      	mov	r3, r7
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001234:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <MX_TIM2_Init+0x94>)
 8001236:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800123a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800123c:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <MX_TIM2_Init+0x94>)
 800123e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001242:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001244:	4b19      	ldr	r3, [pc, #100]	; (80012ac <MX_TIM2_Init+0x94>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <MX_TIM2_Init+0x94>)
 800124c:	2209      	movs	r2, #9
 800124e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <MX_TIM2_Init+0x94>)
 8001252:	2200      	movs	r2, #0
 8001254:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <MX_TIM2_Init+0x94>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800125c:	4813      	ldr	r0, [pc, #76]	; (80012ac <MX_TIM2_Init+0x94>)
 800125e:	f001 f881 	bl	8002364 <HAL_TIM_Base_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001268:	f000 f882 	bl	8001370 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800126c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001270:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	4619      	mov	r1, r3
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <MX_TIM2_Init+0x94>)
 800127a:	f001 f9ff 	bl	800267c <HAL_TIM_ConfigClockSource>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001284:	f000 f874 	bl	8001370 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_TIM2_Init+0x94>)
 8001296:	f001 fbd7 	bl	8002a48 <HAL_TIMEx_MasterConfigSynchronization>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012a0:	f000 f866 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000054 	.word	0x20000054

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c4:	4b22      	ldr	r3, [pc, #136]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a21      	ldr	r2, [pc, #132]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012ca:	f043 0304 	orr.w	r3, r3, #4
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b1f      	ldr	r3, [pc, #124]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012dc:	4b1c      	ldr	r3, [pc, #112]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a1b      	ldr	r2, [pc, #108]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012e2:	f043 0308 	orr.w	r3, r3, #8
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <MX_GPIO_Init+0xa0>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f003 0308 	and.w	r3, r3, #8
 80012f0:	603b      	str	r3, [r7, #0]
 80012f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENM0_Pin|ENM1_Pin|DOT_Pin|RED_LED_Pin
 80012f4:	2200      	movs	r2, #0
 80012f6:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80012fa:	4816      	ldr	r0, [pc, #88]	; (8001354 <MX_GPIO_Init+0xa4>)
 80012fc:	f000 fc24 	bl	8001b48 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 8001300:	2200      	movs	r2, #0
 8001302:	f64f 717f 	movw	r1, #65407	; 0xff7f
 8001306:	4814      	ldr	r0, [pc, #80]	; (8001358 <MX_GPIO_Init+0xa8>)
 8001308:	f000 fc1e 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENM0_Pin ENM1_Pin DOT_Pin RED_LED_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           ENM2_Pin ENM3_Pin ENM4_Pin ENM5_Pin
                           ENM6_Pin ENM7_Pin */
  GPIO_InitStruct.Pin = ENM0_Pin|ENM1_Pin|DOT_Pin|RED_LED_Pin
 800130c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001310:	60bb      	str	r3, [r7, #8]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	2301      	movs	r3, #1
 8001314:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2302      	movs	r3, #2
 800131c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	4619      	mov	r1, r3
 8001324:	480b      	ldr	r0, [pc, #44]	; (8001354 <MX_GPIO_Init+0xa4>)
 8001326:	f000 fa95 	bl	8001854 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin ROW2_Pin
                           ROW3_Pin ROW4_Pin ROW5_Pin ROW6_Pin
                           ROW7_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin ROW0_Pin ROW1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 800132a:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800132e:	60bb      	str	r3, [r7, #8]
                          |ROW3_Pin|ROW4_Pin|ROW5_Pin|ROW6_Pin
                          |ROW7_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|ROW0_Pin|ROW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001330:	2301      	movs	r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2302      	movs	r3, #2
 800133a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	f107 0308 	add.w	r3, r7, #8
 8001340:	4619      	mov	r1, r3
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_GPIO_Init+0xa8>)
 8001344:	f000 fa86 	bl	8001854 <HAL_GPIO_Init>

}
 8001348:	bf00      	nop
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40021000 	.word	0x40021000
 8001354:	40010800 	.word	0x40010800
 8001358:	40010c00 	.word	0x40010c00

0800135c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
		timerRun();
 8001364:	f000 f822 	bl	80013ac <timerRun>

	}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	e7fe      	b.n	8001378 <Error_Handler+0x8>
	...

0800137c <setTimer>:

int timer_flag[10];
int timer_counter[10];

void setTimer (int index, int counter)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001386:	4a07      	ldr	r2, [pc, #28]	; (80013a4 <setTimer+0x28>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2100      	movs	r1, #0
 800138c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter/TICK;
 8001390:	4905      	ldr	r1, [pc, #20]	; (80013a8 <setTimer+0x2c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	200000c4 	.word	0x200000c4
 80013a8:	2000009c 	.word	0x2000009c

080013ac <timerRun>:

void timerRun()
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
	for (int i=0; i<10; i++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	e01c      	b.n	80013f2 <timerRun+0x46>
	{
		if (timer_counter[i] >= 0) {
 80013b8:	4a12      	ldr	r2, [pc, #72]	; (8001404 <timerRun+0x58>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	db13      	blt.n	80013ec <timerRun+0x40>
			timer_counter[i]--;
 80013c4:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <timerRun+0x58>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013cc:	1e5a      	subs	r2, r3, #1
 80013ce:	490d      	ldr	r1, [pc, #52]	; (8001404 <timerRun+0x58>)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) timer_flag[i] = 1;
 80013d6:	4a0b      	ldr	r2, [pc, #44]	; (8001404 <timerRun+0x58>)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	dc04      	bgt.n	80013ec <timerRun+0x40>
 80013e2:	4a09      	ldr	r2, [pc, #36]	; (8001408 <timerRun+0x5c>)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2101      	movs	r1, #1
 80013e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<10; i++)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3301      	adds	r3, #1
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b09      	cmp	r3, #9
 80013f6:	dddf      	ble.n	80013b8 <timerRun+0xc>
		}
	}
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	2000009c 	.word	0x2000009c
 8001408:	200000c4 	.word	0x200000c4

0800140c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <HAL_MspInit+0x5c>)
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	4a14      	ldr	r2, [pc, #80]	; (8001468 <HAL_MspInit+0x5c>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	6193      	str	r3, [r2, #24]
 800141e:	4b12      	ldr	r3, [pc, #72]	; (8001468 <HAL_MspInit+0x5c>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <HAL_MspInit+0x5c>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	4a0e      	ldr	r2, [pc, #56]	; (8001468 <HAL_MspInit+0x5c>)
 8001430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001434:	61d3      	str	r3, [r2, #28]
 8001436:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <HAL_MspInit+0x5c>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001442:	4b0a      	ldr	r3, [pc, #40]	; (800146c <HAL_MspInit+0x60>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	4a04      	ldr	r2, [pc, #16]	; (800146c <HAL_MspInit+0x60>)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800145e:	bf00      	nop
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	40021000 	.word	0x40021000
 800146c:	40010000 	.word	0x40010000

08001470 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001480:	d113      	bne.n	80014aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <HAL_TIM_Base_MspInit+0x44>)
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	4a0b      	ldr	r2, [pc, #44]	; (80014b4 <HAL_TIM_Base_MspInit+0x44>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	61d3      	str	r3, [r2, #28]
 800148e:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <HAL_TIM_Base_MspInit+0x44>)
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	201c      	movs	r0, #28
 80014a0:	f000 f9a1 	bl	80017e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014a4:	201c      	movs	r0, #28
 80014a6:	f000 f9ba 	bl	800181e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40021000 	.word	0x40021000

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <NMI_Handler+0x4>

080014be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <HardFault_Handler+0x4>

080014c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <MemManage_Handler+0x4>

080014ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr

080014e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr

080014ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014fe:	f000 f87f 	bl	8001600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <TIM2_IRQHandler+0x10>)
 800150e:	f000 ffc5 	bl	800249c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000054 	.word	0x20000054

0800151c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001528:	f7ff fff8 	bl	800151c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800152c:	480b      	ldr	r0, [pc, #44]	; (800155c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800152e:	490c      	ldr	r1, [pc, #48]	; (8001560 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001530:	4a0c      	ldr	r2, [pc, #48]	; (8001564 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001534:	e002      	b.n	800153c <LoopCopyDataInit>

08001536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153a:	3304      	adds	r3, #4

0800153c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800153c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001540:	d3f9      	bcc.n	8001536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001542:	4a09      	ldr	r2, [pc, #36]	; (8001568 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001544:	4c09      	ldr	r4, [pc, #36]	; (800156c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001548:	e001      	b.n	800154e <LoopFillZerobss>

0800154a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800154c:	3204      	adds	r2, #4

0800154e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001550:	d3fb      	bcc.n	800154a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001552:	f001 fae3 	bl	8002b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001556:	f7ff fd95 	bl	8001084 <main>
  bx lr
 800155a:	4770      	bx	lr
  ldr r0, =_sdata
 800155c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001560:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001564:	08002bc0 	.word	0x08002bc0
  ldr r2, =_sbss
 8001568:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800156c:	200000f0 	.word	0x200000f0

08001570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001570:	e7fe      	b.n	8001570 <ADC1_2_IRQHandler>
	...

08001574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001578:	4b08      	ldr	r3, [pc, #32]	; (800159c <HAL_Init+0x28>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a07      	ldr	r2, [pc, #28]	; (800159c <HAL_Init+0x28>)
 800157e:	f043 0310 	orr.w	r3, r3, #16
 8001582:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001584:	2003      	movs	r0, #3
 8001586:	f000 f923 	bl	80017d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800158a:	200f      	movs	r0, #15
 800158c:	f000 f808 	bl	80015a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001590:	f7ff ff3c 	bl	800140c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40022000 	.word	0x40022000

080015a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_InitTick+0x54>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <HAL_InitTick+0x58>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	4619      	mov	r1, r3
 80015b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f93b 	bl	800183a <HAL_SYSTICK_Config>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e00e      	b.n	80015ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b0f      	cmp	r3, #15
 80015d2:	d80a      	bhi.n	80015ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d4:	2200      	movs	r2, #0
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	f04f 30ff 	mov.w	r0, #4294967295
 80015dc:	f000 f903 	bl	80017e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015e0:	4a06      	ldr	r2, [pc, #24]	; (80015fc <HAL_InitTick+0x5c>)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e000      	b.n	80015ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000024 	.word	0x20000024
 80015f8:	2000002c 	.word	0x2000002c
 80015fc:	20000028 	.word	0x20000028

08001600 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <HAL_IncTick+0x1c>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	461a      	mov	r2, r3
 800160a:	4b05      	ldr	r3, [pc, #20]	; (8001620 <HAL_IncTick+0x20>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4413      	add	r3, r2
 8001610:	4a03      	ldr	r2, [pc, #12]	; (8001620 <HAL_IncTick+0x20>)
 8001612:	6013      	str	r3, [r2, #0]
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	2000002c 	.word	0x2000002c
 8001620:	200000ec 	.word	0x200000ec

08001624 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return uwTick;
 8001628:	4b02      	ldr	r3, [pc, #8]	; (8001634 <HAL_GetTick+0x10>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	200000ec 	.word	0x200000ec

08001638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001648:	4b0c      	ldr	r3, [pc, #48]	; (800167c <__NVIC_SetPriorityGrouping+0x44>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001654:	4013      	ands	r3, r2
 8001656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001660:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001668:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800166a:	4a04      	ldr	r2, [pc, #16]	; (800167c <__NVIC_SetPriorityGrouping+0x44>)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	60d3      	str	r3, [r2, #12]
}
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001684:	4b04      	ldr	r3, [pc, #16]	; (8001698 <__NVIC_GetPriorityGrouping+0x18>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	0a1b      	lsrs	r3, r3, #8
 800168a:	f003 0307 	and.w	r3, r3, #7
}
 800168e:	4618      	mov	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	db0b      	blt.n	80016c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	f003 021f 	and.w	r2, r3, #31
 80016b4:	4906      	ldr	r1, [pc, #24]	; (80016d0 <__NVIC_EnableIRQ+0x34>)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	095b      	lsrs	r3, r3, #5
 80016bc:	2001      	movs	r0, #1
 80016be:	fa00 f202 	lsl.w	r2, r0, r2
 80016c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100

080016d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	6039      	str	r1, [r7, #0]
 80016de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	db0a      	blt.n	80016fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	490c      	ldr	r1, [pc, #48]	; (8001720 <__NVIC_SetPriority+0x4c>)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	0112      	lsls	r2, r2, #4
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	440b      	add	r3, r1
 80016f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016fc:	e00a      	b.n	8001714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4908      	ldr	r1, [pc, #32]	; (8001724 <__NVIC_SetPriority+0x50>)
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	3b04      	subs	r3, #4
 800170c:	0112      	lsls	r2, r2, #4
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	440b      	add	r3, r1
 8001712:	761a      	strb	r2, [r3, #24]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000e100 	.word	0xe000e100
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001728:	b480      	push	{r7}
 800172a:	b089      	sub	sp, #36	; 0x24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f1c3 0307 	rsb	r3, r3, #7
 8001742:	2b04      	cmp	r3, #4
 8001744:	bf28      	it	cs
 8001746:	2304      	movcs	r3, #4
 8001748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3304      	adds	r3, #4
 800174e:	2b06      	cmp	r3, #6
 8001750:	d902      	bls.n	8001758 <NVIC_EncodePriority+0x30>
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3b03      	subs	r3, #3
 8001756:	e000      	b.n	800175a <NVIC_EncodePriority+0x32>
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800175c:	f04f 32ff 	mov.w	r2, #4294967295
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43da      	mvns	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	401a      	ands	r2, r3
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001770:	f04f 31ff 	mov.w	r1, #4294967295
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	43d9      	mvns	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	4313      	orrs	r3, r2
         );
}
 8001782:	4618      	mov	r0, r3
 8001784:	3724      	adds	r7, #36	; 0x24
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr

0800178c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3b01      	subs	r3, #1
 8001798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800179c:	d301      	bcc.n	80017a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800179e:	2301      	movs	r3, #1
 80017a0:	e00f      	b.n	80017c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a2:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <SysTick_Config+0x40>)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3b01      	subs	r3, #1
 80017a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017aa:	210f      	movs	r1, #15
 80017ac:	f04f 30ff 	mov.w	r0, #4294967295
 80017b0:	f7ff ff90 	bl	80016d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <SysTick_Config+0x40>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ba:	4b04      	ldr	r3, [pc, #16]	; (80017cc <SysTick_Config+0x40>)
 80017bc:	2207      	movs	r2, #7
 80017be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	e000e010 	.word	0xe000e010

080017d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff ff2d 	bl	8001638 <__NVIC_SetPriorityGrouping>
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b086      	sub	sp, #24
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	4603      	mov	r3, r0
 80017ee:	60b9      	str	r1, [r7, #8]
 80017f0:	607a      	str	r2, [r7, #4]
 80017f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f8:	f7ff ff42 	bl	8001680 <__NVIC_GetPriorityGrouping>
 80017fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	68b9      	ldr	r1, [r7, #8]
 8001802:	6978      	ldr	r0, [r7, #20]
 8001804:	f7ff ff90 	bl	8001728 <NVIC_EncodePriority>
 8001808:	4602      	mov	r2, r0
 800180a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800180e:	4611      	mov	r1, r2
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff ff5f 	bl	80016d4 <__NVIC_SetPriority>
}
 8001816:	bf00      	nop
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b082      	sub	sp, #8
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff35 	bl	800169c <__NVIC_EnableIRQ>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff ffa2 	bl	800178c <SysTick_Config>
 8001848:	4603      	mov	r3, r0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001854:	b480      	push	{r7}
 8001856:	b08b      	sub	sp, #44	; 0x2c
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001866:	e148      	b.n	8001afa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001868:	2201      	movs	r2, #1
 800186a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	69fa      	ldr	r2, [r7, #28]
 8001878:	4013      	ands	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	429a      	cmp	r2, r3
 8001882:	f040 8137 	bne.w	8001af4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	4aa3      	ldr	r2, [pc, #652]	; (8001b18 <HAL_GPIO_Init+0x2c4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d05e      	beq.n	800194e <HAL_GPIO_Init+0xfa>
 8001890:	4aa1      	ldr	r2, [pc, #644]	; (8001b18 <HAL_GPIO_Init+0x2c4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d875      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 8001896:	4aa1      	ldr	r2, [pc, #644]	; (8001b1c <HAL_GPIO_Init+0x2c8>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d058      	beq.n	800194e <HAL_GPIO_Init+0xfa>
 800189c:	4a9f      	ldr	r2, [pc, #636]	; (8001b1c <HAL_GPIO_Init+0x2c8>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d86f      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 80018a2:	4a9f      	ldr	r2, [pc, #636]	; (8001b20 <HAL_GPIO_Init+0x2cc>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d052      	beq.n	800194e <HAL_GPIO_Init+0xfa>
 80018a8:	4a9d      	ldr	r2, [pc, #628]	; (8001b20 <HAL_GPIO_Init+0x2cc>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d869      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 80018ae:	4a9d      	ldr	r2, [pc, #628]	; (8001b24 <HAL_GPIO_Init+0x2d0>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d04c      	beq.n	800194e <HAL_GPIO_Init+0xfa>
 80018b4:	4a9b      	ldr	r2, [pc, #620]	; (8001b24 <HAL_GPIO_Init+0x2d0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d863      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 80018ba:	4a9b      	ldr	r2, [pc, #620]	; (8001b28 <HAL_GPIO_Init+0x2d4>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d046      	beq.n	800194e <HAL_GPIO_Init+0xfa>
 80018c0:	4a99      	ldr	r2, [pc, #612]	; (8001b28 <HAL_GPIO_Init+0x2d4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d85d      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 80018c6:	2b12      	cmp	r3, #18
 80018c8:	d82a      	bhi.n	8001920 <HAL_GPIO_Init+0xcc>
 80018ca:	2b12      	cmp	r3, #18
 80018cc:	d859      	bhi.n	8001982 <HAL_GPIO_Init+0x12e>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <HAL_GPIO_Init+0x80>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	0800194f 	.word	0x0800194f
 80018d8:	08001929 	.word	0x08001929
 80018dc:	0800193b 	.word	0x0800193b
 80018e0:	0800197d 	.word	0x0800197d
 80018e4:	08001983 	.word	0x08001983
 80018e8:	08001983 	.word	0x08001983
 80018ec:	08001983 	.word	0x08001983
 80018f0:	08001983 	.word	0x08001983
 80018f4:	08001983 	.word	0x08001983
 80018f8:	08001983 	.word	0x08001983
 80018fc:	08001983 	.word	0x08001983
 8001900:	08001983 	.word	0x08001983
 8001904:	08001983 	.word	0x08001983
 8001908:	08001983 	.word	0x08001983
 800190c:	08001983 	.word	0x08001983
 8001910:	08001983 	.word	0x08001983
 8001914:	08001983 	.word	0x08001983
 8001918:	08001931 	.word	0x08001931
 800191c:	08001945 	.word	0x08001945
 8001920:	4a82      	ldr	r2, [pc, #520]	; (8001b2c <HAL_GPIO_Init+0x2d8>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d013      	beq.n	800194e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001926:	e02c      	b.n	8001982 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	623b      	str	r3, [r7, #32]
          break;
 800192e:	e029      	b.n	8001984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	3304      	adds	r3, #4
 8001936:	623b      	str	r3, [r7, #32]
          break;
 8001938:	e024      	b.n	8001984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	3308      	adds	r3, #8
 8001940:	623b      	str	r3, [r7, #32]
          break;
 8001942:	e01f      	b.n	8001984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	330c      	adds	r3, #12
 800194a:	623b      	str	r3, [r7, #32]
          break;
 800194c:	e01a      	b.n	8001984 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d102      	bne.n	800195c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001956:	2304      	movs	r3, #4
 8001958:	623b      	str	r3, [r7, #32]
          break;
 800195a:	e013      	b.n	8001984 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d105      	bne.n	8001970 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001964:	2308      	movs	r3, #8
 8001966:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	611a      	str	r2, [r3, #16]
          break;
 800196e:	e009      	b.n	8001984 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001970:	2308      	movs	r3, #8
 8001972:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	615a      	str	r2, [r3, #20]
          break;
 800197a:	e003      	b.n	8001984 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
          break;
 8001980:	e000      	b.n	8001984 <HAL_GPIO_Init+0x130>
          break;
 8001982:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	2bff      	cmp	r3, #255	; 0xff
 8001988:	d801      	bhi.n	800198e <HAL_GPIO_Init+0x13a>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	e001      	b.n	8001992 <HAL_GPIO_Init+0x13e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3304      	adds	r3, #4
 8001992:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	2bff      	cmp	r3, #255	; 0xff
 8001998:	d802      	bhi.n	80019a0 <HAL_GPIO_Init+0x14c>
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	e002      	b.n	80019a6 <HAL_GPIO_Init+0x152>
 80019a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a2:	3b08      	subs	r3, #8
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	210f      	movs	r1, #15
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	401a      	ands	r2, r3
 80019b8:	6a39      	ldr	r1, [r7, #32]
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	431a      	orrs	r2, r3
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 8090 	beq.w	8001af4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019d4:	4b56      	ldr	r3, [pc, #344]	; (8001b30 <HAL_GPIO_Init+0x2dc>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4a55      	ldr	r2, [pc, #340]	; (8001b30 <HAL_GPIO_Init+0x2dc>)
 80019da:	f043 0301 	orr.w	r3, r3, #1
 80019de:	6193      	str	r3, [r2, #24]
 80019e0:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_GPIO_Init+0x2dc>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019ec:	4a51      	ldr	r2, [pc, #324]	; (8001b34 <HAL_GPIO_Init+0x2e0>)
 80019ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f0:	089b      	lsrs	r3, r3, #2
 80019f2:	3302      	adds	r3, #2
 80019f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fc:	f003 0303 	and.w	r3, r3, #3
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	220f      	movs	r2, #15
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a49      	ldr	r2, [pc, #292]	; (8001b38 <HAL_GPIO_Init+0x2e4>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d00d      	beq.n	8001a34 <HAL_GPIO_Init+0x1e0>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a48      	ldr	r2, [pc, #288]	; (8001b3c <HAL_GPIO_Init+0x2e8>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d007      	beq.n	8001a30 <HAL_GPIO_Init+0x1dc>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a47      	ldr	r2, [pc, #284]	; (8001b40 <HAL_GPIO_Init+0x2ec>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d101      	bne.n	8001a2c <HAL_GPIO_Init+0x1d8>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e004      	b.n	8001a36 <HAL_GPIO_Init+0x1e2>
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e002      	b.n	8001a36 <HAL_GPIO_Init+0x1e2>
 8001a30:	2301      	movs	r3, #1
 8001a32:	e000      	b.n	8001a36 <HAL_GPIO_Init+0x1e2>
 8001a34:	2300      	movs	r3, #0
 8001a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a38:	f002 0203 	and.w	r2, r2, #3
 8001a3c:	0092      	lsls	r2, r2, #2
 8001a3e:	4093      	lsls	r3, r2
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a46:	493b      	ldr	r1, [pc, #236]	; (8001b34 <HAL_GPIO_Init+0x2e0>)
 8001a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4a:	089b      	lsrs	r3, r3, #2
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d006      	beq.n	8001a6e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a60:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a62:	689a      	ldr	r2, [r3, #8]
 8001a64:	4937      	ldr	r1, [pc, #220]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	608b      	str	r3, [r1, #8]
 8001a6c:	e006      	b.n	8001a7c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a6e:	4b35      	ldr	r3, [pc, #212]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4933      	ldr	r1, [pc, #204]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d006      	beq.n	8001a96 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a88:	4b2e      	ldr	r3, [pc, #184]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a8a:	68da      	ldr	r2, [r3, #12]
 8001a8c:	492d      	ldr	r1, [pc, #180]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	60cb      	str	r3, [r1, #12]
 8001a94:	e006      	b.n	8001aa4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a96:	4b2b      	ldr	r3, [pc, #172]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001a98:	68da      	ldr	r2, [r3, #12]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4929      	ldr	r1, [pc, #164]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ab0:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ab2:	685a      	ldr	r2, [r3, #4]
 8001ab4:	4923      	ldr	r1, [pc, #140]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	604b      	str	r3, [r1, #4]
 8001abc:	e006      	b.n	8001acc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001abe:	4b21      	ldr	r3, [pc, #132]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	491f      	ldr	r1, [pc, #124]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d006      	beq.n	8001ae6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	4919      	ldr	r1, [pc, #100]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	600b      	str	r3, [r1, #0]
 8001ae4:	e006      	b.n	8001af4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	4915      	ldr	r1, [pc, #84]	; (8001b44 <HAL_GPIO_Init+0x2f0>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	3301      	adds	r3, #1
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	fa22 f303 	lsr.w	r3, r2, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f47f aeaf 	bne.w	8001868 <HAL_GPIO_Init+0x14>
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	bf00      	nop
 8001b0e:	372c      	adds	r7, #44	; 0x2c
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	10320000 	.word	0x10320000
 8001b1c:	10310000 	.word	0x10310000
 8001b20:	10220000 	.word	0x10220000
 8001b24:	10210000 	.word	0x10210000
 8001b28:	10120000 	.word	0x10120000
 8001b2c:	10110000 	.word	0x10110000
 8001b30:	40021000 	.word	0x40021000
 8001b34:	40010000 	.word	0x40010000
 8001b38:	40010800 	.word	0x40010800
 8001b3c:	40010c00 	.word	0x40010c00
 8001b40:	40011000 	.word	0x40011000
 8001b44:	40010400 	.word	0x40010400

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b64:	e003      	b.n	8001b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	041a      	lsls	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	611a      	str	r2, [r3, #16]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b8a:	887a      	ldrh	r2, [r7, #2]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	041a      	lsls	r2, r3, #16
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	43d9      	mvns	r1, r3
 8001b96:	887b      	ldrh	r3, [r7, #2]
 8001b98:	400b      	ands	r3, r1
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	611a      	str	r2, [r3, #16]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
	...

08001bac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e26c      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 8087 	beq.w	8001cda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bcc:	4b92      	ldr	r3, [pc, #584]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 030c 	and.w	r3, r3, #12
 8001bd4:	2b04      	cmp	r3, #4
 8001bd6:	d00c      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bd8:	4b8f      	ldr	r3, [pc, #572]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 030c 	and.w	r3, r3, #12
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	d112      	bne.n	8001c0a <HAL_RCC_OscConfig+0x5e>
 8001be4:	4b8c      	ldr	r3, [pc, #560]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf0:	d10b      	bne.n	8001c0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf2:	4b89      	ldr	r3, [pc, #548]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d06c      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x12c>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d168      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e246      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c12:	d106      	bne.n	8001c22 <HAL_RCC_OscConfig+0x76>
 8001c14:	4b80      	ldr	r3, [pc, #512]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a7f      	ldr	r2, [pc, #508]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	e02e      	b.n	8001c80 <HAL_RCC_OscConfig+0xd4>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x98>
 8001c2a:	4b7b      	ldr	r3, [pc, #492]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a7a      	ldr	r2, [pc, #488]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	4b78      	ldr	r3, [pc, #480]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a77      	ldr	r2, [pc, #476]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	e01d      	b.n	8001c80 <HAL_RCC_OscConfig+0xd4>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c4c:	d10c      	bne.n	8001c68 <HAL_RCC_OscConfig+0xbc>
 8001c4e:	4b72      	ldr	r3, [pc, #456]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a71      	ldr	r2, [pc, #452]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	4b6f      	ldr	r3, [pc, #444]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a6e      	ldr	r2, [pc, #440]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c64:	6013      	str	r3, [r2, #0]
 8001c66:	e00b      	b.n	8001c80 <HAL_RCC_OscConfig+0xd4>
 8001c68:	4b6b      	ldr	r3, [pc, #428]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a6a      	ldr	r2, [pc, #424]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c72:	6013      	str	r3, [r2, #0]
 8001c74:	4b68      	ldr	r3, [pc, #416]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a67      	ldr	r2, [pc, #412]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d013      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7ff fccc 	bl	8001624 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c90:	f7ff fcc8 	bl	8001624 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b64      	cmp	r3, #100	; 0x64
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e1fa      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca2:	4b5d      	ldr	r3, [pc, #372]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0f0      	beq.n	8001c90 <HAL_RCC_OscConfig+0xe4>
 8001cae:	e014      	b.n	8001cda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7ff fcb8 	bl	8001624 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cb8:	f7ff fcb4 	bl	8001624 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b64      	cmp	r3, #100	; 0x64
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e1e6      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cca:	4b53      	ldr	r3, [pc, #332]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x10c>
 8001cd6:	e000      	b.n	8001cda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d063      	beq.n	8001dae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ce6:	4b4c      	ldr	r3, [pc, #304]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f003 030c 	and.w	r3, r3, #12
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00b      	beq.n	8001d0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cf2:	4b49      	ldr	r3, [pc, #292]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d11c      	bne.n	8001d38 <HAL_RCC_OscConfig+0x18c>
 8001cfe:	4b46      	ldr	r3, [pc, #280]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d116      	bne.n	8001d38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0a:	4b43      	ldr	r3, [pc, #268]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d005      	beq.n	8001d22 <HAL_RCC_OscConfig+0x176>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d001      	beq.n	8001d22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e1ba      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d22:	4b3d      	ldr	r3, [pc, #244]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4939      	ldr	r1, [pc, #228]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d36:	e03a      	b.n	8001dae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d020      	beq.n	8001d82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d40:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7ff fc6d 	bl	8001624 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d4e:	f7ff fc69 	bl	8001624 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e19b      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d60:	4b2d      	ldr	r3, [pc, #180]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d6c:	4b2a      	ldr	r3, [pc, #168]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	695b      	ldr	r3, [r3, #20]
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	4927      	ldr	r1, [pc, #156]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	600b      	str	r3, [r1, #0]
 8001d80:	e015      	b.n	8001dae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d82:	4b26      	ldr	r3, [pc, #152]	; (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fc4c 	bl	8001624 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d90:	f7ff fc48 	bl	8001624 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e17a      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001da2:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d03a      	beq.n	8001e30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d019      	beq.n	8001df6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dc2:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <HAL_RCC_OscConfig+0x274>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc8:	f7ff fc2c 	bl	8001624 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd0:	f7ff fc28 	bl	8001624 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e15a      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de2:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001dee:	2001      	movs	r0, #1
 8001df0:	f000 fa9a 	bl	8002328 <RCC_Delay>
 8001df4:	e01c      	b.n	8001e30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_RCC_OscConfig+0x274>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dfc:	f7ff fc12 	bl	8001624 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e02:	e00f      	b.n	8001e24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e04:	f7ff fc0e 	bl	8001624 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d908      	bls.n	8001e24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e140      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	42420000 	.word	0x42420000
 8001e20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e24:	4b9e      	ldr	r3, [pc, #632]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1e9      	bne.n	8001e04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f000 80a6 	beq.w	8001f8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e42:	4b97      	ldr	r3, [pc, #604]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	69db      	ldr	r3, [r3, #28]
 8001e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10d      	bne.n	8001e6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	4b94      	ldr	r3, [pc, #592]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	4a93      	ldr	r2, [pc, #588]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e58:	61d3      	str	r3, [r2, #28]
 8001e5a:	4b91      	ldr	r3, [pc, #580]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e66:	2301      	movs	r3, #1
 8001e68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6a:	4b8e      	ldr	r3, [pc, #568]	; (80020a4 <HAL_RCC_OscConfig+0x4f8>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d118      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e76:	4b8b      	ldr	r3, [pc, #556]	; (80020a4 <HAL_RCC_OscConfig+0x4f8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a8a      	ldr	r2, [pc, #552]	; (80020a4 <HAL_RCC_OscConfig+0x4f8>)
 8001e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e82:	f7ff fbcf 	bl	8001624 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8a:	f7ff fbcb 	bl	8001624 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b64      	cmp	r3, #100	; 0x64
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e0fd      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9c:	4b81      	ldr	r3, [pc, #516]	; (80020a4 <HAL_RCC_OscConfig+0x4f8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f0      	beq.n	8001e8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d106      	bne.n	8001ebe <HAL_RCC_OscConfig+0x312>
 8001eb0:	4b7b      	ldr	r3, [pc, #492]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	4a7a      	ldr	r2, [pc, #488]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6213      	str	r3, [r2, #32]
 8001ebc:	e02d      	b.n	8001f1a <HAL_RCC_OscConfig+0x36e>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10c      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x334>
 8001ec6:	4b76      	ldr	r3, [pc, #472]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	4a75      	ldr	r2, [pc, #468]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	6213      	str	r3, [r2, #32]
 8001ed2:	4b73      	ldr	r3, [pc, #460]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4a72      	ldr	r2, [pc, #456]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ed8:	f023 0304 	bic.w	r3, r3, #4
 8001edc:	6213      	str	r3, [r2, #32]
 8001ede:	e01c      	b.n	8001f1a <HAL_RCC_OscConfig+0x36e>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	2b05      	cmp	r3, #5
 8001ee6:	d10c      	bne.n	8001f02 <HAL_RCC_OscConfig+0x356>
 8001ee8:	4b6d      	ldr	r3, [pc, #436]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4a6c      	ldr	r2, [pc, #432]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001eee:	f043 0304 	orr.w	r3, r3, #4
 8001ef2:	6213      	str	r3, [r2, #32]
 8001ef4:	4b6a      	ldr	r3, [pc, #424]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	4a69      	ldr	r2, [pc, #420]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6213      	str	r3, [r2, #32]
 8001f00:	e00b      	b.n	8001f1a <HAL_RCC_OscConfig+0x36e>
 8001f02:	4b67      	ldr	r3, [pc, #412]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	4a66      	ldr	r2, [pc, #408]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6213      	str	r3, [r2, #32]
 8001f0e:	4b64      	ldr	r3, [pc, #400]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	4a63      	ldr	r2, [pc, #396]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d015      	beq.n	8001f4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f22:	f7ff fb7f 	bl	8001624 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7ff fb7b 	bl	8001624 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e0ab      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f40:	4b57      	ldr	r3, [pc, #348]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0ee      	beq.n	8001f2a <HAL_RCC_OscConfig+0x37e>
 8001f4c:	e014      	b.n	8001f78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4e:	f7ff fb69 	bl	8001624 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f54:	e00a      	b.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f56:	f7ff fb65 	bl	8001624 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e095      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f6c:	4b4c      	ldr	r3, [pc, #304]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1ee      	bne.n	8001f56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d105      	bne.n	8001f8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f7e:	4b48      	ldr	r3, [pc, #288]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	4a47      	ldr	r2, [pc, #284]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 8081 	beq.w	8002096 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f94:	4b42      	ldr	r3, [pc, #264]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 030c 	and.w	r3, r3, #12
 8001f9c:	2b08      	cmp	r3, #8
 8001f9e:	d061      	beq.n	8002064 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d146      	bne.n	8002036 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa8:	4b3f      	ldr	r3, [pc, #252]	; (80020a8 <HAL_RCC_OscConfig+0x4fc>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7ff fb39 	bl	8001624 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb6:	f7ff fb35 	bl	8001624 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e067      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc8:	4b35      	ldr	r3, [pc, #212]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f0      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fdc:	d108      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fde:	4b30      	ldr	r3, [pc, #192]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	492d      	ldr	r1, [pc, #180]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a19      	ldr	r1, [r3, #32]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	430b      	orrs	r3, r1
 8002002:	4927      	ldr	r1, [pc, #156]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8002004:	4313      	orrs	r3, r2
 8002006:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002008:	4b27      	ldr	r3, [pc, #156]	; (80020a8 <HAL_RCC_OscConfig+0x4fc>)
 800200a:	2201      	movs	r2, #1
 800200c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200e:	f7ff fb09 	bl	8001624 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002016:	f7ff fb05 	bl	8001624 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e037      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002028:	4b1d      	ldr	r3, [pc, #116]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x46a>
 8002034:	e02f      	b.n	8002096 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <HAL_RCC_OscConfig+0x4fc>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203c:	f7ff faf2 	bl	8001624 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002044:	f7ff faee 	bl	8001624 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e020      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002056:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x498>
 8002062:	e018      	b.n	8002096 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d101      	bne.n	8002070 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e013      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <HAL_RCC_OscConfig+0x4f4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	429a      	cmp	r2, r3
 8002082:	d106      	bne.n	8002092 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208e:	429a      	cmp	r2, r3
 8002090:	d001      	beq.n	8002096 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e000      	b.n	8002098 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40007000 	.word	0x40007000
 80020a8:	42420060 	.word	0x42420060

080020ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d101      	bne.n	80020c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0d0      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020c0:	4b6a      	ldr	r3, [pc, #424]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d910      	bls.n	80020f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ce:	4b67      	ldr	r3, [pc, #412]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 0207 	bic.w	r2, r3, #7
 80020d6:	4965      	ldr	r1, [pc, #404]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	4313      	orrs	r3, r2
 80020dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020de:	4b63      	ldr	r3, [pc, #396]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0307 	and.w	r3, r3, #7
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d001      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e0b8      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d020      	beq.n	800213e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	2b00      	cmp	r3, #0
 8002106:	d005      	beq.n	8002114 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002108:	4b59      	ldr	r3, [pc, #356]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4a58      	ldr	r2, [pc, #352]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800210e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002112:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	2b00      	cmp	r3, #0
 800211e:	d005      	beq.n	800212c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002120:	4b53      	ldr	r3, [pc, #332]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	4a52      	ldr	r2, [pc, #328]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002126:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800212a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800212c:	4b50      	ldr	r3, [pc, #320]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	494d      	ldr	r1, [pc, #308]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800213a:	4313      	orrs	r3, r2
 800213c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d040      	beq.n	80021cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d107      	bne.n	8002162 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002152:	4b47      	ldr	r3, [pc, #284]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d115      	bne.n	800218a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e07f      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b02      	cmp	r3, #2
 8002168:	d107      	bne.n	800217a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800216a:	4b41      	ldr	r3, [pc, #260]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d109      	bne.n	800218a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e073      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217a:	4b3d      	ldr	r3, [pc, #244]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e06b      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800218a:	4b39      	ldr	r3, [pc, #228]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f023 0203 	bic.w	r2, r3, #3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	4936      	ldr	r1, [pc, #216]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002198:	4313      	orrs	r3, r2
 800219a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800219c:	f7ff fa42 	bl	8001624 <HAL_GetTick>
 80021a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a2:	e00a      	b.n	80021ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a4:	f7ff fa3e 	bl	8001624 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e053      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	4b2d      	ldr	r3, [pc, #180]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f003 020c 	and.w	r2, r3, #12
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d1eb      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021cc:	4b27      	ldr	r3, [pc, #156]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d210      	bcs.n	80021fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b24      	ldr	r3, [pc, #144]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f023 0207 	bic.w	r2, r3, #7
 80021e2:	4922      	ldr	r1, [pc, #136]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <HAL_RCC_ClockConfig+0x1c0>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e032      	b.n	8002262 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d008      	beq.n	800221a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002208:	4b19      	ldr	r3, [pc, #100]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	4916      	ldr	r1, [pc, #88]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002216:	4313      	orrs	r3, r2
 8002218:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	2b00      	cmp	r3, #0
 8002224:	d009      	beq.n	800223a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002226:	4b12      	ldr	r3, [pc, #72]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	490e      	ldr	r1, [pc, #56]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	4313      	orrs	r3, r2
 8002238:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800223a:	f000 f821 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 800223e:	4602      	mov	r2, r0
 8002240:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	091b      	lsrs	r3, r3, #4
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	490a      	ldr	r1, [pc, #40]	; (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800224c:	5ccb      	ldrb	r3, [r1, r3]
 800224e:	fa22 f303 	lsr.w	r3, r2, r3
 8002252:	4a09      	ldr	r2, [pc, #36]	; (8002278 <HAL_RCC_ClockConfig+0x1cc>)
 8002254:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002256:	4b09      	ldr	r3, [pc, #36]	; (800227c <HAL_RCC_ClockConfig+0x1d0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff f9a0 	bl	80015a0 <HAL_InitTick>

  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40022000 	.word	0x40022000
 8002270:	40021000 	.word	0x40021000
 8002274:	08002b94 	.word	0x08002b94
 8002278:	20000024 	.word	0x20000024
 800227c:	20000028 	.word	0x20000028

08002280 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	2300      	movs	r3, #0
 8002294:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800229a:	4b1e      	ldr	r3, [pc, #120]	; (8002314 <HAL_RCC_GetSysClockFreq+0x94>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d002      	beq.n	80022b0 <HAL_RCC_GetSysClockFreq+0x30>
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d003      	beq.n	80022b6 <HAL_RCC_GetSysClockFreq+0x36>
 80022ae:	e027      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022b0:	4b19      	ldr	r3, [pc, #100]	; (8002318 <HAL_RCC_GetSysClockFreq+0x98>)
 80022b2:	613b      	str	r3, [r7, #16]
      break;
 80022b4:	e027      	b.n	8002306 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	0c9b      	lsrs	r3, r3, #18
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	4a17      	ldr	r2, [pc, #92]	; (800231c <HAL_RCC_GetSysClockFreq+0x9c>)
 80022c0:	5cd3      	ldrb	r3, [r2, r3]
 80022c2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d010      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_RCC_GetSysClockFreq+0x94>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	0c5b      	lsrs	r3, r3, #17
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	4a11      	ldr	r2, [pc, #68]	; (8002320 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022da:	5cd3      	ldrb	r3, [r2, r3]
 80022dc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a0d      	ldr	r2, [pc, #52]	; (8002318 <HAL_RCC_GetSysClockFreq+0x98>)
 80022e2:	fb02 f203 	mul.w	r2, r2, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	e004      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a0c      	ldr	r2, [pc, #48]	; (8002324 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022f4:	fb02 f303 	mul.w	r3, r2, r3
 80022f8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	613b      	str	r3, [r7, #16]
      break;
 80022fe:	e002      	b.n	8002306 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_RCC_GetSysClockFreq+0x98>)
 8002302:	613b      	str	r3, [r7, #16]
      break;
 8002304:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002306:	693b      	ldr	r3, [r7, #16]
}
 8002308:	4618      	mov	r0, r3
 800230a:	371c      	adds	r7, #28
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	40021000 	.word	0x40021000
 8002318:	007a1200 	.word	0x007a1200
 800231c:	08002ba4 	.word	0x08002ba4
 8002320:	08002bb4 	.word	0x08002bb4
 8002324:	003d0900 	.word	0x003d0900

08002328 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <RCC_Delay+0x34>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0a      	ldr	r2, [pc, #40]	; (8002360 <RCC_Delay+0x38>)
 8002336:	fba2 2303 	umull	r2, r3, r2, r3
 800233a:	0a5b      	lsrs	r3, r3, #9
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	fb02 f303 	mul.w	r3, r2, r3
 8002342:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002344:	bf00      	nop
  }
  while (Delay --);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1e5a      	subs	r2, r3, #1
 800234a:	60fa      	str	r2, [r7, #12]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1f9      	bne.n	8002344 <RCC_Delay+0x1c>
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	bc80      	pop	{r7}
 800235a:	4770      	bx	lr
 800235c:	20000024 	.word	0x20000024
 8002360:	10624dd3 	.word	0x10624dd3

08002364 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e041      	b.n	80023fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff f870 	bl	8001470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2202      	movs	r2, #2
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3304      	adds	r3, #4
 80023a0:	4619      	mov	r1, r3
 80023a2:	4610      	mov	r0, r2
 80023a4:	f000 fa56 	bl	8002854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d001      	beq.n	800241c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e035      	b.n	8002488 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2202      	movs	r2, #2
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a16      	ldr	r2, [pc, #88]	; (8002494 <HAL_TIM_Base_Start_IT+0x90>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d009      	beq.n	8002452 <HAL_TIM_Base_Start_IT+0x4e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002446:	d004      	beq.n	8002452 <HAL_TIM_Base_Start_IT+0x4e>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a12      	ldr	r2, [pc, #72]	; (8002498 <HAL_TIM_Base_Start_IT+0x94>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d111      	bne.n	8002476 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2b06      	cmp	r3, #6
 8002462:	d010      	beq.n	8002486 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002474:	e007      	b.n	8002486 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40012c00 	.word	0x40012c00
 8002498:	40000400 	.word	0x40000400

0800249c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d020      	beq.n	8002500 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d01b      	beq.n	8002500 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0202 	mvn.w	r2, #2
 80024d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f998 	bl	800281c <HAL_TIM_IC_CaptureCallback>
 80024ec:	e005      	b.n	80024fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f98b 	bl	800280a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f99a 	bl	800282e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	2b00      	cmp	r3, #0
 8002508:	d020      	beq.n	800254c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	d01b      	beq.n	800254c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f06f 0204 	mvn.w	r2, #4
 800251c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2202      	movs	r2, #2
 8002522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f972 	bl	800281c <HAL_TIM_IC_CaptureCallback>
 8002538:	e005      	b.n	8002546 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f965 	bl	800280a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 f974 	bl	800282e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f003 0308 	and.w	r3, r3, #8
 8002552:	2b00      	cmp	r3, #0
 8002554:	d020      	beq.n	8002598 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f003 0308 	and.w	r3, r3, #8
 800255c:	2b00      	cmp	r3, #0
 800255e:	d01b      	beq.n	8002598 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f06f 0208 	mvn.w	r2, #8
 8002568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2204      	movs	r2, #4
 800256e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f94c 	bl	800281c <HAL_TIM_IC_CaptureCallback>
 8002584:	e005      	b.n	8002592 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f93f 	bl	800280a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 f94e 	bl	800282e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d020      	beq.n	80025e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d01b      	beq.n	80025e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0210 	mvn.w	r2, #16
 80025b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2208      	movs	r2, #8
 80025ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f926 	bl	800281c <HAL_TIM_IC_CaptureCallback>
 80025d0:	e005      	b.n	80025de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f919 	bl	800280a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 f928 	bl	800282e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00c      	beq.n	8002608 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d007      	beq.n	8002608 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0201 	mvn.w	r2, #1
 8002600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7fe feaa 	bl	800135c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00c      	beq.n	800262c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002618:	2b00      	cmp	r3, #0
 800261a:	d007      	beq.n	800262c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fa6f 	bl	8002b0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00c      	beq.n	8002650 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	d007      	beq.n	8002650 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f8f8 	bl	8002840 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00c      	beq.n	8002674 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f003 0320 	and.w	r3, r3, #32
 8002660:	2b00      	cmp	r3, #0
 8002662:	d007      	beq.n	8002674 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f06f 0220 	mvn.w	r2, #32
 800266c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 fa42 	bl	8002af8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002674:	bf00      	nop
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_TIM_ConfigClockSource+0x1c>
 8002694:	2302      	movs	r3, #2
 8002696:	e0b4      	b.n	8002802 <HAL_TIM_ConfigClockSource+0x186>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d0:	d03e      	beq.n	8002750 <HAL_TIM_ConfigClockSource+0xd4>
 80026d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d6:	f200 8087 	bhi.w	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 80026da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026de:	f000 8086 	beq.w	80027ee <HAL_TIM_ConfigClockSource+0x172>
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e6:	d87f      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 80026e8:	2b70      	cmp	r3, #112	; 0x70
 80026ea:	d01a      	beq.n	8002722 <HAL_TIM_ConfigClockSource+0xa6>
 80026ec:	2b70      	cmp	r3, #112	; 0x70
 80026ee:	d87b      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 80026f0:	2b60      	cmp	r3, #96	; 0x60
 80026f2:	d050      	beq.n	8002796 <HAL_TIM_ConfigClockSource+0x11a>
 80026f4:	2b60      	cmp	r3, #96	; 0x60
 80026f6:	d877      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 80026f8:	2b50      	cmp	r3, #80	; 0x50
 80026fa:	d03c      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0xfa>
 80026fc:	2b50      	cmp	r3, #80	; 0x50
 80026fe:	d873      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002700:	2b40      	cmp	r3, #64	; 0x40
 8002702:	d058      	beq.n	80027b6 <HAL_TIM_ConfigClockSource+0x13a>
 8002704:	2b40      	cmp	r3, #64	; 0x40
 8002706:	d86f      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002708:	2b30      	cmp	r3, #48	; 0x30
 800270a:	d064      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x15a>
 800270c:	2b30      	cmp	r3, #48	; 0x30
 800270e:	d86b      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002710:	2b20      	cmp	r3, #32
 8002712:	d060      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x15a>
 8002714:	2b20      	cmp	r3, #32
 8002716:	d867      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002718:	2b00      	cmp	r3, #0
 800271a:	d05c      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x15a>
 800271c:	2b10      	cmp	r3, #16
 800271e:	d05a      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x15a>
 8002720:	e062      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6818      	ldr	r0, [r3, #0]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	6899      	ldr	r1, [r3, #8]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f000 f96a 	bl	8002a0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002744:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	609a      	str	r2, [r3, #8]
      break;
 800274e:	e04f      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	6899      	ldr	r1, [r3, #8]
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f000 f953 	bl	8002a0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002772:	609a      	str	r2, [r3, #8]
      break;
 8002774:	e03c      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6859      	ldr	r1, [r3, #4]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	461a      	mov	r2, r3
 8002784:	f000 f8ca 	bl	800291c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2150      	movs	r1, #80	; 0x50
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f921 	bl	80029d6 <TIM_ITRx_SetConfig>
      break;
 8002794:	e02c      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6859      	ldr	r1, [r3, #4]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f000 f8e8 	bl	8002978 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2160      	movs	r1, #96	; 0x60
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f911 	bl	80029d6 <TIM_ITRx_SetConfig>
      break;
 80027b4:	e01c      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	461a      	mov	r2, r3
 80027c4:	f000 f8aa 	bl	800291c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2140      	movs	r1, #64	; 0x40
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f901 	bl	80029d6 <TIM_ITRx_SetConfig>
      break;
 80027d4:	e00c      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4619      	mov	r1, r3
 80027e0:	4610      	mov	r0, r2
 80027e2:	f000 f8f8 	bl	80029d6 <TIM_ITRx_SetConfig>
      break;
 80027e6:	e003      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
      break;
 80027ec:	e000      	b.n	80027f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002800:	7bfb      	ldrb	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a2b      	ldr	r2, [pc, #172]	; (8002914 <TIM_Base_SetConfig+0xc0>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d007      	beq.n	800287c <TIM_Base_SetConfig+0x28>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002872:	d003      	beq.n	800287c <TIM_Base_SetConfig+0x28>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	4a28      	ldr	r2, [pc, #160]	; (8002918 <TIM_Base_SetConfig+0xc4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d108      	bne.n	800288e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002882:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	4313      	orrs	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a20      	ldr	r2, [pc, #128]	; (8002914 <TIM_Base_SetConfig+0xc0>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d007      	beq.n	80028a6 <TIM_Base_SetConfig+0x52>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800289c:	d003      	beq.n	80028a6 <TIM_Base_SetConfig+0x52>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a1d      	ldr	r2, [pc, #116]	; (8002918 <TIM_Base_SetConfig+0xc4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d108      	bne.n	80028b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a0d      	ldr	r2, [pc, #52]	; (8002914 <TIM_Base_SetConfig+0xc0>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d103      	bne.n	80028ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d005      	beq.n	800290a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f023 0201 	bic.w	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	611a      	str	r2, [r3, #16]
  }
}
 800290a:	bf00      	nop
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr
 8002914:	40012c00 	.word	0x40012c00
 8002918:	40000400 	.word	0x40000400

0800291c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800291c:	b480      	push	{r7}
 800291e:	b087      	sub	sp, #28
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	f023 0201 	bic.w	r2, r3, #1
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	4313      	orrs	r3, r2
 8002950:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f023 030a 	bic.w	r3, r3, #10
 8002958:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4313      	orrs	r3, r2
 8002960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	621a      	str	r2, [r3, #32]
}
 800296e:	bf00      	nop
 8002970:	371c      	adds	r7, #28
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	f023 0210 	bic.w	r2, r3, #16
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	031b      	lsls	r3, r3, #12
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	697a      	ldr	r2, [r7, #20]
 80029bc:	4313      	orrs	r3, r2
 80029be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	621a      	str	r2, [r3, #32]
}
 80029cc:	bf00      	nop
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr

080029d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b085      	sub	sp, #20
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	f043 0307 	orr.w	r3, r3, #7
 80029f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	609a      	str	r2, [r3, #8]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr

08002a0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b087      	sub	sp, #28
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	021a      	lsls	r2, r3, #8
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	609a      	str	r2, [r3, #8]
}
 8002a3e:	bf00      	nop
 8002a40:	371c      	adds	r7, #28
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e041      	b.n	8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a14      	ldr	r2, [pc, #80]	; (8002af0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d009      	beq.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aac:	d004      	beq.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a10      	ldr	r2, [pc, #64]	; (8002af4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d10c      	bne.n	8002ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002abe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	68ba      	ldr	r2, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40012c00 	.word	0x40012c00
 8002af4:	40000400 	.word	0x40000400

08002af8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr

08002b0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <__libc_init_array>:
 8002b1c:	b570      	push	{r4, r5, r6, lr}
 8002b1e:	2600      	movs	r6, #0
 8002b20:	4d0c      	ldr	r5, [pc, #48]	; (8002b54 <__libc_init_array+0x38>)
 8002b22:	4c0d      	ldr	r4, [pc, #52]	; (8002b58 <__libc_init_array+0x3c>)
 8002b24:	1b64      	subs	r4, r4, r5
 8002b26:	10a4      	asrs	r4, r4, #2
 8002b28:	42a6      	cmp	r6, r4
 8002b2a:	d109      	bne.n	8002b40 <__libc_init_array+0x24>
 8002b2c:	f000 f822 	bl	8002b74 <_init>
 8002b30:	2600      	movs	r6, #0
 8002b32:	4d0a      	ldr	r5, [pc, #40]	; (8002b5c <__libc_init_array+0x40>)
 8002b34:	4c0a      	ldr	r4, [pc, #40]	; (8002b60 <__libc_init_array+0x44>)
 8002b36:	1b64      	subs	r4, r4, r5
 8002b38:	10a4      	asrs	r4, r4, #2
 8002b3a:	42a6      	cmp	r6, r4
 8002b3c:	d105      	bne.n	8002b4a <__libc_init_array+0x2e>
 8002b3e:	bd70      	pop	{r4, r5, r6, pc}
 8002b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b44:	4798      	blx	r3
 8002b46:	3601      	adds	r6, #1
 8002b48:	e7ee      	b.n	8002b28 <__libc_init_array+0xc>
 8002b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b4e:	4798      	blx	r3
 8002b50:	3601      	adds	r6, #1
 8002b52:	e7f2      	b.n	8002b3a <__libc_init_array+0x1e>
 8002b54:	08002bb8 	.word	0x08002bb8
 8002b58:	08002bb8 	.word	0x08002bb8
 8002b5c:	08002bb8 	.word	0x08002bb8
 8002b60:	08002bbc 	.word	0x08002bbc

08002b64 <memset>:
 8002b64:	4603      	mov	r3, r0
 8002b66:	4402      	add	r2, r0
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d100      	bne.n	8002b6e <memset+0xa>
 8002b6c:	4770      	bx	lr
 8002b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b72:	e7f9      	b.n	8002b68 <memset+0x4>

08002b74 <_init>:
 8002b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b76:	bf00      	nop
 8002b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b7a:	bc08      	pop	{r3}
 8002b7c:	469e      	mov	lr, r3
 8002b7e:	4770      	bx	lr

08002b80 <_fini>:
 8002b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b82:	bf00      	nop
 8002b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b86:	bc08      	pop	{r3}
 8002b88:	469e      	mov	lr, r3
 8002b8a:	4770      	bx	lr
