# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 0.000128 4096 0.33 3530 135424 47.9416 34.9635 2157.99 1046.96 3287.97 3288.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 0.000128 4096 0.33 3530 135360 48.0168 35.0351 2451.45 1046.68 3581.29 3581.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 0.000128 4096 0.33 3530 135680 47.9091 35.0188 2567.66 1047.58 3698.28 3698.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 0.000128 4096 0.33 3530 135552 47.8555 34.9614 2397.87 1047.15 3527.95 3528.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 0.000128 4096 0.33 3530 135600 48.2244 35.0777 2423.04 1048.42 3554.87 3554.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 0.000128 4096 0.33 3530 135296 47.8356 35.0024 2474.82 1046.89 3604.66 3604.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 0.000128 4096 0.33 3530 135360 47.9573 35.0123 2491.21 1046.08 3620.37 3620.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 0.000128 4096 0.33 3530 135168 47.9658 34.9633 2408.9 1047.12 3539.06 3539.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 0.000128 4096 0.33 3530 135168 47.9355 34.9932 2429.75 1048.23 3561.03 3561.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 0.000128 4096 0.33 3530 134400 47.9549 34.9617 2565 1043.94 3691.98 3692.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 0.000128 4096 0.33 3530 134144 47.8337 34.9143 3010.77 1045.08 4138.72 4138.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 0.000128 4096 0.33 3540 135424 48.0063 34.9781 2309.17 1047.3 3439.58 3439.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 0.000128 4096 0.33 3540 135360 48.223 35.0474 2345.25 1047.36 3476 3476.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 0.000128 4096 0.33 3540 135360 48.0597 35.0073 2129.46 1048.52 3261.17 3261.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 0.000128 4096 0.33 3540 135296 48.1231 35.0361 2167.21 1047.08 3297.57 3297.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 0.000128 4096 0.33 3540 135168 47.9965 34.957 2216.82 1047.66 3347.54 3347.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 0.000128 4096 0.33 3540 135072 48.0468 35.029 2496 1046.28 3625.48 3625.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 0.000128 4096 0.33 3540 135360 47.9866 35.0189 2443.8 1047.59 3574.51 3574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 0.000128 4096 0.33 3540 135168 47.858 34.9722 2598.49 1047.11 3728.55 3728.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 0.000128 4096 0.33 3540 135200 48.2062 35.0855 2576 1048.56 3707.97 3708.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 0.000128 4096 0.33 3540 134848 47.8857 34.9827 2592.02 1046.01 3721.02 3721.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 0.000128 4096 0.33 3540 134880 48.0461 35.0202 2557.53 1047.05 3687.77 3687.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 0.000128 4096 0.33 3540 135168 47.9334 34.9736 2459.96 1047.87 3590.85 3590.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 0.000128 4096 0.33 3540 135168 47.9274 34.9765 2858 1057.54 3998.56 3998.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 0.000128 4096 0.33 3540 134400 47.9521 34.9614 2857.03 1044.07 3984.12 3984.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 0.000128 4096 0.33 3540 134144 47.8201 34.8968 2605.88 1044.78 3733.49 3733.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 0.000128 4096 0.33 3540 135424 47.992 34.9732 2187.53 1048.31 3318.92 3319.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 0.000128 4096 0.33 3540 135360 48.1554 35.0413 2240.45 1047.52 3371.29 3371.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 0.000128 4096 0.33 3540 135360 48.0122 35.0203 2088.22 1048.6 3219.98 3220.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 0.000128 4096 0.33 3540 135296 48.1362 35.0473 2118.19 1046.92 3248.41 3248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 0.000128 4096 0.33 3540 135168 47.9529 34.9619 2144.66 1047.67 3275.36 3275.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 0.000128 4096 0.33 3540 135072 48.041 35.0359 2614.12 1046.33 3743.64 3743.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 0.000128 4096 0.33 3540 134784 47.8324 34.9387 1817.43 1044.97 2945.28 2945.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 0.000128 4096 0.33 3540 135360 47.9444 35.0188 2527.96 1047.31 3658.35 3658.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 0.000128 4096 0.33 3540 134400 47.7687 34.8874 1758 1044.5 2885.26 2885.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 0.000128 4096 0.33 3540 135168 47.8635 34.9642 2372.55 1047.73 3503.22 3503.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 0.000128 4096 0.33 3540 135168 47.9237 34.9737 1694.37 1048.36 2825.74 2825.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 0.000128 4096 0.33 3540 135200 48.1902 35.0868 2472.82 1048.65 3604.87 3604.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 0.000128 4096 0.33 3540 134400 47.9513 34.9531 1733.3 1044.67 2860.98 2861.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 0.000128 4096 0.33 3540 134848 47.8744 34.9801 3150.39 1047.01 4280.37 4280.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 0.000128 4096 0.33 3540 134400 47.7184 34.8733 2059.02 1044.39 3186.11 3186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 0.000128 4096 0.33 3540 134880 48.0244 35.0263 3019.25 1046.83 4149.25 4149.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 0.000128 4096 0.33 3540 134400 47.9993 35.0003 2043.27 1047.7 3174.09 3174.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 0.000128 4096 0.33 3540 135168 47.913 34.9619 2948.26 1048.01 4079.27 4079.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 0.000128 4096 0.33 3540 134144 47.8219 34.8999 1974.71 1044.82 3102.36 3102.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 0.000128 4096 0.33 3540 135168 47.9101 34.9722 2582.77 1048.48 3714.25 3714.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 0.000128 4096 0.33 3540 133632 47.6232 34.7675 1782.07 1041.14 2905.72 2905.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 0.000128 4096 0.33 3540 134400 47.9545 34.9593 2634.57 1044.66 3762.25 3762.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 0.000128 4096 0.33 3540 132800 47.7745 34.8338 1850.51 1041.57 2974.8 2974.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 0.000128 4096 0.33 3528 135424 47.9475 34.9736 2150.45 1047.3 3280.79 3280.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 0.000128 4096 0.33 3528 135520 48.1416 35.0456 2080.49 1048.07 3211.86 3211.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 0.000128 4096 0.33 3528 135552 48.0227 35.0238 2050.37 1047.87 3181.42 3181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 0.000128 4096 0.33 3528 135168 47.8632 34.9595 1314.8 1046.97 2444.7 2444.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 0.000128 4096 0.33 3528 135296 48.085 35.0373 2374.68 1047.8 3505.72 3505.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 0.000128 4096 0.33 3528 134848 47.8744 34.9848 1489.19 1046.76 2618.92 2619.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 0.000128 4096 0.33 3528 135168 47.9215 34.9592 2286.17 1046.67 3415.84 3415.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 0.000128 4096 0.33 3528 135168 47.9167 34.9764 1514.02 1048.01 2645.04 2645.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 0.000128 4096 0.33 3528 135072 48.0442 35.0307 2500.85 1047.05 3631.1 3631.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 0.000128 4096 0.33 3528 134784 47.8676 34.9529 1749.86 1045.14 2877.93 2878.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 0.000128 4096 0.33 3528 135360 47.9569 35.0229 2383.28 1047.57 3513.95 3514.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 0.000128 4096 0.33 3528 134400 47.7577 34.8933 1695.63 1045.43 2823.84 2823.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 0.000128 4096 0.33 3528 135168 47.8908 34.9553 3046.84 1047.75 4177.55 4177.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 0.000128 4096 0.33 3528 135168 47.9096 34.9739 1964.06 1047.65 3094.71 3094.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 0.000128 4096 0.33 3528 135200 48.2326 35.0803 3005.27 1047.68 4136.39 4136.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 0.000128 4096 0.33 3528 134400 47.9396 34.9726 2029.19 1044.05 3156.27 3156.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 0.000128 4096 0.33 3528 134848 47.8878 34.986 2940.2 1046.02 4069.22 4069.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 0.000128 4096 0.33 3528 134400 47.7274 34.8918 1936.51 1044.35 3063.59 3063.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 0.000128 4096 0.33 3528 134880 48.0309 35.0312 2841.78 1046.2 3971.17 3971.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 0.000128 4096 0.33 3528 134400 47.9987 35.0098 1833.04 1047.66 2963.82 2963.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 0.000128 4096 0.33 3528 135168 47.9112 34.9681 2725.38 1048.02 3856.4 3856.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 0.000128 4096 0.33 3528 134144 47.8168 34.9124 1828.63 1045.95 2957.43 2957.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 0.000128 4096 0.33 3550 135040 47.9437 34.9749 2436.55 1047.31 3566.9 3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 0.000128 4096 0.33 3550 135040 48.1434 35.0473 2007.82 1048.21 3139.35 3139.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 0.000128 4096 0.33 3550 135040 48.0536 35.0188 1534.41 1047.56 2665.16 2665.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 0.000128 4096 0.33 3550 134976 48.037 35.0336 2133.62 1047.73 3264.53 3264.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 0.000128 4096 0.33 3550 134784 47.853 34.9549 1372.52 1047.12 2502.57 2502.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 0.000128 4096 0.33 3550 134848 48.1118 35.0349 2286.72 1047.1 3417.09 3417.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 0.000128 4096 0.33 3550 134400 47.9152 34.9854 1437.53 1046.89 2567.45 2567.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 0.000128 4096 0.33 3550 134912 47.9493 34.9649 2370.7 1046.81 3500.54 3500.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 0.000128 4096 0.33 3550 134656 47.9124 34.9655 1568.14 1047.14 2698.28 2698.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 0.000128 4096 0.33 3550 134784 48.0586 35.0433 2505.7 1046.33 3635.26 3635.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 0.000128 4096 0.33 3550 134208 47.9099 34.9508 1791.64 1045.92 2920.55 2920.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 0.000128 4096 0.33 3550 135040 47.9723 35.0349 2442.43 1048.56 3574.13 3574.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 0.000128 4096 0.33 3550 134400 47.7612 34.8899 1714.13 1045.55 2842.45 2842.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 0.000128 4096 0.33 3550 134784 47.8484 34.9614 2978.85 1047.17 4108.95 4109.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 0.000128 4096 0.33 3550 134400 47.9601 34.9906 1998.9 1048.36 3130.32 3130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 0.000128 4096 0.33 3550 134800 48.274 35.0901 2987.36 1047.67 4118.51 4118.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 0.000128 4096 0.33 3550 133600 48.0069 34.9573 1999.2 1044.69 3126.97 3127.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 0.000128 4096 0.33 3550 134400 47.917 34.9826 2877.18 1046 4006.21 4006.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 0.000128 4096 0.33 3550 133504 47.7889 34.877 1881.26 1044.38 3008.42 3008.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 0.000128 4096 0.33 3550 134400 48.0572 35.0167 2786.51 1046.21 3915.91 3915.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 0.000128 4096 0.33 3550 134400 48.0125 35.0065 1850.98 1046.49 2980.6 2980.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 0.000128 4096 0.33 3550 134656 47.9273 34.9665 2681.7 1048.13 3812.84 3812.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 0.000128 4096 0.33 3550 134144 47.819 34.9008 1897.55 1046.06 3026.44 3026.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 0.000128 4096 0.33 3552 134912 47.948 34.9655 2122.76 1047.45 3253.24 3253.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 0.000128 4096 0.33 3552 134656 48.0579 34.9632 1493.3 1047.79 2624.22 2624.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 0.000128 4096 0.33 3552 134880 48.1377 35.051 2000.43 1048.35 3132.08 3132.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 0.000128 4096 0.33 3552 134720 48.0825 35.0101 1530.82 1047.71 2661.74 2661.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 0.000128 4096 0.33 3552 134976 47.9966 35.0115 2163.41 1048.46 3295 3295.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 0.000128 4096 0.33 3552 134784 47.8746 34.9669 1382.28 1047.1 2512.34 2512.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 0.000128 4096 0.33 3552 134848 48.115 35.0454 2126.51 1046.91 3256.7 3256.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 0.000128 4096 0.33 3552 134400 47.8905 34.988 1356.48 1045.99 2485.46 2485.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 0.000128 4096 0.33 3552 134400 48.0642 35.0371 1114.58 1047.07 2244.86 2244.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 0.000128 4096 0.33 3552 134656 47.9288 34.9597 2151.07 1046.8 3280.88 3280.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 0.000128 4096 0.33 3552 134656 47.9142 34.9696 1456.83 1047.99 2587.83 2587.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 0.000128 4096 0.33 3552 134400 47.9319 34.9718 1200.76 1048.35 2332.14 2332.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 0.000128 4096 0.33 3552 134784 48.0354 35.0321 3068 1047.19 4198.38 4198.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 0.000128 4096 0.33 3552 134208 47.8691 35.3393 1948.44 1046.04 3077.82 3078.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 0.000128 4096 0.33 3552 133920 48.0092 34.9532 1589.08 1044.99 2717.16 2717.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 0.000128 4096 0.33 3552 134720 47.9845 35.0188 2872.43 1048.41 4003.96 4004.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 0.000128 4096 0.33 3552 133760 47.788 34.8892 1930.27 1045.56 3058.62 3058.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 0.000128 4096 0.33 3552 134400 48.0279 35.0007 1630.19 1047.6 2760.93 2761.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 0.000128 4096 0.33 3552 134784 47.8476 34.9653 2711.76 1046.71 3841.4 3841.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 0.000128 4096 0.33 3552 134400 47.958 34.9796 1757.83 1048.46 2889.34 2889.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 0.000128 4096 0.33 3552 133632 47.8611 34.9389 1523.57 1046.8 2653.29 2653.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 0.000128 4096 0.33 3552 134800 48.2565 35.0761 2680.7 1048.65 3812.8 3812.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 0.000128 4096 0.33 3552 133600 47.9938 34.9652 1858.25 1043.92 2985.25 2985.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 0.000128 4096 0.33 3552 133200 48.1749 34.9901 1533.23 1045.32 2661.84 2661.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 0.000128 4096 0.33 3552 134400 47.9029 34.986 2603.95 1046.15 3733.11 3733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 0.000128 4096 0.33 3552 133504 47.8044 34.8919 1802.85 1044.21 2929.87 2929.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 0.000128 4096 0.33 3552 134400 47.9924 35.0024 1493.95 1047.21 2624.27 2624.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 0.000128 4096 0.33 3552 134400 48.0234 35.0167 2572.72 1045.87 3701.74 3701.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 0.000128 4096 0.33 3552 134400 48.0115 35.0079 1823.34 1047.68 2954.16 2954.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 0.000128 4096 0.33 3552 133920 48.0207 34.9757 1508.36 1044.8 2636.26 2636.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 0.000128 4096 0.33 3552 134656 47.9342 34.9658 2563.41 1047.15 3693.58 3693.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 0.000128 4096 0.33 3552 134144 47.8309 34.8981 1730.79 1045.85 2859.48 2859.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 0.000128 4096 0.33 3552 132096 47.7569 34.7747 1562.46 1040.28 2685.39 2685.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 0.000128 4096 0.33 3560 135296 47.9457 34.9617 2164.71 1047.29 3295.03 3295.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 0.000128 4096 0.33 3560 135168 47.985 34.9522 1517.87 1047.56 2648.49 2648.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 0.000128 4096 0.33 3560 135360 48.0972 35.0597 2266.85 1047.7 3397.82 3397.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 0.000128 4096 0.33 3560 135360 47.9807 35.0228 1436.78 1048.45 2568.34 2568.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 0.000128 4096 0.33 3560 134880 48.0945 35.0327 1474.7 1047.05 2605 2605.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 0.000128 4096 0.33 3560 135360 48.0176 35.0269 2083.76 1048.62 3215.54 3215.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 0.000128 4096 0.33 3560 135168 47.9009 34.9614 1363.21 1047.93 2494.12 2494.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 0.000128 4096 0.33 3560 134784 47.8385 34.9532 1112.76 1045.9 2241.57 2241.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 0.000128 4096 0.33 3560 135072 48.1056 35.0413 2960.71 1047.65 4091.64 4091.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 0.000128 4096 0.33 3560 134848 47.8719 34.9917 1867.55 1046.88 2997.41 2997.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 0.000128 4096 0.33 3560 134400 48.0569 35.0379 1515.63 1046.44 2645.28 2645.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 0.000128 4096 0.33 3560 135168 47.9045 34.9737 2768.35 1047.79 3899.13 3899.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 0.000128 4096 0.33 3560 135168 47.9069 34.9635 1773.15 1048.01 2904.15 2904.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 0.000128 4096 0.33 3560 135168 47.8707 34.9749 1439.48 1047.41 2569.86 2569.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 0.000128 4096 0.33 3560 135072 48.0603 35.0359 2827.4 1046.19 3956.81 3956.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 0.000128 4096 0.33 3560 134784 47.8433 34.9512 1845.24 1046.17 2974.31 2974.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 0.000128 4096 0.33 3560 133920 47.9963 34.9569 1618.53 1044.78 2746.38 2746.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 0.000128 4096 0.33 3560 134784 47.8081 34.9389 1448.14 1045.95 2576.96 2577.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 0.000128 4096 0.33 3560 135360 47.9578 35.0329 2678.7 1047.49 3809.29 3809.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 0.000128 4096 0.33 3560 134400 47.7524 34.8863 1809.18 1044.57 2936.51 2936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 0.000128 4096 0.33 3560 134400 48.0019 35.0008 1515.39 1047.48 2645.99 2646.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 0.000128 4096 0.33 3560 134400 47.8491 34.9061 1517.48 1045.56 2645.9 2645.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 0.000128 4096 0.33 3560 135168 47.8681 34.9629 2532.05 1047.95 3662.95 3663.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 0.000128 4096 0.33 3560 135168 47.896 34.9798 1795.86 1048.14 2926.99 2927.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 0.000128 4096 0.33 3560 134784 47.786 34.9453 1475.39 1046.67 2604.9 2604.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 0.000128 4096 0.33 3560 133632 47.609 34.7646 1374.44 1040.1 2497.03 2497.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 0.000128 4096 0.33 3560 135200 48.2249 35.0821 2608.12 1047.56 3739.11 3739.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 0.000128 4096 0.33 3560 134400 47.9436 34.9655 1766.03 1044.69 2893.74 2893.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 0.000128 4096 0.33 3560 134400 48.1013 34.9988 1570.84 1044.47 2698.52 2698.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 0.000128 4096 0.33 3560 132800 47.7744 34.8405 1390.27 1041.58 2514.58 2514.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 0.000128 4096 0.33 3552 134912 47.8993 34.9845 2363.54 1048.3 3494.84 3494.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 0.000128 4096 0.33 3552 134656 47.9942 34.9683 1666.83 1047.45 2797.36 2797.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 0.000128 4096 0.33 3552 134784 47.8827 34.9644 1455.38 1046.94 2585.28 2585.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 0.000128 4096 0.33 3552 134880 48.0899 35.0416 2073.79 1048.13 3205.17 3205.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 0.000128 4096 0.33 3552 134720 48.0098 35.0294 1357.74 1047.57 2488.46 2488.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 0.000128 4096 0.33 3552 134400 48.0695 35.0315 1363.67 1046.07 2492.95 2493.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 0.000128 4096 0.33 3552 134976 47.9789 35.0216 2874.6 1047.75 4005.46 4005.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 0.000128 4096 0.33 3552 134784 47.8578 34.9645 1815.78 1057.23 2955.94 2956.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 0.000128 4096 0.33 3552 134208 47.8983 34.9431 1459.2 1044.92 2587.08 2587.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 0.000128 4096 0.33 3552 134400 47.9466 34.9876 1234.73 1048.23 2366.01 2366.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 0.000128 4096 0.33 3552 134848 48.1232 35.037 2655.18 1047.7 3786.16 3786.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 0.000128 4096 0.33 3552 134400 47.8824 34.9878 1679.91 1046.89 2809.79 2809.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 0.000128 4096 0.33 3552 134400 48.0919 35.031 1382.69 1046.47 2512.4 2512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 0.000128 4096 0.33 3552 133504 47.8076 34.8997 1239.69 1044.32 2366.83 2366.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 0.000128 4096 0.33 3552 134656 47.9642 34.9553 2571.86 1047.79 3702.7 3702.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 0.000128 4096 0.33 3552 134656 47.9275 34.9711 1672.84 1048 2803.86 2803.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 0.000128 4096 0.33 3552 134400 47.9674 34.9724 1402.44 1048.22 2533.71 2533.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 0.000128 4096 0.33 3552 134144 47.8071 34.9164 1234.51 1045.95 2363.3 2363.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 0.000128 4096 0.33 3552 134784 48.0338 35.0299 2540.75 1046.15 3670.08 3670.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 0.000128 4096 0.33 3552 134208 47.8966 34.9507 1769.59 1045.1 2897.66 2897.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 0.000128 4096 0.33 3552 133920 48.022 34.973 1486.52 1044.88 2614.51 2614.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 0.000128 4096 0.33 3552 133632 47.827 34.9325 1487.43 1045.94 2616.23 2616.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 0.000128 4096 0.33 3552 134720 48.0218 35.0206 2532.63 1048.56 3664.35 3664.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 0.000128 4096 0.33 3552 133760 47.823 34.8877 1789.6 1045.43 2917.86 2917.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 0.000128 4096 0.33 3552 134400 47.9809 35.0038 1483.38 1047.48 2613.95 2614.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 0.000128 4096 0.33 3552 133120 47.9652 34.9165 1370.88 1045.57 2499.45 2499.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 0.000128 4096 0.33 3550 135040 47.9137 35.0169 2436.08 1047.32 3566.44 3566.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 0.000128 4096 0.33 3550 134912 47.9942 34.954 1704.09 1046.78 2833.93 2834.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 0.000128 4096 0.33 3550 134784 47.87 34.9553 1470.71 1046.97 2600.63 2600.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 0.000128 4096 0.33 3550 135040 48.192 35.0449 2084.44 1047.17 3214.97 3215.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 0.000128 4096 0.33 3550 135040 47.9629 35.0176 1341.16 1048.45 2472.71 2472.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 0.000128 4096 0.33 3550 134400 48.1251 35.0259 1363.13 1045.79 2492.2 2492.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 0.000128 4096 0.33 3550 134400 47.8468 34.898 1225.79 1045.44 2354.1 2354.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 0.000128 4096 0.33 3550 134976 47.9786 35.0258 2828.19 1047.58 3958.9 3958.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 0.000128 4096 0.33 3550 134784 47.8305 34.9737 1766.45 1047.13 2896.51 2896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 0.000128 4096 0.33 3550 134208 47.8825 34.95 1434.01 1046.16 2563.13 2563.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 0.000128 4096 0.33 3550 134400 47.943 34.9856 1221.9 1047.63 2352.58 2352.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 0.000128 4096 0.33 3550 134848 48.096 35.054 2586.76 1047.92 3717.95 3718.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 0.000128 4096 0.33 3550 134400 47.9109 34.986 1645.97 1046.99 2775.97 2776.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 0.000128 4096 0.33 3550 134400 48.0264 35.0452 1352.58 1046.47 2482.25 2482.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 0.000128 4096 0.33 3550 133504 47.7964 34.885 1211.67 1044.24 2338.7 2338.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 0.000128 4096 0.33 3550 134912 47.9231 34.9532 2573.04 1047.58 3703.61 3703.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 0.000128 4096 0.33 3550 134656 47.9504 34.9576 1675.88 1047.13 2806.04 2806.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 0.000128 4096 0.33 3550 134400 47.9256 34.976 1415.82 1048.47 2547.3 2547.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 0.000128 4096 0.33 3550 134144 47.8466 34.9091 1254.58 1046.07 2383.53 2383.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 0.000128 4096 0.33 3550 134784 48.0572 35.0325 2648.09 1046.46 3777.77 3777.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 0.000128 4096 0.33 3550 134208 47.8599 34.9594 1883.09 1046.13 3012.15 3012.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 0.000128 4096 0.33 3550 133920 48.0113 34.9661 1545.53 1045 2673.62 2673.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 0.000128 4096 0.33 3550 133632 47.8511 34.9408 1462.8 1046.8 2592.51 2592.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 0.000128 4096 0.33 3550 133920 48.0408 34.9819 1337.02 1044.64 2464.8 2464.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 0.000128 4096 0.33 3550 135040 47.9415 35.0182 2564.63 1048.44 3696.15 3696.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 0.000128 4096 0.33 3550 134400 47.7661 34.8918 1763.48 1045.61 2891.87 2891.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 0.000128 4096 0.33 3550 134400 48.0244 35.0023 1509.05 1047.86 2640.06 2640.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 0.000128 4096 0.33 3550 134400 47.8677 34.9095 1380.56 1045.77 2509.22 2509.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 0.000128 4096 0.33 3550 132800 47.8025 34.8298 1316.43 1040.71 2439.89 2439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 0.000128 4096 0.33 3540 135424 47.8903 34.9659 2223.42 1048.33 3354.72 3354.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 0.000128 4096 0.33 3540 135168 48.0075 34.9696 1573.54 1047.67 2704.3 2704.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 0.000128 4096 0.33 3540 135168 47.9346 34.9659 1343.17 1046.7 2472.89 2472.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 0.000128 4096 0.33 3540 135168 48.0013 34.9676 1210.13 1047.44 2340.65 2340.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 0.000128 4096 0.33 3540 135360 48.0783 35.0356 2826.44 1047.36 3957.03 3957.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 0.000128 4096 0.33 3540 135360 47.9519 35.0276 1768.1 1047.49 2898.68 2898.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 0.000128 4096 0.33 3540 134880 48.0293 35.0384 1435.15 1046.71 2565.04 2565.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 0.000128 4096 0.33 3540 134400 47.7694 34.8908 1606.9 1045.44 2735.12 2735.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 0.000128 4096 0.33 3540 135360 47.957 35.0266 2587.47 1047.77 3718.34 3718.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 0.000128 4096 0.33 3540 135168 47.8752 34.9616 1630.62 1046.98 2760.54 2760.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 0.000128 4096 0.33 3540 134784 47.831 34.9404 1337.38 1045.34 2465.61 2465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 0.000128 4096 0.33 3540 135168 47.9271 34.9778 1213.1 1048.64 2344.76 2344.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 0.000128 4096 0.33 3540 134400 48.024 35.0024 1043.02 1047.74 2173.9 2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 0.000128 4096 0.33 3540 135296 48.0879 35.0348 2480.05 1047.97 3611.25 3611.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 0.000128 4096 0.33 3540 134848 47.874 34.988 1577.5 1046.37 2706.85 2706.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 0.000128 4096 0.33 3540 135072 47.9914 35.0289 1322.41 1046.57 2452.11 2452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 0.000128 4096 0.33 3540 134400 47.6995 34.8815 1157.71 1045.19 2285.59 2285.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 0.000128 4096 0.33 3540 134400 48.1217 35.0384 1024.16 1046.83 2154.26 2154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 0.000128 4096 0.33 3540 135168 47.946 34.941 2348.58 1047.66 3479.24 3479.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 0.000128 4096 0.33 3540 135168 47.9196 34.9697 1609.45 1048.31 2740.76 2740.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 0.000128 4096 0.33 3540 135168 47.9231 34.9786 1338.16 1047.62 2468.8 2468.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 0.000128 4096 0.33 3540 134144 47.8399 34.9059 1229.55 1045.76 2358.18 2358.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 0.000128 4096 0.33 3540 134400 47.8613 34.906 1124.08 1046.17 2253.13 2253.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 0.000128 4096 0.33 3584 133632 48.0642 35.0092 2206.29 1047.29 3336.78 3336.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 0.000128 4096 0.33 3584 133376 48.1249 34.9614 1548.41 1046.76 2678.37 2678.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 0.000128 4096 0.33 3584 133248 48.0864 34.9589 1338.41 1047.94 2469.52 2469.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 0.000128 4096 0.33 3584 133120 48.1089 34.9696 1207.49 1048.1 2338.78 2338.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 0.000128 4096 0.33 3584 133600 48.2091 35.0434 2741.48 1047.48 3872.33 3872.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 0.000128 4096 0.33 3584 133440 48.1074 35.0269 1672.84 1047.74 2803.83 2803.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 0.000128 4096 0.33 3584 132960 48.171 35.0184 1380.87 1046.04 2510.22 2510.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 0.000128 4096 0.33 3584 132480 47.9393 34.928 1565.03 1045.53 2693.54 2693.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 0.000128 4096 0.33 3584 132800 48.092 34.9595 1462.25 1044.88 2590.3 2590.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 0.000128 4096 0.33 3584 133632 48.1069 35.0284 2518.77 1048.88 3650.91 3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 0.000128 4096 0.33 3584 133248 47.9987 34.9573 1570.28 1047.15 2700.5 2700.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 0.000128 4096 0.33 3584 133056 47.9438 34.9514 1296.73 1046.32 2426.06 2426.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 0.000128 4096 0.33 3584 132864 48.019 34.9816 1153.52 1047.47 2284.11 2284.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 0.000128 4096 0.33 3584 132480 48.0827 34.9983 1007.43 1046.85 2137.48 2137.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 0.000128 4096 0.33 3584 133504 48.2107 35.0468 2380.86 1046.9 3511.14 3511.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 0.000128 4096 0.33 3584 133056 48.0341 34.9903 1506.39 1046.9 2636.43 2636.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 0.000128 4096 0.33 3584 133056 48.1773 35.0282 1272.83 1046.04 2402.19 2402.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 0.000128 4096 0.33 3584 132608 47.8479 34.884 1115.67 1044.94 2243.46 2243.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 0.000128 4096 0.33 3584 133280 48.2263 35.0262 994.875 1047.86 2126.1 2126.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 0.000128 4096 0.33 3584 133376 48.0351 34.9553 2339.69 1046.55 3469.34 3469.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 0.000128 4096 0.33 3584 133120 48.0662 34.9655 1579.92 1047.99 2711.05 2711.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 0.000128 4096 0.33 3584 132864 48.0164 34.974 1308.03 1048.25 2439.4 2439.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 0.000128 4096 0.33 3584 132096 47.9177 34.9079 1197.49 1046.05 2326.49 2326.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 0.000128 4096 0.33 3584 131840 48.0188 34.9204 1100.16 1045.41 2228.63 2228.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 0.000128 4096 0.33 3584 130560 47.8702 34.7679 1031.12 1041.14 2155.02 2155.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 590 0.000128 4096 0.33 3584 132480 48.3409 35.0125 3612.85 1047.4 4743.72 4743.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 0.000128 4096 0.33 3584 132352 48.1178 34.9731 2411.27 1048.17 3542.66 3542.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 0.000128 4096 0.33 3584 132096 48.1759 34.9744 1689.11 1047.56 2819.94 2820.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 0.000128 4096 0.33 3584 132096 48.1141 34.9588 1452.59 1046.95 2582.75 2582.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 0.000128 4096 0.33 3584 132096 48.1526 34.9716 1336.22 1047.25 2466.72 2466.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 0.000128 4096 0.33 3584 131200 48.0125 34.8917 1252.54 1044.73 2380.29 2380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 0.000128 4096 0.33 3584 132096 48.1467 34.9773 1191.55 1047.38 2322.18 2322.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 0.000128 4096 0.33 3584 130816 47.9832 34.8856 1133.32 1044.03 2260.33 2260.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 0.000128 4096 0.33 3584 131072 48.0598 34.8948 1095.04 1045.08 2223.19 2223.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 590 0.000128 4096 0.33 3540 134400 47.9054 34.8795 3565.09 1044.56 4692.55 4692.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 590 0.000128 4096 0.33 3584 132608 48.0707 34.8864 3534.28 1045.08 4662.45 4662.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 590 0.000128 4096 0.33 3550 134400 48.3913 35.037 3654.96 1048.1 4786.61 4786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 590 0.000128 4096 0.33 3552 134400 48.3116 35.0332 3608.84 1046.69 4738.99 4739.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 590 0.000128 4096 0.33 3552 134656 48.1848 34.9679 3568.06 1048.03 4699.35 4699.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 0.000128 4096 0.33 3552 132480 47.825 34.8517 1724.17 1042.84 2849.8 2849.89
