// Seed: 1492317804
macromodule module_0 (
    input uwire id_0,
    output uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    input uwire id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    inout supply1 id_5,
    output uwire _id_6,
    input wand id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    output supply0 id_12,
    input supply1 id_13
);
  assign id_12 = id_3;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_4,
      id_13,
      id_9,
      id_0,
      id_12,
      id_10
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = -1;
  logic [-1 : id_6] id_15;
  ;
  logic id_16;
  ;
  assign id_5 = 1;
endmodule
