Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  9 23:39:57 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/solution_timing_routed.rpt
| Design       : solution
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 95 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                20958        0.098        0.000                      0                20958        4.750        0.000                       0                  8741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.544        0.000                      0                20958        0.098        0.000                      0                20958        4.750        0.000                       0                  8741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 4.512ns (39.568%)  route 6.891ns (60.432%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.138    11.197    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/A3
    SLICE_X42Y9          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    11.321 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/SP/O
                         net (fo=1, routed)           0.931    12.252    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16_n_27
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  search_po_0_U/solution_search_prcU_ram_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    12.376    search_po_0_U/solution_search_prcU_ram_U/p_0_in[8]
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 URtoDF_Move_reg_2209_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    ap_clk
    SLICE_X37Y26         FDRE                                         r  URtoDF_Move_reg_2209_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  URtoDF_Move_reg_2209_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    grp_totalDepth_fu_1004/URtoDF_Move_reg_2209_reg[30][11]
    SLICE_X36Y26         FDRE                                         r  grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    grp_totalDepth_fu_1004/ap_clk
    SLICE_X36Y26         FDRE                                         r  grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.076     0.508    grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X2Y32   grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK



