{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604408275807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604408275814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 20:57:55 2020 " "Processing started: Tue Nov 03 20:57:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604408275814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408275814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off move -c move " "Command: quartus_map --read_settings_files=on --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408275814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604408276356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604408276356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408288923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408288923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logo_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file logo_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 logo_rom " "Found entity 1: logo_rom" {  } { { "logo_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/logo_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408288925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408288925 ""}
{ "Warning" "WSGN_SEARCH_FILE" "move.v 1 1 " "Using design file move.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408288986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604408288986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604408288987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_flyinglogo.v(113) " "Verilog HDL information at top_flyinglogo.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604408289016 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_flyinglogo.v 1 1 " "Using design file top_flyinglogo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_flyinglogo " "Found entity 1: top_flyinglogo" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408289017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604408289017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_flyinglogo top_flyinglogo:i " "Elaborating entity \"top_flyinglogo\" for hierarchy \"top_flyinglogo:i\"" {  } { { "move.v" "i" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604408289018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_edge top_flyinglogo.v(33) " "Verilog HDL or VHDL warning at top_flyinglogo.v(33): object \"flag_edge\" assigned a value but never read" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604408289018 "|move|top_flyinglogo:i"}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen.v 1 1 " "Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408289074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604408289074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen top_flyinglogo:i\|clkgen:u0 " "Elaborating entity \"clkgen\" for hierarchy \"top_flyinglogo:i\|clkgen:u0\"" {  } { { "top_flyinglogo.v" "u0" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604408289074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 top_flyinglogo:i\|vga_640x480:u2 " "Elaborating entity \"vga_640x480\" for hierarchy \"top_flyinglogo:i\|vga_640x480:u2\"" {  } { { "top_flyinglogo.v" "u2" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604408289115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(38) " "Verilog HDL assignment warning at vga_timing.v(38): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604408289117 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(50) " "Verilog HDL assignment warning at vga_timing.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604408289117 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(66) " "Verilog HDL assignment warning at vga_timing.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604408289117 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(68) " "Verilog HDL assignment warning at vga_timing.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604408289117 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604408289130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604408289130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce top_flyinglogo:i\|debounce:u3 " "Elaborating entity \"debounce\" for hierarchy \"top_flyinglogo:i\|debounce:u3\"" {  } { { "top_flyinglogo.v" "u3" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604408289130 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 pic " "Node instance \"u1\" instantiates undefined entity \"pic\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_flyinglogo.v" "u1" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1604408289133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp9/move/move.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp9/move/move.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408289188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604408289330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 03 20:58:09 2020 " "Processing ended: Tue Nov 03 20:58:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604408289330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604408289330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604408289330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408289330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604408289980 ""}
