
check_74hc595.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bcc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001c8c  08001c8c  00011c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cbc  08001cbc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001cbc  08001cbc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001cbc  08001cbc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cbc  08001cbc  00011cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cc0  08001cc0  00011cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000010  08001cd4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08001cd4  00020094  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004b88  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000010cb  00000000  00000000  00024bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000540  00000000  00000000  00025c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004a8  00000000  00000000  000261d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cf7  00000000  00000000  00026678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006699  00000000  00000000  0003d36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082bb6  00000000  00000000  00043a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c65be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001168  00000000  00000000  000c6610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001c74 	.word	0x08001c74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08001c74 	.word	0x08001c74

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f9d1 	bl	80005cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f82d 	bl	8000288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8b1 	bl	8000394 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000232:	f000 f871 	bl	8000318 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for (int i = 0; i < 4; i++)
 8000236:	2300      	movs	r3, #0
 8000238:	607b      	str	r3, [r7, #4]
 800023a:	e01d      	b.n	8000278 <main+0x58>
	  {
			HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_RESET);
 800023c:	2390      	movs	r3, #144	; 0x90
 800023e:	05db      	lsls	r3, r3, #23
 8000240:	2200      	movs	r2, #0
 8000242:	2140      	movs	r1, #64	; 0x40
 8000244:	0018      	movs	r0, r3
 8000246:	f000 fc65 	bl	8000b14 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi1, &dataOut[i], 1, 1);
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <main+0x60>)
 800024e:	18d1      	adds	r1, r2, r3
 8000250:	480c      	ldr	r0, [pc, #48]	; (8000284 <main+0x64>)
 8000252:	2301      	movs	r3, #1
 8000254:	2201      	movs	r2, #1
 8000256:	f001 fa13 	bl	8001680 <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_SET);
 800025a:	2390      	movs	r3, #144	; 0x90
 800025c:	05db      	lsls	r3, r3, #23
 800025e:	2201      	movs	r2, #1
 8000260:	2140      	movs	r1, #64	; 0x40
 8000262:	0018      	movs	r0, r3
 8000264:	f000 fc56 	bl	8000b14 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000268:	23fa      	movs	r3, #250	; 0xfa
 800026a:	009b      	lsls	r3, r3, #2
 800026c:	0018      	movs	r0, r3
 800026e:	f000 fa11 	bl	8000694 <HAL_Delay>
	  for (int i = 0; i < 4; i++)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	3301      	adds	r3, #1
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2b03      	cmp	r3, #3
 800027c:	ddde      	ble.n	800023c <main+0x1c>
 800027e:	e7da      	b.n	8000236 <main+0x16>
 8000280:	20000000 	.word	0x20000000
 8000284:	2000002c 	.word	0x2000002c

08000288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000288:	b590      	push	{r4, r7, lr}
 800028a:	b093      	sub	sp, #76	; 0x4c
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	2414      	movs	r4, #20
 8000290:	193b      	adds	r3, r7, r4
 8000292:	0018      	movs	r0, r3
 8000294:	2334      	movs	r3, #52	; 0x34
 8000296:	001a      	movs	r2, r3
 8000298:	2100      	movs	r1, #0
 800029a:	f001 fce3 	bl	8001c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	0018      	movs	r0, r3
 80002a2:	2310      	movs	r3, #16
 80002a4:	001a      	movs	r2, r3
 80002a6:	2100      	movs	r1, #0
 80002a8:	f001 fcdc 	bl	8001c64 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ac:	0021      	movs	r1, r4
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2201      	movs	r2, #1
 80002b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2201      	movs	r2, #1
 80002b8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2202      	movs	r2, #2
 80002be:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	2280      	movs	r2, #128	; 0x80
 80002c4:	0252      	lsls	r2, r2, #9
 80002c6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2280      	movs	r2, #128	; 0x80
 80002cc:	0352      	lsls	r2, r2, #13
 80002ce:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2200      	movs	r2, #0
 80002d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	0018      	movs	r0, r3
 80002da:	f000 fc39 	bl	8000b50 <HAL_RCC_OscConfig>
 80002de:	1e03      	subs	r3, r0, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002e2:	f000 f89f 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	2207      	movs	r2, #7
 80002ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ec:	1d3b      	adds	r3, r7, #4
 80002ee:	2202      	movs	r2, #2
 80002f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	2101      	movs	r1, #1
 8000302:	0018      	movs	r0, r3
 8000304:	f000 ffaa 	bl	800125c <HAL_RCC_ClockConfig>
 8000308:	1e03      	subs	r3, r0, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800030c:	f000 f88a 	bl	8000424 <Error_Handler>
  }
}
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	b013      	add	sp, #76	; 0x4c
 8000316:	bd90      	pop	{r4, r7, pc}

08000318 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800031c:	4b1b      	ldr	r3, [pc, #108]	; (800038c <MX_SPI1_Init+0x74>)
 800031e:	4a1c      	ldr	r2, [pc, #112]	; (8000390 <MX_SPI1_Init+0x78>)
 8000320:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000322:	4b1a      	ldr	r3, [pc, #104]	; (800038c <MX_SPI1_Init+0x74>)
 8000324:	2282      	movs	r2, #130	; 0x82
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800032a:	4b18      	ldr	r3, [pc, #96]	; (800038c <MX_SPI1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000330:	4b16      	ldr	r3, [pc, #88]	; (800038c <MX_SPI1_Init+0x74>)
 8000332:	22e0      	movs	r2, #224	; 0xe0
 8000334:	00d2      	lsls	r2, r2, #3
 8000336:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000338:	4b14      	ldr	r3, [pc, #80]	; (800038c <MX_SPI1_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800033e:	4b13      	ldr	r3, [pc, #76]	; (800038c <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <MX_SPI1_Init+0x74>)
 8000346:	2280      	movs	r2, #128	; 0x80
 8000348:	0092      	lsls	r2, r2, #2
 800034a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800034c:	4b0f      	ldr	r3, [pc, #60]	; (800038c <MX_SPI1_Init+0x74>)
 800034e:	2208      	movs	r2, #8
 8000350:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000352:	4b0e      	ldr	r3, [pc, #56]	; (800038c <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <MX_SPI1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800035e:	4b0b      	ldr	r3, [pc, #44]	; (800038c <MX_SPI1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000364:	4b09      	ldr	r3, [pc, #36]	; (800038c <MX_SPI1_Init+0x74>)
 8000366:	2207      	movs	r2, #7
 8000368:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800036a:	4b08      	ldr	r3, [pc, #32]	; (800038c <MX_SPI1_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <MX_SPI1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000376:	4b05      	ldr	r3, [pc, #20]	; (800038c <MX_SPI1_Init+0x74>)
 8000378:	0018      	movs	r0, r3
 800037a:	f001 f8c9 	bl	8001510 <HAL_SPI_Init>
 800037e:	1e03      	subs	r3, r0, #0
 8000380:	d001      	beq.n	8000386 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000382:	f000 f84f 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000002c 	.word	0x2000002c
 8000390:	40013000 	.word	0x40013000

08000394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000394:	b590      	push	{r4, r7, lr}
 8000396:	b089      	sub	sp, #36	; 0x24
 8000398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039a:	240c      	movs	r4, #12
 800039c:	193b      	adds	r3, r7, r4
 800039e:	0018      	movs	r0, r3
 80003a0:	2314      	movs	r3, #20
 80003a2:	001a      	movs	r2, r3
 80003a4:	2100      	movs	r1, #0
 80003a6:	f001 fc5d 	bl	8001c64 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003aa:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003ac:	695a      	ldr	r2, [r3, #20]
 80003ae:	4b1c      	ldr	r3, [pc, #112]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003b0:	2180      	movs	r1, #128	; 0x80
 80003b2:	03c9      	lsls	r1, r1, #15
 80003b4:	430a      	orrs	r2, r1
 80003b6:	615a      	str	r2, [r3, #20]
 80003b8:	4b19      	ldr	r3, [pc, #100]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003ba:	695a      	ldr	r2, [r3, #20]
 80003bc:	2380      	movs	r3, #128	; 0x80
 80003be:	03db      	lsls	r3, r3, #15
 80003c0:	4013      	ands	r3, r2
 80003c2:	60bb      	str	r3, [r7, #8]
 80003c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c6:	4b16      	ldr	r3, [pc, #88]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003c8:	695a      	ldr	r2, [r3, #20]
 80003ca:	4b15      	ldr	r3, [pc, #84]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	0289      	lsls	r1, r1, #10
 80003d0:	430a      	orrs	r2, r1
 80003d2:	615a      	str	r2, [r3, #20]
 80003d4:	4b12      	ldr	r3, [pc, #72]	; (8000420 <MX_GPIO_Init+0x8c>)
 80003d6:	695a      	ldr	r2, [r3, #20]
 80003d8:	2380      	movs	r3, #128	; 0x80
 80003da:	029b      	lsls	r3, r3, #10
 80003dc:	4013      	ands	r3, r2
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LATCH_PIN_GPIO_Port, LATCH_PIN_Pin, GPIO_PIN_RESET);
 80003e2:	2390      	movs	r3, #144	; 0x90
 80003e4:	05db      	lsls	r3, r3, #23
 80003e6:	2200      	movs	r2, #0
 80003e8:	2140      	movs	r1, #64	; 0x40
 80003ea:	0018      	movs	r0, r3
 80003ec:	f000 fb92 	bl	8000b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LATCH_PIN_Pin */
  GPIO_InitStruct.Pin = LATCH_PIN_Pin;
 80003f0:	0021      	movs	r1, r4
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	2240      	movs	r2, #64	; 0x40
 80003f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f8:	187b      	adds	r3, r7, r1
 80003fa:	2201      	movs	r2, #1
 80003fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000404:	187b      	adds	r3, r7, r1
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LATCH_PIN_GPIO_Port, &GPIO_InitStruct);
 800040a:	187a      	adds	r2, r7, r1
 800040c:	2390      	movs	r3, #144	; 0x90
 800040e:	05db      	lsls	r3, r3, #23
 8000410:	0011      	movs	r1, r2
 8000412:	0018      	movs	r0, r3
 8000414:	f000 fa16 	bl	8000844 <HAL_GPIO_Init>

}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	b009      	add	sp, #36	; 0x24
 800041e:	bd90      	pop	{r4, r7, pc}
 8000420:	40021000 	.word	0x40021000

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	e7fe      	b.n	800042c <Error_Handler+0x8>
	...

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000436:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <HAL_MspInit+0x44>)
 8000438:	699a      	ldr	r2, [r3, #24]
 800043a:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <HAL_MspInit+0x44>)
 800043c:	2101      	movs	r1, #1
 800043e:	430a      	orrs	r2, r1
 8000440:	619a      	str	r2, [r3, #24]
 8000442:	4b0c      	ldr	r3, [pc, #48]	; (8000474 <HAL_MspInit+0x44>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	2201      	movs	r2, #1
 8000448:	4013      	ands	r3, r2
 800044a:	607b      	str	r3, [r7, #4]
 800044c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b09      	ldr	r3, [pc, #36]	; (8000474 <HAL_MspInit+0x44>)
 8000450:	69da      	ldr	r2, [r3, #28]
 8000452:	4b08      	ldr	r3, [pc, #32]	; (8000474 <HAL_MspInit+0x44>)
 8000454:	2180      	movs	r1, #128	; 0x80
 8000456:	0549      	lsls	r1, r1, #21
 8000458:	430a      	orrs	r2, r1
 800045a:	61da      	str	r2, [r3, #28]
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <HAL_MspInit+0x44>)
 800045e:	69da      	ldr	r2, [r3, #28]
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	055b      	lsls	r3, r3, #21
 8000464:	4013      	ands	r3, r2
 8000466:	603b      	str	r3, [r7, #0]
 8000468:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	b002      	add	sp, #8
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	40021000 	.word	0x40021000

08000478 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b08b      	sub	sp, #44	; 0x2c
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000480:	2414      	movs	r4, #20
 8000482:	193b      	adds	r3, r7, r4
 8000484:	0018      	movs	r0, r3
 8000486:	2314      	movs	r3, #20
 8000488:	001a      	movs	r2, r3
 800048a:	2100      	movs	r1, #0
 800048c:	f001 fbea 	bl	8001c64 <memset>
  if(hspi->Instance==SPI1)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a1c      	ldr	r2, [pc, #112]	; (8000508 <HAL_SPI_MspInit+0x90>)
 8000496:	4293      	cmp	r3, r2
 8000498:	d132      	bne.n	8000500 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800049a:	4b1c      	ldr	r3, [pc, #112]	; (800050c <HAL_SPI_MspInit+0x94>)
 800049c:	699a      	ldr	r2, [r3, #24]
 800049e:	4b1b      	ldr	r3, [pc, #108]	; (800050c <HAL_SPI_MspInit+0x94>)
 80004a0:	2180      	movs	r1, #128	; 0x80
 80004a2:	0149      	lsls	r1, r1, #5
 80004a4:	430a      	orrs	r2, r1
 80004a6:	619a      	str	r2, [r3, #24]
 80004a8:	4b18      	ldr	r3, [pc, #96]	; (800050c <HAL_SPI_MspInit+0x94>)
 80004aa:	699a      	ldr	r2, [r3, #24]
 80004ac:	2380      	movs	r3, #128	; 0x80
 80004ae:	015b      	lsls	r3, r3, #5
 80004b0:	4013      	ands	r3, r2
 80004b2:	613b      	str	r3, [r7, #16]
 80004b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b6:	4b15      	ldr	r3, [pc, #84]	; (800050c <HAL_SPI_MspInit+0x94>)
 80004b8:	695a      	ldr	r2, [r3, #20]
 80004ba:	4b14      	ldr	r3, [pc, #80]	; (800050c <HAL_SPI_MspInit+0x94>)
 80004bc:	2180      	movs	r1, #128	; 0x80
 80004be:	0289      	lsls	r1, r1, #10
 80004c0:	430a      	orrs	r2, r1
 80004c2:	615a      	str	r2, [r3, #20]
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <HAL_SPI_MspInit+0x94>)
 80004c6:	695a      	ldr	r2, [r3, #20]
 80004c8:	2380      	movs	r3, #128	; 0x80
 80004ca:	029b      	lsls	r3, r3, #10
 80004cc:	4013      	ands	r3, r2
 80004ce:	60fb      	str	r3, [r7, #12]
 80004d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80004d2:	0021      	movs	r1, r4
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	22a0      	movs	r2, #160	; 0xa0
 80004d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2202      	movs	r2, #2
 80004de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2203      	movs	r2, #3
 80004ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f2:	187a      	adds	r2, r7, r1
 80004f4:	2390      	movs	r3, #144	; 0x90
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	0011      	movs	r1, r2
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 f9a2 	bl	8000844 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000500:	46c0      	nop			; (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b00b      	add	sp, #44	; 0x2c
 8000506:	bd90      	pop	{r4, r7, pc}
 8000508:	40013000 	.word	0x40013000
 800050c:	40021000 	.word	0x40021000

08000510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000514:	e7fe      	b.n	8000514 <NMI_Handler+0x4>

08000516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000516:	b580      	push	{r7, lr}
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051a:	e7fe      	b.n	800051a <HardFault_Handler+0x4>

0800051c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}

08000526 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000534:	f000 f892 	bl	800065c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000538:	46c0      	nop			; (mov r8, r8)
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}

0800053e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800053e:	b580      	push	{r7, lr}
 8000540:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000548:	4813      	ldr	r0, [pc, #76]	; (8000598 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800054a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800054c:	4813      	ldr	r0, [pc, #76]	; (800059c <LoopForever+0x6>)
    LDR R1, [R0]
 800054e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000550:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000552:	4a13      	ldr	r2, [pc, #76]	; (80005a0 <LoopForever+0xa>)
    CMP R1, R2
 8000554:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000556:	d105      	bne.n	8000564 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000558:	4812      	ldr	r0, [pc, #72]	; (80005a4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800055a:	4913      	ldr	r1, [pc, #76]	; (80005a8 <LoopForever+0x12>)
    STR R1, [R0]
 800055c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800055e:	4813      	ldr	r0, [pc, #76]	; (80005ac <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000560:	4913      	ldr	r1, [pc, #76]	; (80005b0 <LoopForever+0x1a>)
    STR R1, [R0]
 8000562:	6001      	str	r1, [r0, #0]

08000564 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000564:	4813      	ldr	r0, [pc, #76]	; (80005b4 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000566:	4914      	ldr	r1, [pc, #80]	; (80005b8 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <LoopForever+0x26>)
  movs r3, #0
 800056a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800056c:	e002      	b.n	8000574 <LoopCopyDataInit>

0800056e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800056e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000572:	3304      	adds	r3, #4

08000574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000578:	d3f9      	bcc.n	800056e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800057a:	4a11      	ldr	r2, [pc, #68]	; (80005c0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 800057c:	4c11      	ldr	r4, [pc, #68]	; (80005c4 <LoopForever+0x2e>)
  movs r3, #0
 800057e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000580:	e001      	b.n	8000586 <LoopFillZerobss>

08000582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000584:	3204      	adds	r2, #4

08000586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000588:	d3fb      	bcc.n	8000582 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800058a:	f7ff ffd8 	bl	800053e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800058e:	f001 fb45 	bl	8001c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000592:	f7ff fe45 	bl	8000220 <main>

08000596 <LoopForever>:

LoopForever:
    b LoopForever
 8000596:	e7fe      	b.n	8000596 <LoopForever>
  ldr   r0, =_estack
 8000598:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 800059c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80005a0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80005a4:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80005a8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80005ac:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80005b0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80005b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005b8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80005bc:	08001cc4 	.word	0x08001cc4
  ldr r2, =_sbss
 80005c0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80005c4:	20000094 	.word	0x20000094

080005c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005c8:	e7fe      	b.n	80005c8 <ADC1_IRQHandler>
	...

080005cc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d0:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <HAL_Init+0x24>)
 80005d2:	681a      	ldr	r2, [r3, #0]
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <HAL_Init+0x24>)
 80005d6:	2110      	movs	r1, #16
 80005d8:	430a      	orrs	r2, r1
 80005da:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80005dc:	2003      	movs	r0, #3
 80005de:	f000 f809 	bl	80005f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e2:	f7ff ff25 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005e6:	2300      	movs	r3, #0
}
 80005e8:	0018      	movs	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	40022000 	.word	0x40022000

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005fc:	4b14      	ldr	r3, [pc, #80]	; (8000650 <HAL_InitTick+0x5c>)
 80005fe:	681c      	ldr	r4, [r3, #0]
 8000600:	4b14      	ldr	r3, [pc, #80]	; (8000654 <HAL_InitTick+0x60>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	0019      	movs	r1, r3
 8000606:	23fa      	movs	r3, #250	; 0xfa
 8000608:	0098      	lsls	r0, r3, #2
 800060a:	f7ff fd7d 	bl	8000108 <__udivsi3>
 800060e:	0003      	movs	r3, r0
 8000610:	0019      	movs	r1, r3
 8000612:	0020      	movs	r0, r4
 8000614:	f7ff fd78 	bl	8000108 <__udivsi3>
 8000618:	0003      	movs	r3, r0
 800061a:	0018      	movs	r0, r3
 800061c:	f000 f905 	bl	800082a <HAL_SYSTICK_Config>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000624:	2301      	movs	r3, #1
 8000626:	e00f      	b.n	8000648 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b03      	cmp	r3, #3
 800062c:	d80b      	bhi.n	8000646 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	2301      	movs	r3, #1
 8000632:	425b      	negs	r3, r3
 8000634:	2200      	movs	r2, #0
 8000636:	0018      	movs	r0, r3
 8000638:	f000 f8e2 	bl	8000800 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_InitTick+0x64>)
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000642:	2300      	movs	r3, #0
 8000644:	e000      	b.n	8000648 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000646:	2301      	movs	r3, #1
}
 8000648:	0018      	movs	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	b003      	add	sp, #12
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	20000004 	.word	0x20000004
 8000654:	2000000c 	.word	0x2000000c
 8000658:	20000008 	.word	0x20000008

0800065c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000660:	4b05      	ldr	r3, [pc, #20]	; (8000678 <HAL_IncTick+0x1c>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	001a      	movs	r2, r3
 8000666:	4b05      	ldr	r3, [pc, #20]	; (800067c <HAL_IncTick+0x20>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	18d2      	adds	r2, r2, r3
 800066c:	4b03      	ldr	r3, [pc, #12]	; (800067c <HAL_IncTick+0x20>)
 800066e:	601a      	str	r2, [r3, #0]
}
 8000670:	46c0      	nop			; (mov r8, r8)
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	2000000c 	.word	0x2000000c
 800067c:	20000090 	.word	0x20000090

08000680 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  return uwTick;
 8000684:	4b02      	ldr	r3, [pc, #8]	; (8000690 <HAL_GetTick+0x10>)
 8000686:	681b      	ldr	r3, [r3, #0]
}
 8000688:	0018      	movs	r0, r3
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	20000090 	.word	0x20000090

08000694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800069c:	f7ff fff0 	bl	8000680 <HAL_GetTick>
 80006a0:	0003      	movs	r3, r0
 80006a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	d005      	beq.n	80006ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006ae:	4b0a      	ldr	r3, [pc, #40]	; (80006d8 <HAL_Delay+0x44>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	001a      	movs	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	189b      	adds	r3, r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	f7ff ffe0 	bl	8000680 <HAL_GetTick>
 80006c0:	0002      	movs	r2, r0
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d8f7      	bhi.n	80006bc <HAL_Delay+0x28>
  {
  }
}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b004      	add	sp, #16
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	2000000c 	.word	0x2000000c

080006dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006dc:	b590      	push	{r4, r7, lr}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	0002      	movs	r2, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	1dfb      	adds	r3, r7, #7
 80006e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b7f      	cmp	r3, #127	; 0x7f
 80006f0:	d828      	bhi.n	8000744 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f2:	4a2f      	ldr	r2, [pc, #188]	; (80007b0 <__NVIC_SetPriority+0xd4>)
 80006f4:	1dfb      	adds	r3, r7, #7
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b25b      	sxtb	r3, r3
 80006fa:	089b      	lsrs	r3, r3, #2
 80006fc:	33c0      	adds	r3, #192	; 0xc0
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	589b      	ldr	r3, [r3, r2]
 8000702:	1dfa      	adds	r2, r7, #7
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	0011      	movs	r1, r2
 8000708:	2203      	movs	r2, #3
 800070a:	400a      	ands	r2, r1
 800070c:	00d2      	lsls	r2, r2, #3
 800070e:	21ff      	movs	r1, #255	; 0xff
 8000710:	4091      	lsls	r1, r2
 8000712:	000a      	movs	r2, r1
 8000714:	43d2      	mvns	r2, r2
 8000716:	401a      	ands	r2, r3
 8000718:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	019b      	lsls	r3, r3, #6
 800071e:	22ff      	movs	r2, #255	; 0xff
 8000720:	401a      	ands	r2, r3
 8000722:	1dfb      	adds	r3, r7, #7
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	0018      	movs	r0, r3
 8000728:	2303      	movs	r3, #3
 800072a:	4003      	ands	r3, r0
 800072c:	00db      	lsls	r3, r3, #3
 800072e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000730:	481f      	ldr	r0, [pc, #124]	; (80007b0 <__NVIC_SetPriority+0xd4>)
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	b25b      	sxtb	r3, r3
 8000738:	089b      	lsrs	r3, r3, #2
 800073a:	430a      	orrs	r2, r1
 800073c:	33c0      	adds	r3, #192	; 0xc0
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000742:	e031      	b.n	80007a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000744:	4a1b      	ldr	r2, [pc, #108]	; (80007b4 <__NVIC_SetPriority+0xd8>)
 8000746:	1dfb      	adds	r3, r7, #7
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	0019      	movs	r1, r3
 800074c:	230f      	movs	r3, #15
 800074e:	400b      	ands	r3, r1
 8000750:	3b08      	subs	r3, #8
 8000752:	089b      	lsrs	r3, r3, #2
 8000754:	3306      	adds	r3, #6
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	18d3      	adds	r3, r2, r3
 800075a:	3304      	adds	r3, #4
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	1dfa      	adds	r2, r7, #7
 8000760:	7812      	ldrb	r2, [r2, #0]
 8000762:	0011      	movs	r1, r2
 8000764:	2203      	movs	r2, #3
 8000766:	400a      	ands	r2, r1
 8000768:	00d2      	lsls	r2, r2, #3
 800076a:	21ff      	movs	r1, #255	; 0xff
 800076c:	4091      	lsls	r1, r2
 800076e:	000a      	movs	r2, r1
 8000770:	43d2      	mvns	r2, r2
 8000772:	401a      	ands	r2, r3
 8000774:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	019b      	lsls	r3, r3, #6
 800077a:	22ff      	movs	r2, #255	; 0xff
 800077c:	401a      	ands	r2, r3
 800077e:	1dfb      	adds	r3, r7, #7
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	0018      	movs	r0, r3
 8000784:	2303      	movs	r3, #3
 8000786:	4003      	ands	r3, r0
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800078c:	4809      	ldr	r0, [pc, #36]	; (80007b4 <__NVIC_SetPriority+0xd8>)
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	001c      	movs	r4, r3
 8000794:	230f      	movs	r3, #15
 8000796:	4023      	ands	r3, r4
 8000798:	3b08      	subs	r3, #8
 800079a:	089b      	lsrs	r3, r3, #2
 800079c:	430a      	orrs	r2, r1
 800079e:	3306      	adds	r3, #6
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	18c3      	adds	r3, r0, r3
 80007a4:	3304      	adds	r3, #4
 80007a6:	601a      	str	r2, [r3, #0]
}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b003      	add	sp, #12
 80007ae:	bd90      	pop	{r4, r7, pc}
 80007b0:	e000e100 	.word	0xe000e100
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	1e5a      	subs	r2, r3, #1
 80007c4:	2380      	movs	r3, #128	; 0x80
 80007c6:	045b      	lsls	r3, r3, #17
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d301      	bcc.n	80007d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007cc:	2301      	movs	r3, #1
 80007ce:	e010      	b.n	80007f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007d0:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <SysTick_Config+0x44>)
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	3a01      	subs	r2, #1
 80007d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d8:	2301      	movs	r3, #1
 80007da:	425b      	negs	r3, r3
 80007dc:	2103      	movs	r1, #3
 80007de:	0018      	movs	r0, r3
 80007e0:	f7ff ff7c 	bl	80006dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <SysTick_Config+0x44>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ea:	4b04      	ldr	r3, [pc, #16]	; (80007fc <SysTick_Config+0x44>)
 80007ec:	2207      	movs	r2, #7
 80007ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007f0:	2300      	movs	r3, #0
}
 80007f2:	0018      	movs	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b002      	add	sp, #8
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	e000e010 	.word	0xe000e010

08000800 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	607a      	str	r2, [r7, #4]
 800080a:	210f      	movs	r1, #15
 800080c:	187b      	adds	r3, r7, r1
 800080e:	1c02      	adds	r2, r0, #0
 8000810:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	187b      	adds	r3, r7, r1
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b25b      	sxtb	r3, r3
 800081a:	0011      	movs	r1, r2
 800081c:	0018      	movs	r0, r3
 800081e:	f7ff ff5d 	bl	80006dc <__NVIC_SetPriority>
}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b004      	add	sp, #16
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	0018      	movs	r0, r3
 8000836:	f7ff ffbf 	bl	80007b8 <SysTick_Config>
 800083a:	0003      	movs	r3, r0
}
 800083c:	0018      	movs	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	b002      	add	sp, #8
 8000842:	bd80      	pop	{r7, pc}

08000844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b086      	sub	sp, #24
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000852:	e149      	b.n	8000ae8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2101      	movs	r1, #1
 800085a:	697a      	ldr	r2, [r7, #20]
 800085c:	4091      	lsls	r1, r2
 800085e:	000a      	movs	r2, r1
 8000860:	4013      	ands	r3, r2
 8000862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d100      	bne.n	800086c <HAL_GPIO_Init+0x28>
 800086a:	e13a      	b.n	8000ae2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	2203      	movs	r2, #3
 8000872:	4013      	ands	r3, r2
 8000874:	2b01      	cmp	r3, #1
 8000876:	d005      	beq.n	8000884 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	2203      	movs	r2, #3
 800087e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000880:	2b02      	cmp	r3, #2
 8000882:	d130      	bne.n	80008e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689b      	ldr	r3, [r3, #8]
 8000888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	2203      	movs	r2, #3
 8000890:	409a      	lsls	r2, r3
 8000892:	0013      	movs	r3, r2
 8000894:	43da      	mvns	r2, r3
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	4013      	ands	r3, r2
 800089a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	68da      	ldr	r2, [r3, #12]
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	409a      	lsls	r2, r3
 80008a6:	0013      	movs	r3, r2
 80008a8:	693a      	ldr	r2, [r7, #16]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008ba:	2201      	movs	r2, #1
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	409a      	lsls	r2, r3
 80008c0:	0013      	movs	r3, r2
 80008c2:	43da      	mvns	r2, r3
 80008c4:	693b      	ldr	r3, [r7, #16]
 80008c6:	4013      	ands	r3, r2
 80008c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	091b      	lsrs	r3, r3, #4
 80008d0:	2201      	movs	r2, #1
 80008d2:	401a      	ands	r2, r3
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	409a      	lsls	r2, r3
 80008d8:	0013      	movs	r3, r2
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	4313      	orrs	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	2203      	movs	r2, #3
 80008ec:	4013      	ands	r3, r2
 80008ee:	2b03      	cmp	r3, #3
 80008f0:	d017      	beq.n	8000922 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	68db      	ldr	r3, [r3, #12]
 80008f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	2203      	movs	r2, #3
 80008fe:	409a      	lsls	r2, r3
 8000900:	0013      	movs	r3, r2
 8000902:	43da      	mvns	r2, r3
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	4013      	ands	r3, r2
 8000908:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	689a      	ldr	r2, [r3, #8]
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	409a      	lsls	r2, r3
 8000914:	0013      	movs	r3, r2
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	4313      	orrs	r3, r2
 800091a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	2203      	movs	r2, #3
 8000928:	4013      	ands	r3, r2
 800092a:	2b02      	cmp	r3, #2
 800092c:	d123      	bne.n	8000976 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	08da      	lsrs	r2, r3, #3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3208      	adds	r2, #8
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	58d3      	ldr	r3, [r2, r3]
 800093a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	2207      	movs	r2, #7
 8000940:	4013      	ands	r3, r2
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	220f      	movs	r2, #15
 8000946:	409a      	lsls	r2, r3
 8000948:	0013      	movs	r3, r2
 800094a:	43da      	mvns	r2, r3
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	691a      	ldr	r2, [r3, #16]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	2107      	movs	r1, #7
 800095a:	400b      	ands	r3, r1
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	409a      	lsls	r2, r3
 8000960:	0013      	movs	r3, r2
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	4313      	orrs	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	08da      	lsrs	r2, r3, #3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3208      	adds	r2, #8
 8000970:	0092      	lsls	r2, r2, #2
 8000972:	6939      	ldr	r1, [r7, #16]
 8000974:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	2203      	movs	r2, #3
 8000982:	409a      	lsls	r2, r3
 8000984:	0013      	movs	r3, r2
 8000986:	43da      	mvns	r2, r3
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	4013      	ands	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	2203      	movs	r2, #3
 8000994:	401a      	ands	r2, r3
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	409a      	lsls	r2, r3
 800099c:	0013      	movs	r3, r2
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685a      	ldr	r2, [r3, #4]
 80009ae:	23c0      	movs	r3, #192	; 0xc0
 80009b0:	029b      	lsls	r3, r3, #10
 80009b2:	4013      	ands	r3, r2
 80009b4:	d100      	bne.n	80009b8 <HAL_GPIO_Init+0x174>
 80009b6:	e094      	b.n	8000ae2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b8:	4b51      	ldr	r3, [pc, #324]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 80009ba:	699a      	ldr	r2, [r3, #24]
 80009bc:	4b50      	ldr	r3, [pc, #320]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 80009be:	2101      	movs	r1, #1
 80009c0:	430a      	orrs	r2, r1
 80009c2:	619a      	str	r2, [r3, #24]
 80009c4:	4b4e      	ldr	r3, [pc, #312]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	2201      	movs	r2, #1
 80009ca:	4013      	ands	r3, r2
 80009cc:	60bb      	str	r3, [r7, #8]
 80009ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009d0:	4a4c      	ldr	r2, [pc, #304]	; (8000b04 <HAL_GPIO_Init+0x2c0>)
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	089b      	lsrs	r3, r3, #2
 80009d6:	3302      	adds	r3, #2
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	589b      	ldr	r3, [r3, r2]
 80009dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	2203      	movs	r2, #3
 80009e2:	4013      	ands	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	220f      	movs	r2, #15
 80009e8:	409a      	lsls	r2, r3
 80009ea:	0013      	movs	r3, r2
 80009ec:	43da      	mvns	r2, r3
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	4013      	ands	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	2390      	movs	r3, #144	; 0x90
 80009f8:	05db      	lsls	r3, r3, #23
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d00d      	beq.n	8000a1a <HAL_GPIO_Init+0x1d6>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a41      	ldr	r2, [pc, #260]	; (8000b08 <HAL_GPIO_Init+0x2c4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d007      	beq.n	8000a16 <HAL_GPIO_Init+0x1d2>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a40      	ldr	r2, [pc, #256]	; (8000b0c <HAL_GPIO_Init+0x2c8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_GPIO_Init+0x1ce>
 8000a0e:	2302      	movs	r3, #2
 8000a10:	e004      	b.n	8000a1c <HAL_GPIO_Init+0x1d8>
 8000a12:	2305      	movs	r3, #5
 8000a14:	e002      	b.n	8000a1c <HAL_GPIO_Init+0x1d8>
 8000a16:	2301      	movs	r3, #1
 8000a18:	e000      	b.n	8000a1c <HAL_GPIO_Init+0x1d8>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	2103      	movs	r1, #3
 8000a20:	400a      	ands	r2, r1
 8000a22:	0092      	lsls	r2, r2, #2
 8000a24:	4093      	lsls	r3, r2
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a2c:	4935      	ldr	r1, [pc, #212]	; (8000b04 <HAL_GPIO_Init+0x2c0>)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	089b      	lsrs	r3, r3, #2
 8000a32:	3302      	adds	r3, #2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a3a:	4b35      	ldr	r3, [pc, #212]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	43da      	mvns	r2, r3
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685a      	ldr	r2, [r3, #4]
 8000a4e:	2380      	movs	r3, #128	; 0x80
 8000a50:	025b      	lsls	r3, r3, #9
 8000a52:	4013      	ands	r3, r2
 8000a54:	d003      	beq.n	8000a5e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a5e:	4b2c      	ldr	r3, [pc, #176]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000a64:	4b2a      	ldr	r3, [pc, #168]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	43da      	mvns	r2, r3
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685a      	ldr	r2, [r3, #4]
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	029b      	lsls	r3, r3, #10
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a88:	4b21      	ldr	r3, [pc, #132]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a8e:	4b20      	ldr	r3, [pc, #128]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685a      	ldr	r2, [r3, #4]
 8000aa2:	2380      	movs	r3, #128	; 0x80
 8000aa4:	035b      	lsls	r3, r3, #13
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	43da      	mvns	r2, r3
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	2380      	movs	r3, #128	; 0x80
 8000ace:	039b      	lsls	r3, r3, #14
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	40da      	lsrs	r2, r3
 8000af0:	1e13      	subs	r3, r2, #0
 8000af2:	d000      	beq.n	8000af6 <HAL_GPIO_Init+0x2b2>
 8000af4:	e6ae      	b.n	8000854 <HAL_GPIO_Init+0x10>
  } 
}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b006      	add	sp, #24
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010000 	.word	0x40010000
 8000b08:	48000400 	.word	0x48000400
 8000b0c:	48000800 	.word	0x48000800
 8000b10:	40010400 	.word	0x40010400

08000b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	0008      	movs	r0, r1
 8000b1e:	0011      	movs	r1, r2
 8000b20:	1cbb      	adds	r3, r7, #2
 8000b22:	1c02      	adds	r2, r0, #0
 8000b24:	801a      	strh	r2, [r3, #0]
 8000b26:	1c7b      	adds	r3, r7, #1
 8000b28:	1c0a      	adds	r2, r1, #0
 8000b2a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b2c:	1c7b      	adds	r3, r7, #1
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d004      	beq.n	8000b3e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b34:	1cbb      	adds	r3, r7, #2
 8000b36:	881a      	ldrh	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b3c:	e003      	b.n	8000b46 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b3e:	1cbb      	adds	r3, r7, #2
 8000b40:	881a      	ldrh	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b002      	add	sp, #8
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b088      	sub	sp, #32
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d102      	bne.n	8000b64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	f000 fb76 	bl	8001250 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2201      	movs	r2, #1
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d100      	bne.n	8000b70 <HAL_RCC_OscConfig+0x20>
 8000b6e:	e08e      	b.n	8000c8e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b70:	4bc5      	ldr	r3, [pc, #788]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	220c      	movs	r2, #12
 8000b76:	4013      	ands	r3, r2
 8000b78:	2b04      	cmp	r3, #4
 8000b7a:	d00e      	beq.n	8000b9a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b7c:	4bc2      	ldr	r3, [pc, #776]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	220c      	movs	r2, #12
 8000b82:	4013      	ands	r3, r2
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d117      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x68>
 8000b88:	4bbf      	ldr	r3, [pc, #764]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000b8a:	685a      	ldr	r2, [r3, #4]
 8000b8c:	23c0      	movs	r3, #192	; 0xc0
 8000b8e:	025b      	lsls	r3, r3, #9
 8000b90:	401a      	ands	r2, r3
 8000b92:	2380      	movs	r3, #128	; 0x80
 8000b94:	025b      	lsls	r3, r3, #9
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d10e      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b9a:	4bbb      	ldr	r3, [pc, #748]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	2380      	movs	r3, #128	; 0x80
 8000ba0:	029b      	lsls	r3, r3, #10
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	d100      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x58>
 8000ba6:	e071      	b.n	8000c8c <HAL_RCC_OscConfig+0x13c>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d000      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x62>
 8000bb0:	e06c      	b.n	8000c8c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f000 fb4c 	bl	8001250 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d107      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x80>
 8000bc0:	4bb1      	ldr	r3, [pc, #708]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4bb0      	ldr	r3, [pc, #704]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bc6:	2180      	movs	r1, #128	; 0x80
 8000bc8:	0249      	lsls	r1, r1, #9
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	e02f      	b.n	8000c30 <HAL_RCC_OscConfig+0xe0>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d10c      	bne.n	8000bf2 <HAL_RCC_OscConfig+0xa2>
 8000bd8:	4bab      	ldr	r3, [pc, #684]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4baa      	ldr	r3, [pc, #680]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bde:	49ab      	ldr	r1, [pc, #684]	; (8000e8c <HAL_RCC_OscConfig+0x33c>)
 8000be0:	400a      	ands	r2, r1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	4ba8      	ldr	r3, [pc, #672]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4ba7      	ldr	r3, [pc, #668]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bea:	49a9      	ldr	r1, [pc, #676]	; (8000e90 <HAL_RCC_OscConfig+0x340>)
 8000bec:	400a      	ands	r2, r1
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	e01e      	b.n	8000c30 <HAL_RCC_OscConfig+0xe0>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	2b05      	cmp	r3, #5
 8000bf8:	d10e      	bne.n	8000c18 <HAL_RCC_OscConfig+0xc8>
 8000bfa:	4ba3      	ldr	r3, [pc, #652]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	4ba2      	ldr	r3, [pc, #648]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c00:	2180      	movs	r1, #128	; 0x80
 8000c02:	02c9      	lsls	r1, r1, #11
 8000c04:	430a      	orrs	r2, r1
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	4b9f      	ldr	r3, [pc, #636]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b9e      	ldr	r3, [pc, #632]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c0e:	2180      	movs	r1, #128	; 0x80
 8000c10:	0249      	lsls	r1, r1, #9
 8000c12:	430a      	orrs	r2, r1
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	e00b      	b.n	8000c30 <HAL_RCC_OscConfig+0xe0>
 8000c18:	4b9b      	ldr	r3, [pc, #620]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	4b9a      	ldr	r3, [pc, #616]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c1e:	499b      	ldr	r1, [pc, #620]	; (8000e8c <HAL_RCC_OscConfig+0x33c>)
 8000c20:	400a      	ands	r2, r1
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	4b98      	ldr	r3, [pc, #608]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b97      	ldr	r3, [pc, #604]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c2a:	4999      	ldr	r1, [pc, #612]	; (8000e90 <HAL_RCC_OscConfig+0x340>)
 8000c2c:	400a      	ands	r2, r1
 8000c2e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d014      	beq.n	8000c62 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c38:	f7ff fd22 	bl	8000680 <HAL_GetTick>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c40:	e008      	b.n	8000c54 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c42:	f7ff fd1d 	bl	8000680 <HAL_GetTick>
 8000c46:	0002      	movs	r2, r0
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	2b64      	cmp	r3, #100	; 0x64
 8000c4e:	d901      	bls.n	8000c54 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e2fd      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c54:	4b8c      	ldr	r3, [pc, #560]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	029b      	lsls	r3, r3, #10
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	d0f0      	beq.n	8000c42 <HAL_RCC_OscConfig+0xf2>
 8000c60:	e015      	b.n	8000c8e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c62:	f7ff fd0d 	bl	8000680 <HAL_GetTick>
 8000c66:	0003      	movs	r3, r0
 8000c68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c6a:	e008      	b.n	8000c7e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c6c:	f7ff fd08 	bl	8000680 <HAL_GetTick>
 8000c70:	0002      	movs	r2, r0
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b64      	cmp	r3, #100	; 0x64
 8000c78:	d901      	bls.n	8000c7e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	e2e8      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c7e:	4b82      	ldr	r3, [pc, #520]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	2380      	movs	r3, #128	; 0x80
 8000c84:	029b      	lsls	r3, r3, #10
 8000c86:	4013      	ands	r3, r2
 8000c88:	d1f0      	bne.n	8000c6c <HAL_RCC_OscConfig+0x11c>
 8000c8a:	e000      	b.n	8000c8e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c8c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2202      	movs	r2, #2
 8000c94:	4013      	ands	r3, r2
 8000c96:	d100      	bne.n	8000c9a <HAL_RCC_OscConfig+0x14a>
 8000c98:	e06c      	b.n	8000d74 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c9a:	4b7b      	ldr	r3, [pc, #492]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	d00e      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ca4:	4b78      	ldr	r3, [pc, #480]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	220c      	movs	r2, #12
 8000caa:	4013      	ands	r3, r2
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d11f      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x1a0>
 8000cb0:	4b75      	ldr	r3, [pc, #468]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	23c0      	movs	r3, #192	; 0xc0
 8000cb6:	025b      	lsls	r3, r3, #9
 8000cb8:	401a      	ands	r2, r3
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	021b      	lsls	r3, r3, #8
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d116      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cc2:	4b71      	ldr	r3, [pc, #452]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	4013      	ands	r3, r2
 8000cca:	d005      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x188>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d001      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e2bb      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cd8:	4b6b      	ldr	r3, [pc, #428]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	22f8      	movs	r2, #248	; 0xf8
 8000cde:	4393      	bics	r3, r2
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	691b      	ldr	r3, [r3, #16]
 8000ce6:	00da      	lsls	r2, r3, #3
 8000ce8:	4b67      	ldr	r3, [pc, #412]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cea:	430a      	orrs	r2, r1
 8000cec:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cee:	e041      	b.n	8000d74 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d024      	beq.n	8000d42 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cf8:	4b63      	ldr	r3, [pc, #396]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4b62      	ldr	r3, [pc, #392]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000cfe:	2101      	movs	r1, #1
 8000d00:	430a      	orrs	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d04:	f7ff fcbc 	bl	8000680 <HAL_GetTick>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d0c:	e008      	b.n	8000d20 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d0e:	f7ff fcb7 	bl	8000680 <HAL_GetTick>
 8000d12:	0002      	movs	r2, r0
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d901      	bls.n	8000d20 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	e297      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d20:	4b59      	ldr	r3, [pc, #356]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2202      	movs	r2, #2
 8000d26:	4013      	ands	r3, r2
 8000d28:	d0f1      	beq.n	8000d0e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2a:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	22f8      	movs	r2, #248	; 0xf8
 8000d30:	4393      	bics	r3, r2
 8000d32:	0019      	movs	r1, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	691b      	ldr	r3, [r3, #16]
 8000d38:	00da      	lsls	r2, r3, #3
 8000d3a:	4b53      	ldr	r3, [pc, #332]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	e018      	b.n	8000d74 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d42:	4b51      	ldr	r3, [pc, #324]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b50      	ldr	r3, [pc, #320]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d48:	2101      	movs	r1, #1
 8000d4a:	438a      	bics	r2, r1
 8000d4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4e:	f7ff fc97 	bl	8000680 <HAL_GetTick>
 8000d52:	0003      	movs	r3, r0
 8000d54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d56:	e008      	b.n	8000d6a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d58:	f7ff fc92 	bl	8000680 <HAL_GetTick>
 8000d5c:	0002      	movs	r2, r0
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e272      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d6a:	4b47      	ldr	r3, [pc, #284]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2202      	movs	r2, #2
 8000d70:	4013      	ands	r3, r2
 8000d72:	d1f1      	bne.n	8000d58 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2208      	movs	r2, #8
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	d036      	beq.n	8000dec <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d019      	beq.n	8000dba <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d86:	4b40      	ldr	r3, [pc, #256]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d8a:	4b3f      	ldr	r3, [pc, #252]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d92:	f7ff fc75 	bl	8000680 <HAL_GetTick>
 8000d96:	0003      	movs	r3, r0
 8000d98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d9a:	e008      	b.n	8000dae <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d9c:	f7ff fc70 	bl	8000680 <HAL_GetTick>
 8000da0:	0002      	movs	r2, r0
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d901      	bls.n	8000dae <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000daa:	2303      	movs	r3, #3
 8000dac:	e250      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dae:	4b36      	ldr	r3, [pc, #216]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db2:	2202      	movs	r2, #2
 8000db4:	4013      	ands	r3, r2
 8000db6:	d0f1      	beq.n	8000d9c <HAL_RCC_OscConfig+0x24c>
 8000db8:	e018      	b.n	8000dec <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dba:	4b33      	ldr	r3, [pc, #204]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dbe:	4b32      	ldr	r3, [pc, #200]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	438a      	bics	r2, r1
 8000dc4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc6:	f7ff fc5b 	bl	8000680 <HAL_GetTick>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fc56 	bl	8000680 <HAL_GetTick>
 8000dd4:	0002      	movs	r2, r0
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e236      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de6:	2202      	movs	r2, #2
 8000de8:	4013      	ands	r3, r2
 8000dea:	d1f1      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2204      	movs	r2, #4
 8000df2:	4013      	ands	r3, r2
 8000df4:	d100      	bne.n	8000df8 <HAL_RCC_OscConfig+0x2a8>
 8000df6:	e0b5      	b.n	8000f64 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000df8:	201f      	movs	r0, #31
 8000dfa:	183b      	adds	r3, r7, r0
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e00:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e02:	69da      	ldr	r2, [r3, #28]
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	055b      	lsls	r3, r3, #21
 8000e08:	4013      	ands	r3, r2
 8000e0a:	d110      	bne.n	8000e2e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e0c:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e0e:	69da      	ldr	r2, [r3, #28]
 8000e10:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e12:	2180      	movs	r1, #128	; 0x80
 8000e14:	0549      	lsls	r1, r1, #21
 8000e16:	430a      	orrs	r2, r1
 8000e18:	61da      	str	r2, [r3, #28]
 8000e1a:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e1c:	69da      	ldr	r2, [r3, #28]
 8000e1e:	2380      	movs	r3, #128	; 0x80
 8000e20:	055b      	lsls	r3, r3, #21
 8000e22:	4013      	ands	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e28:	183b      	adds	r3, r7, r0
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e2e:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_RCC_OscConfig+0x344>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	2380      	movs	r3, #128	; 0x80
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4013      	ands	r3, r2
 8000e38:	d11a      	bne.n	8000e70 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <HAL_RCC_OscConfig+0x344>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	4b15      	ldr	r3, [pc, #84]	; (8000e94 <HAL_RCC_OscConfig+0x344>)
 8000e40:	2180      	movs	r1, #128	; 0x80
 8000e42:	0049      	lsls	r1, r1, #1
 8000e44:	430a      	orrs	r2, r1
 8000e46:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e48:	f7ff fc1a 	bl	8000680 <HAL_GetTick>
 8000e4c:	0003      	movs	r3, r0
 8000e4e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e50:	e008      	b.n	8000e64 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e52:	f7ff fc15 	bl	8000680 <HAL_GetTick>
 8000e56:	0002      	movs	r2, r0
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b64      	cmp	r3, #100	; 0x64
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e1f5      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <HAL_RCC_OscConfig+0x344>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d0f0      	beq.n	8000e52 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d10f      	bne.n	8000e98 <HAL_RCC_OscConfig+0x348>
 8000e78:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e7a:	6a1a      	ldr	r2, [r3, #32]
 8000e7c:	4b02      	ldr	r3, [pc, #8]	; (8000e88 <HAL_RCC_OscConfig+0x338>)
 8000e7e:	2101      	movs	r1, #1
 8000e80:	430a      	orrs	r2, r1
 8000e82:	621a      	str	r2, [r3, #32]
 8000e84:	e036      	b.n	8000ef4 <HAL_RCC_OscConfig+0x3a4>
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	fffeffff 	.word	0xfffeffff
 8000e90:	fffbffff 	.word	0xfffbffff
 8000e94:	40007000 	.word	0x40007000
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d10c      	bne.n	8000eba <HAL_RCC_OscConfig+0x36a>
 8000ea0:	4bca      	ldr	r3, [pc, #808]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ea2:	6a1a      	ldr	r2, [r3, #32]
 8000ea4:	4bc9      	ldr	r3, [pc, #804]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	438a      	bics	r2, r1
 8000eaa:	621a      	str	r2, [r3, #32]
 8000eac:	4bc7      	ldr	r3, [pc, #796]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000eae:	6a1a      	ldr	r2, [r3, #32]
 8000eb0:	4bc6      	ldr	r3, [pc, #792]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	621a      	str	r2, [r3, #32]
 8000eb8:	e01c      	b.n	8000ef4 <HAL_RCC_OscConfig+0x3a4>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	2b05      	cmp	r3, #5
 8000ec0:	d10c      	bne.n	8000edc <HAL_RCC_OscConfig+0x38c>
 8000ec2:	4bc2      	ldr	r3, [pc, #776]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ec4:	6a1a      	ldr	r2, [r3, #32]
 8000ec6:	4bc1      	ldr	r3, [pc, #772]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ec8:	2104      	movs	r1, #4
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	621a      	str	r2, [r3, #32]
 8000ece:	4bbf      	ldr	r3, [pc, #764]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ed0:	6a1a      	ldr	r2, [r3, #32]
 8000ed2:	4bbe      	ldr	r3, [pc, #760]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	621a      	str	r2, [r3, #32]
 8000eda:	e00b      	b.n	8000ef4 <HAL_RCC_OscConfig+0x3a4>
 8000edc:	4bbb      	ldr	r3, [pc, #748]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ede:	6a1a      	ldr	r2, [r3, #32]
 8000ee0:	4bba      	ldr	r3, [pc, #744]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	438a      	bics	r2, r1
 8000ee6:	621a      	str	r2, [r3, #32]
 8000ee8:	4bb8      	ldr	r3, [pc, #736]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000eea:	6a1a      	ldr	r2, [r3, #32]
 8000eec:	4bb7      	ldr	r3, [pc, #732]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000eee:	2104      	movs	r1, #4
 8000ef0:	438a      	bics	r2, r1
 8000ef2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d014      	beq.n	8000f26 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000efc:	f7ff fbc0 	bl	8000680 <HAL_GetTick>
 8000f00:	0003      	movs	r3, r0
 8000f02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f04:	e009      	b.n	8000f1a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f06:	f7ff fbbb 	bl	8000680 <HAL_GetTick>
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	4aaf      	ldr	r2, [pc, #700]	; (80011d0 <HAL_RCC_OscConfig+0x680>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e19a      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f1a:	4bac      	ldr	r3, [pc, #688]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f1c:	6a1b      	ldr	r3, [r3, #32]
 8000f1e:	2202      	movs	r2, #2
 8000f20:	4013      	ands	r3, r2
 8000f22:	d0f0      	beq.n	8000f06 <HAL_RCC_OscConfig+0x3b6>
 8000f24:	e013      	b.n	8000f4e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f26:	f7ff fbab 	bl	8000680 <HAL_GetTick>
 8000f2a:	0003      	movs	r3, r0
 8000f2c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f2e:	e009      	b.n	8000f44 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f30:	f7ff fba6 	bl	8000680 <HAL_GetTick>
 8000f34:	0002      	movs	r2, r0
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	4aa5      	ldr	r2, [pc, #660]	; (80011d0 <HAL_RCC_OscConfig+0x680>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d901      	bls.n	8000f44 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000f40:	2303      	movs	r3, #3
 8000f42:	e185      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f44:	4ba1      	ldr	r3, [pc, #644]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	2202      	movs	r2, #2
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d1f0      	bne.n	8000f30 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f4e:	231f      	movs	r3, #31
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d105      	bne.n	8000f64 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f58:	4b9c      	ldr	r3, [pc, #624]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f5a:	69da      	ldr	r2, [r3, #28]
 8000f5c:	4b9b      	ldr	r3, [pc, #620]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f5e:	499d      	ldr	r1, [pc, #628]	; (80011d4 <HAL_RCC_OscConfig+0x684>)
 8000f60:	400a      	ands	r2, r1
 8000f62:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2210      	movs	r2, #16
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d063      	beq.n	8001036 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d12a      	bne.n	8000fcc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f76:	4b95      	ldr	r3, [pc, #596]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f7a:	4b94      	ldr	r3, [pc, #592]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000f82:	4b92      	ldr	r3, [pc, #584]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f86:	4b91      	ldr	r3, [pc, #580]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000f88:	2101      	movs	r1, #1
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fb77 	bl	8000680 <HAL_GetTick>
 8000f92:	0003      	movs	r3, r0
 8000f94:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000f98:	f7ff fb72 	bl	8000680 <HAL_GetTick>
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e152      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000faa:	4b88      	ldr	r3, [pc, #544]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	d0f1      	beq.n	8000f98 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fb4:	4b85      	ldr	r3, [pc, #532]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fb8:	22f8      	movs	r2, #248	; 0xf8
 8000fba:	4393      	bics	r3, r2
 8000fbc:	0019      	movs	r1, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	00da      	lsls	r2, r3, #3
 8000fc4:	4b81      	ldr	r3, [pc, #516]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8000fca:	e034      	b.n	8001036 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	3305      	adds	r3, #5
 8000fd2:	d111      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000fd4:	4b7d      	ldr	r3, [pc, #500]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fd8:	4b7c      	ldr	r3, [pc, #496]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fda:	2104      	movs	r1, #4
 8000fdc:	438a      	bics	r2, r1
 8000fde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fe0:	4b7a      	ldr	r3, [pc, #488]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe4:	22f8      	movs	r2, #248	; 0xf8
 8000fe6:	4393      	bics	r3, r2
 8000fe8:	0019      	movs	r1, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	00da      	lsls	r2, r3, #3
 8000ff0:	4b76      	ldr	r3, [pc, #472]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ff6:	e01e      	b.n	8001036 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ff8:	4b74      	ldr	r3, [pc, #464]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ffa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ffc:	4b73      	ldr	r3, [pc, #460]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8000ffe:	2104      	movs	r1, #4
 8001000:	430a      	orrs	r2, r1
 8001002:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001004:	4b71      	ldr	r3, [pc, #452]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001008:	4b70      	ldr	r3, [pc, #448]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800100a:	2101      	movs	r1, #1
 800100c:	438a      	bics	r2, r1
 800100e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001010:	f7ff fb36 	bl	8000680 <HAL_GetTick>
 8001014:	0003      	movs	r3, r0
 8001016:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800101a:	f7ff fb31 	bl	8000680 <HAL_GetTick>
 800101e:	0002      	movs	r2, r0
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e111      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800102c:	4b67      	ldr	r3, [pc, #412]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800102e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001030:	2202      	movs	r2, #2
 8001032:	4013      	ands	r3, r2
 8001034:	d1f1      	bne.n	800101a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2220      	movs	r2, #32
 800103c:	4013      	ands	r3, r2
 800103e:	d05c      	beq.n	80010fa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001040:	4b62      	ldr	r3, [pc, #392]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	220c      	movs	r2, #12
 8001046:	4013      	ands	r3, r2
 8001048:	2b0c      	cmp	r3, #12
 800104a:	d00e      	beq.n	800106a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800104c:	4b5f      	ldr	r3, [pc, #380]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	220c      	movs	r2, #12
 8001052:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001054:	2b08      	cmp	r3, #8
 8001056:	d114      	bne.n	8001082 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001058:	4b5c      	ldr	r3, [pc, #368]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	23c0      	movs	r3, #192	; 0xc0
 800105e:	025b      	lsls	r3, r3, #9
 8001060:	401a      	ands	r2, r3
 8001062:	23c0      	movs	r3, #192	; 0xc0
 8001064:	025b      	lsls	r3, r3, #9
 8001066:	429a      	cmp	r2, r3
 8001068:	d10b      	bne.n	8001082 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800106a:	4b58      	ldr	r3, [pc, #352]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800106c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	025b      	lsls	r3, r3, #9
 8001072:	4013      	ands	r3, r2
 8001074:	d040      	beq.n	80010f8 <HAL_RCC_OscConfig+0x5a8>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a1b      	ldr	r3, [r3, #32]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d03c      	beq.n	80010f8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e0e6      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a1b      	ldr	r3, [r3, #32]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d01b      	beq.n	80010c2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800108a:	4b50      	ldr	r3, [pc, #320]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800108c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800108e:	4b4f      	ldr	r3, [pc, #316]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001090:	2180      	movs	r1, #128	; 0x80
 8001092:	0249      	lsls	r1, r1, #9
 8001094:	430a      	orrs	r2, r1
 8001096:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001098:	f7ff faf2 	bl	8000680 <HAL_GetTick>
 800109c:	0003      	movs	r3, r0
 800109e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010a2:	f7ff faed 	bl	8000680 <HAL_GetTick>
 80010a6:	0002      	movs	r2, r0
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e0cd      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010b4:	4b45      	ldr	r3, [pc, #276]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80010b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	4013      	ands	r3, r2
 80010be:	d0f0      	beq.n	80010a2 <HAL_RCC_OscConfig+0x552>
 80010c0:	e01b      	b.n	80010fa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80010c2:	4b42      	ldr	r3, [pc, #264]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80010c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010c6:	4b41      	ldr	r3, [pc, #260]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80010c8:	4943      	ldr	r1, [pc, #268]	; (80011d8 <HAL_RCC_OscConfig+0x688>)
 80010ca:	400a      	ands	r2, r1
 80010cc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ce:	f7ff fad7 	bl	8000680 <HAL_GetTick>
 80010d2:	0003      	movs	r3, r0
 80010d4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010d8:	f7ff fad2 	bl	8000680 <HAL_GetTick>
 80010dc:	0002      	movs	r2, r0
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e0b2      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80010ea:	4b38      	ldr	r3, [pc, #224]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80010ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	025b      	lsls	r3, r3, #9
 80010f2:	4013      	ands	r3, r2
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x588>
 80010f6:	e000      	b.n	80010fa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80010f8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d100      	bne.n	8001104 <HAL_RCC_OscConfig+0x5b4>
 8001102:	e0a4      	b.n	800124e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001104:	4b31      	ldr	r3, [pc, #196]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	220c      	movs	r2, #12
 800110a:	4013      	ands	r3, r2
 800110c:	2b08      	cmp	r3, #8
 800110e:	d100      	bne.n	8001112 <HAL_RCC_OscConfig+0x5c2>
 8001110:	e078      	b.n	8001204 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001116:	2b02      	cmp	r3, #2
 8001118:	d14c      	bne.n	80011b4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800111a:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b2b      	ldr	r3, [pc, #172]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001120:	492e      	ldr	r1, [pc, #184]	; (80011dc <HAL_RCC_OscConfig+0x68c>)
 8001122:	400a      	ands	r2, r1
 8001124:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001126:	f7ff faab 	bl	8000680 <HAL_GetTick>
 800112a:	0003      	movs	r3, r0
 800112c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800112e:	e008      	b.n	8001142 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001130:	f7ff faa6 	bl	8000680 <HAL_GetTick>
 8001134:	0002      	movs	r2, r0
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d901      	bls.n	8001142 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	e086      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001142:	4b22      	ldr	r3, [pc, #136]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	049b      	lsls	r3, r3, #18
 800114a:	4013      	ands	r3, r2
 800114c:	d1f0      	bne.n	8001130 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800114e:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	220f      	movs	r2, #15
 8001154:	4393      	bics	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800115e:	430a      	orrs	r2, r1
 8001160:	62da      	str	r2, [r3, #44]	; 0x2c
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4a1e      	ldr	r2, [pc, #120]	; (80011e0 <HAL_RCC_OscConfig+0x690>)
 8001168:	4013      	ands	r3, r2
 800116a:	0019      	movs	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001174:	431a      	orrs	r2, r3
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001178:	430a      	orrs	r2, r1
 800117a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 8001182:	2180      	movs	r1, #128	; 0x80
 8001184:	0449      	lsls	r1, r1, #17
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118a:	f7ff fa79 	bl	8000680 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001194:	f7ff fa74 	bl	8000680 <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e054      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	049b      	lsls	r3, r3, #18
 80011ae:	4013      	ands	r3, r2
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0x644>
 80011b2:	e04c      	b.n	800124e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <HAL_RCC_OscConfig+0x67c>)
 80011ba:	4908      	ldr	r1, [pc, #32]	; (80011dc <HAL_RCC_OscConfig+0x68c>)
 80011bc:	400a      	ands	r2, r1
 80011be:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fa5e 	bl	8000680 <HAL_GetTick>
 80011c4:	0003      	movs	r3, r0
 80011c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c8:	e015      	b.n	80011f6 <HAL_RCC_OscConfig+0x6a6>
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	40021000 	.word	0x40021000
 80011d0:	00001388 	.word	0x00001388
 80011d4:	efffffff 	.word	0xefffffff
 80011d8:	fffeffff 	.word	0xfffeffff
 80011dc:	feffffff 	.word	0xfeffffff
 80011e0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011e4:	f7ff fa4c 	bl	8000680 <HAL_GetTick>
 80011e8:	0002      	movs	r2, r0
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e02c      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <HAL_RCC_OscConfig+0x708>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	049b      	lsls	r3, r3, #18
 80011fe:	4013      	ands	r3, r2
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x694>
 8001202:	e024      	b.n	800124e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001208:	2b01      	cmp	r3, #1
 800120a:	d101      	bne.n	8001210 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e01f      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <HAL_RCC_OscConfig+0x708>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <HAL_RCC_OscConfig+0x708>)
 8001218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800121a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800121c:	697a      	ldr	r2, [r7, #20]
 800121e:	23c0      	movs	r3, #192	; 0xc0
 8001220:	025b      	lsls	r3, r3, #9
 8001222:	401a      	ands	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001228:	429a      	cmp	r2, r3
 800122a:	d10e      	bne.n	800124a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	220f      	movs	r2, #15
 8001230:	401a      	ands	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001236:	429a      	cmp	r2, r3
 8001238:	d107      	bne.n	800124a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	23f0      	movs	r3, #240	; 0xf0
 800123e:	039b      	lsls	r3, r3, #14
 8001240:	401a      	ands	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001246:	429a      	cmp	r2, r3
 8001248:	d001      	beq.n	800124e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e000      	b.n	8001250 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	0018      	movs	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	b008      	add	sp, #32
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000

0800125c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e0bf      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001270:	4b61      	ldr	r3, [pc, #388]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2201      	movs	r2, #1
 8001276:	4013      	ands	r3, r2
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	429a      	cmp	r2, r3
 800127c:	d911      	bls.n	80012a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800127e:	4b5e      	ldr	r3, [pc, #376]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2201      	movs	r2, #1
 8001284:	4393      	bics	r3, r2
 8001286:	0019      	movs	r1, r3
 8001288:	4b5b      	ldr	r3, [pc, #364]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	430a      	orrs	r2, r1
 800128e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001290:	4b59      	ldr	r3, [pc, #356]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2201      	movs	r2, #1
 8001296:	4013      	ands	r3, r2
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d001      	beq.n	80012a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e0a6      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2202      	movs	r2, #2
 80012a8:	4013      	ands	r3, r2
 80012aa:	d015      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2204      	movs	r2, #4
 80012b2:	4013      	ands	r3, r2
 80012b4:	d006      	beq.n	80012c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012b6:	4b51      	ldr	r3, [pc, #324]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	4b50      	ldr	r3, [pc, #320]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80012bc:	21e0      	movs	r1, #224	; 0xe0
 80012be:	00c9      	lsls	r1, r1, #3
 80012c0:	430a      	orrs	r2, r1
 80012c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c4:	4b4d      	ldr	r3, [pc, #308]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	22f0      	movs	r2, #240	; 0xf0
 80012ca:	4393      	bics	r3, r2
 80012cc:	0019      	movs	r1, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689a      	ldr	r2, [r3, #8]
 80012d2:	4b4a      	ldr	r3, [pc, #296]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2201      	movs	r2, #1
 80012de:	4013      	ands	r3, r2
 80012e0:	d04c      	beq.n	800137c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d107      	bne.n	80012fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ea:	4b44      	ldr	r3, [pc, #272]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	029b      	lsls	r3, r3, #10
 80012f2:	4013      	ands	r3, r2
 80012f4:	d120      	bne.n	8001338 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e07a      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d107      	bne.n	8001312 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001302:	4b3e      	ldr	r3, [pc, #248]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	2380      	movs	r3, #128	; 0x80
 8001308:	049b      	lsls	r3, r3, #18
 800130a:	4013      	ands	r3, r2
 800130c:	d114      	bne.n	8001338 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e06e      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b03      	cmp	r3, #3
 8001318:	d107      	bne.n	800132a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 800131c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	025b      	lsls	r3, r3, #9
 8001322:	4013      	ands	r3, r2
 8001324:	d108      	bne.n	8001338 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e062      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132a:	4b34      	ldr	r3, [pc, #208]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2202      	movs	r2, #2
 8001330:	4013      	ands	r3, r2
 8001332:	d101      	bne.n	8001338 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e05b      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001338:	4b30      	ldr	r3, [pc, #192]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2203      	movs	r2, #3
 800133e:	4393      	bics	r3, r2
 8001340:	0019      	movs	r1, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685a      	ldr	r2, [r3, #4]
 8001346:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 8001348:	430a      	orrs	r2, r1
 800134a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800134c:	f7ff f998 	bl	8000680 <HAL_GetTick>
 8001350:	0003      	movs	r3, r0
 8001352:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001354:	e009      	b.n	800136a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001356:	f7ff f993 	bl	8000680 <HAL_GetTick>
 800135a:	0002      	movs	r2, r0
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	4a27      	ldr	r2, [pc, #156]	; (8001400 <HAL_RCC_ClockConfig+0x1a4>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d901      	bls.n	800136a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e042      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136a:	4b24      	ldr	r3, [pc, #144]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	220c      	movs	r2, #12
 8001370:	401a      	ands	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	429a      	cmp	r2, r3
 800137a:	d1ec      	bne.n	8001356 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800137c:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2201      	movs	r2, #1
 8001382:	4013      	ands	r3, r2
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d211      	bcs.n	80013ae <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800138a:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2201      	movs	r2, #1
 8001390:	4393      	bics	r3, r2
 8001392:	0019      	movs	r1, r3
 8001394:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	430a      	orrs	r2, r1
 800139a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800139c:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <HAL_RCC_ClockConfig+0x19c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2201      	movs	r2, #1
 80013a2:	4013      	ands	r3, r2
 80013a4:	683a      	ldr	r2, [r7, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d001      	beq.n	80013ae <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e020      	b.n	80013f0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2204      	movs	r2, #4
 80013b4:	4013      	ands	r3, r2
 80013b6:	d009      	beq.n	80013cc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	4a11      	ldr	r2, [pc, #68]	; (8001404 <HAL_RCC_ClockConfig+0x1a8>)
 80013be:	4013      	ands	r3, r2
 80013c0:	0019      	movs	r1, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	4b0d      	ldr	r3, [pc, #52]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80013c8:	430a      	orrs	r2, r1
 80013ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013cc:	f000 f820 	bl	8001410 <HAL_RCC_GetSysClockFreq>
 80013d0:	0001      	movs	r1, r0
 80013d2:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <HAL_RCC_ClockConfig+0x1a0>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	091b      	lsrs	r3, r3, #4
 80013d8:	220f      	movs	r2, #15
 80013da:	4013      	ands	r3, r2
 80013dc:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <HAL_RCC_ClockConfig+0x1ac>)
 80013de:	5cd3      	ldrb	r3, [r2, r3]
 80013e0:	000a      	movs	r2, r1
 80013e2:	40da      	lsrs	r2, r3
 80013e4:	4b09      	ldr	r3, [pc, #36]	; (800140c <HAL_RCC_ClockConfig+0x1b0>)
 80013e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013e8:	2003      	movs	r0, #3
 80013ea:	f7ff f903 	bl	80005f4 <HAL_InitTick>
  
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	0018      	movs	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	b004      	add	sp, #16
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40022000 	.word	0x40022000
 80013fc:	40021000 	.word	0x40021000
 8001400:	00001388 	.word	0x00001388
 8001404:	fffff8ff 	.word	0xfffff8ff
 8001408:	08001cac 	.word	0x08001cac
 800140c:	20000004 	.word	0x20000004

08001410 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001410:	b590      	push	{r4, r7, lr}
 8001412:	b08f      	sub	sp, #60	; 0x3c
 8001414:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001416:	2314      	movs	r3, #20
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	4a38      	ldr	r2, [pc, #224]	; (80014fc <HAL_RCC_GetSysClockFreq+0xec>)
 800141c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800141e:	c313      	stmia	r3!, {r0, r1, r4}
 8001420:	6812      	ldr	r2, [r2, #0]
 8001422:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	4a36      	ldr	r2, [pc, #216]	; (8001500 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001428:	ca13      	ldmia	r2!, {r0, r1, r4}
 800142a:	c313      	stmia	r3!, {r0, r1, r4}
 800142c:	6812      	ldr	r2, [r2, #0]
 800142e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001430:	2300      	movs	r3, #0
 8001432:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28
 8001438:	2300      	movs	r3, #0
 800143a:	637b      	str	r3, [r7, #52]	; 0x34
 800143c:	2300      	movs	r3, #0
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001444:	4b2f      	ldr	r3, [pc, #188]	; (8001504 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800144a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800144c:	220c      	movs	r2, #12
 800144e:	4013      	ands	r3, r2
 8001450:	2b0c      	cmp	r3, #12
 8001452:	d047      	beq.n	80014e4 <HAL_RCC_GetSysClockFreq+0xd4>
 8001454:	d849      	bhi.n	80014ea <HAL_RCC_GetSysClockFreq+0xda>
 8001456:	2b04      	cmp	r3, #4
 8001458:	d002      	beq.n	8001460 <HAL_RCC_GetSysClockFreq+0x50>
 800145a:	2b08      	cmp	r3, #8
 800145c:	d003      	beq.n	8001466 <HAL_RCC_GetSysClockFreq+0x56>
 800145e:	e044      	b.n	80014ea <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001460:	4b29      	ldr	r3, [pc, #164]	; (8001508 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001462:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001464:	e044      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001468:	0c9b      	lsrs	r3, r3, #18
 800146a:	220f      	movs	r2, #15
 800146c:	4013      	ands	r3, r2
 800146e:	2214      	movs	r2, #20
 8001470:	18ba      	adds	r2, r7, r2
 8001472:	5cd3      	ldrb	r3, [r2, r3]
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001476:	4b23      	ldr	r3, [pc, #140]	; (8001504 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147a:	220f      	movs	r2, #15
 800147c:	4013      	ands	r3, r2
 800147e:	1d3a      	adds	r2, r7, #4
 8001480:	5cd3      	ldrb	r3, [r2, r3]
 8001482:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001486:	23c0      	movs	r3, #192	; 0xc0
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	401a      	ands	r2, r3
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	429a      	cmp	r2, r3
 8001492:	d109      	bne.n	80014a8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001496:	481c      	ldr	r0, [pc, #112]	; (8001508 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001498:	f7fe fe36 	bl	8000108 <__udivsi3>
 800149c:	0003      	movs	r3, r0
 800149e:	001a      	movs	r2, r3
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	4353      	muls	r3, r2
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
 80014a6:	e01a      	b.n	80014de <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80014a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014aa:	23c0      	movs	r3, #192	; 0xc0
 80014ac:	025b      	lsls	r3, r3, #9
 80014ae:	401a      	ands	r2, r3
 80014b0:	23c0      	movs	r3, #192	; 0xc0
 80014b2:	025b      	lsls	r3, r3, #9
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d109      	bne.n	80014cc <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014ba:	4814      	ldr	r0, [pc, #80]	; (800150c <HAL_RCC_GetSysClockFreq+0xfc>)
 80014bc:	f7fe fe24 	bl	8000108 <__udivsi3>
 80014c0:	0003      	movs	r3, r0
 80014c2:	001a      	movs	r2, r3
 80014c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c6:	4353      	muls	r3, r2
 80014c8:	637b      	str	r3, [r7, #52]	; 0x34
 80014ca:	e008      	b.n	80014de <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014ce:	480e      	ldr	r0, [pc, #56]	; (8001508 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014d0:	f7fe fe1a 	bl	8000108 <__udivsi3>
 80014d4:	0003      	movs	r3, r0
 80014d6:	001a      	movs	r2, r3
 80014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014da:	4353      	muls	r3, r2
 80014dc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80014de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014e0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014e2:	e005      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80014e4:	4b09      	ldr	r3, [pc, #36]	; (800150c <HAL_RCC_GetSysClockFreq+0xfc>)
 80014e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014e8:	e002      	b.n	80014f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014ea:	4b07      	ldr	r3, [pc, #28]	; (8001508 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014ee:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80014f2:	0018      	movs	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b00f      	add	sp, #60	; 0x3c
 80014f8:	bd90      	pop	{r4, r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	08001c8c 	.word	0x08001c8c
 8001500:	08001c9c 	.word	0x08001c9c
 8001504:	40021000 	.word	0x40021000
 8001508:	007a1200 	.word	0x007a1200
 800150c:	02dc6c00 	.word	0x02dc6c00

08001510 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e0a8      	b.n	8001674 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001526:	2b00      	cmp	r3, #0
 8001528:	d109      	bne.n	800153e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	2382      	movs	r3, #130	; 0x82
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	429a      	cmp	r2, r3
 8001534:	d009      	beq.n	800154a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
 800153c:	e005      	b.n	800154a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	225d      	movs	r2, #93	; 0x5d
 8001554:	5c9b      	ldrb	r3, [r3, r2]
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d107      	bne.n	800156c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	225c      	movs	r2, #92	; 0x5c
 8001560:	2100      	movs	r1, #0
 8001562:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	0018      	movs	r0, r3
 8001568:	f7fe ff86 	bl	8000478 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	225d      	movs	r2, #93	; 0x5d
 8001570:	2102      	movs	r1, #2
 8001572:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2140      	movs	r1, #64	; 0x40
 8001580:	438a      	bics	r2, r1
 8001582:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	68da      	ldr	r2, [r3, #12]
 8001588:	23e0      	movs	r3, #224	; 0xe0
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	429a      	cmp	r2, r3
 800158e:	d902      	bls.n	8001596 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	e002      	b.n	800159c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	015b      	lsls	r3, r3, #5
 800159a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	23f0      	movs	r3, #240	; 0xf0
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d008      	beq.n	80015ba <HAL_SPI_Init+0xaa>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	23e0      	movs	r3, #224	; 0xe0
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d002      	beq.n	80015ba <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	2382      	movs	r3, #130	; 0x82
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	401a      	ands	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6899      	ldr	r1, [r3, #8]
 80015c8:	2384      	movs	r3, #132	; 0x84
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	400b      	ands	r3, r1
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	2102      	movs	r1, #2
 80015d6:	400b      	ands	r3, r1
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	2101      	movs	r1, #1
 80015e0:	400b      	ands	r3, r1
 80015e2:	431a      	orrs	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6999      	ldr	r1, [r3, #24]
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	400b      	ands	r3, r1
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	2138      	movs	r1, #56	; 0x38
 80015f6:	400b      	ands	r3, r1
 80015f8:	431a      	orrs	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	2180      	movs	r1, #128	; 0x80
 8001600:	400b      	ands	r3, r1
 8001602:	431a      	orrs	r2, r3
 8001604:	0011      	movs	r1, r2
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800160a:	2380      	movs	r3, #128	; 0x80
 800160c:	019b      	lsls	r3, r3, #6
 800160e:	401a      	ands	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	430a      	orrs	r2, r1
 8001616:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	0c1b      	lsrs	r3, r3, #16
 800161e:	2204      	movs	r2, #4
 8001620:	401a      	ands	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001626:	2110      	movs	r1, #16
 8001628:	400b      	ands	r3, r1
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001630:	2108      	movs	r1, #8
 8001632:	400b      	ands	r3, r1
 8001634:	431a      	orrs	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68d9      	ldr	r1, [r3, #12]
 800163a:	23f0      	movs	r3, #240	; 0xf0
 800163c:	011b      	lsls	r3, r3, #4
 800163e:	400b      	ands	r3, r1
 8001640:	431a      	orrs	r2, r3
 8001642:	0011      	movs	r1, r2
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	015b      	lsls	r3, r3, #5
 800164a:	401a      	ands	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	69da      	ldr	r2, [r3, #28]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4907      	ldr	r1, [pc, #28]	; (800167c <HAL_SPI_Init+0x16c>)
 8001660:	400a      	ands	r2, r1
 8001662:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	225d      	movs	r2, #93	; 0x5d
 800166e:	2101      	movs	r1, #1
 8001670:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b004      	add	sp, #16
 800167a:	bd80      	pop	{r7, pc}
 800167c:	fffff7ff 	.word	0xfffff7ff

08001680 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	1dbb      	adds	r3, r7, #6
 800168e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001690:	231f      	movs	r3, #31
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	225c      	movs	r2, #92	; 0x5c
 800169c:	5c9b      	ldrb	r3, [r3, r2]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d101      	bne.n	80016a6 <HAL_SPI_Transmit+0x26>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e140      	b.n	8001928 <HAL_SPI_Transmit+0x2a8>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	225c      	movs	r2, #92	; 0x5c
 80016aa:	2101      	movs	r1, #1
 80016ac:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80016ae:	f7fe ffe7 	bl	8000680 <HAL_GetTick>
 80016b2:	0003      	movs	r3, r0
 80016b4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80016b6:	2316      	movs	r3, #22
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	1dba      	adds	r2, r7, #6
 80016bc:	8812      	ldrh	r2, [r2, #0]
 80016be:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	225d      	movs	r2, #93	; 0x5d
 80016c4:	5c9b      	ldrb	r3, [r3, r2]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d004      	beq.n	80016d6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80016cc:	231f      	movs	r3, #31
 80016ce:	18fb      	adds	r3, r7, r3
 80016d0:	2202      	movs	r2, #2
 80016d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80016d4:	e11d      	b.n	8001912 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <HAL_SPI_Transmit+0x64>
 80016dc:	1dbb      	adds	r3, r7, #6
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d104      	bne.n	80016ee <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80016e4:	231f      	movs	r3, #31
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
    goto error;
 80016ec:	e111      	b.n	8001912 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	225d      	movs	r2, #93	; 0x5d
 80016f2:	2103      	movs	r1, #3
 80016f4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1dba      	adds	r2, r7, #6
 8001706:	8812      	ldrh	r2, [r2, #0]
 8001708:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1dba      	adds	r2, r7, #6
 800170e:	8812      	ldrh	r2, [r2, #0]
 8001710:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2244      	movs	r2, #68	; 0x44
 800171c:	2100      	movs	r1, #0
 800171e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2246      	movs	r2, #70	; 0x46
 8001724:	2100      	movs	r1, #0
 8001726:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2200      	movs	r2, #0
 8001732:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	021b      	lsls	r3, r3, #8
 800173c:	429a      	cmp	r2, r3
 800173e:	d110      	bne.n	8001762 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2140      	movs	r1, #64	; 0x40
 800174c:	438a      	bics	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2180      	movs	r1, #128	; 0x80
 800175c:	01c9      	lsls	r1, r1, #7
 800175e:	430a      	orrs	r2, r1
 8001760:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2240      	movs	r2, #64	; 0x40
 800176a:	4013      	ands	r3, r2
 800176c:	2b40      	cmp	r3, #64	; 0x40
 800176e:	d007      	beq.n	8001780 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2140      	movs	r1, #64	; 0x40
 800177c:	430a      	orrs	r2, r1
 800177e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	23e0      	movs	r3, #224	; 0xe0
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	429a      	cmp	r2, r3
 800178a:	d94e      	bls.n	800182a <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d004      	beq.n	800179e <HAL_SPI_Transmit+0x11e>
 8001794:	2316      	movs	r3, #22
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d13f      	bne.n	800181e <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a2:	881a      	ldrh	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ae:	1c9a      	adds	r2, r3, #2
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b01      	subs	r3, #1
 80017bc:	b29a      	uxth	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80017c2:	e02c      	b.n	800181e <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2202      	movs	r2, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d112      	bne.n	80017f8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017d6:	881a      	ldrh	r2, [r3, #0]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e2:	1c9a      	adds	r2, r3, #2
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	3b01      	subs	r3, #1
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80017f6:	e012      	b.n	800181e <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80017f8:	f7fe ff42 	bl	8000680 <HAL_GetTick>
 80017fc:	0002      	movs	r2, r0
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d802      	bhi.n	800180e <HAL_SPI_Transmit+0x18e>
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	3301      	adds	r3, #1
 800180c:	d102      	bne.n	8001814 <HAL_SPI_Transmit+0x194>
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d104      	bne.n	800181e <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8001814:	231f      	movs	r3, #31
 8001816:	18fb      	adds	r3, r7, r3
 8001818:	2203      	movs	r2, #3
 800181a:	701a      	strb	r2, [r3, #0]
          goto error;
 800181c:	e079      	b.n	8001912 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001822:	b29b      	uxth	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1cd      	bne.n	80017c4 <HAL_SPI_Transmit+0x144>
 8001828:	e04f      	b.n	80018ca <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d004      	beq.n	800183c <HAL_SPI_Transmit+0x1bc>
 8001832:	2316      	movs	r3, #22
 8001834:	18fb      	adds	r3, r7, r3
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d141      	bne.n	80018c0 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	330c      	adds	r3, #12
 8001846:	7812      	ldrb	r2, [r2, #0]
 8001848:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800184e:	1c5a      	adds	r2, r3, #1
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001858:	b29b      	uxth	r3, r3
 800185a:	3b01      	subs	r3, #1
 800185c:	b29a      	uxth	r2, r3
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8001862:	e02d      	b.n	80018c0 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2202      	movs	r2, #2
 800186c:	4013      	ands	r3, r2
 800186e:	2b02      	cmp	r3, #2
 8001870:	d113      	bne.n	800189a <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	330c      	adds	r3, #12
 800187c:	7812      	ldrb	r2, [r2, #0]
 800187e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001884:	1c5a      	adds	r2, r3, #1
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800188e:	b29b      	uxth	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001898:	e012      	b.n	80018c0 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800189a:	f7fe fef1 	bl	8000680 <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d802      	bhi.n	80018b0 <HAL_SPI_Transmit+0x230>
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	d102      	bne.n	80018b6 <HAL_SPI_Transmit+0x236>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d104      	bne.n	80018c0 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80018b6:	231f      	movs	r3, #31
 80018b8:	18fb      	adds	r3, r7, r3
 80018ba:	2203      	movs	r2, #3
 80018bc:	701a      	strb	r2, [r3, #0]
          goto error;
 80018be:	e028      	b.n	8001912 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1cc      	bne.n	8001864 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	6839      	ldr	r1, [r7, #0]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f000 f95d 	bl	8001b90 <SPI_EndRxTxTransaction>
 80018d6:	1e03      	subs	r3, r0, #0
 80018d8:	d002      	beq.n	80018e0 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2220      	movs	r2, #32
 80018de:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10a      	bne.n	80018fe <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001902:	2b00      	cmp	r3, #0
 8001904:	d004      	beq.n	8001910 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8001906:	231f      	movs	r3, #31
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
 800190e:	e000      	b.n	8001912 <HAL_SPI_Transmit+0x292>
  }

error:
 8001910:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	225d      	movs	r2, #93	; 0x5d
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	225c      	movs	r2, #92	; 0x5c
 800191e:	2100      	movs	r1, #0
 8001920:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001922:	231f      	movs	r3, #31
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b008      	add	sp, #32
 800192e:	bd80      	pop	{r7, pc}

08001930 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	1dfb      	adds	r3, r7, #7
 800193e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001940:	f7fe fe9e 	bl	8000680 <HAL_GetTick>
 8001944:	0002      	movs	r2, r0
 8001946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001948:	1a9b      	subs	r3, r3, r2
 800194a:	683a      	ldr	r2, [r7, #0]
 800194c:	18d3      	adds	r3, r2, r3
 800194e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001950:	f7fe fe96 	bl	8000680 <HAL_GetTick>
 8001954:	0003      	movs	r3, r0
 8001956:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001958:	4b3a      	ldr	r3, [pc, #232]	; (8001a44 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	015b      	lsls	r3, r3, #5
 800195e:	0d1b      	lsrs	r3, r3, #20
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	4353      	muls	r3, r2
 8001964:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001966:	e058      	b.n	8001a1a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	3301      	adds	r3, #1
 800196c:	d055      	beq.n	8001a1a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800196e:	f7fe fe87 	bl	8000680 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	69fa      	ldr	r2, [r7, #28]
 800197a:	429a      	cmp	r2, r3
 800197c:	d902      	bls.n	8001984 <SPI_WaitFlagStateUntilTimeout+0x54>
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d142      	bne.n	8001a0a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	21e0      	movs	r1, #224	; 0xe0
 8001990:	438a      	bics	r2, r1
 8001992:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	2382      	movs	r3, #130	; 0x82
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	429a      	cmp	r2, r3
 800199e:	d113      	bne.n	80019c8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	2380      	movs	r3, #128	; 0x80
 80019a6:	021b      	lsls	r3, r3, #8
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d005      	beq.n	80019b8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d107      	bne.n	80019c8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2140      	movs	r1, #64	; 0x40
 80019c4:	438a      	bics	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	019b      	lsls	r3, r3, #6
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d110      	bne.n	80019f6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	491a      	ldr	r1, [pc, #104]	; (8001a48 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80019e0:	400a      	ands	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2180      	movs	r1, #128	; 0x80
 80019f0:	0189      	lsls	r1, r1, #6
 80019f2:	430a      	orrs	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	225d      	movs	r2, #93	; 0x5d
 80019fa:	2101      	movs	r1, #1
 80019fc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	225c      	movs	r2, #92	; 0x5c
 8001a02:	2100      	movs	r1, #0
 8001a04:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e017      	b.n	8001a3a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	4013      	ands	r3, r2
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	425a      	negs	r2, r3
 8001a2a:	4153      	adcs	r3, r2
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	001a      	movs	r2, r3
 8001a30:	1dfb      	adds	r3, r7, #7
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d197      	bne.n	8001968 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	b008      	add	sp, #32
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	20000004 	.word	0x20000004
 8001a48:	ffffdfff 	.word	0xffffdfff

08001a4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
 8001a58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001a5a:	2317      	movs	r3, #23
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001a62:	f7fe fe0d 	bl	8000680 <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a6a:	1a9b      	subs	r3, r3, r2
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	18d3      	adds	r3, r2, r3
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001a72:	f7fe fe05 	bl	8000680 <HAL_GetTick>
 8001a76:	0003      	movs	r3, r0
 8001a78:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	330c      	adds	r3, #12
 8001a80:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001a82:	4b41      	ldr	r3, [pc, #260]	; (8001b88 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	0013      	movs	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	189b      	adds	r3, r3, r2
 8001a8c:	00da      	lsls	r2, r3, #3
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	0d1b      	lsrs	r3, r3, #20
 8001a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a94:	4353      	muls	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001a98:	e068      	b.n	8001b6c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	23c0      	movs	r3, #192	; 0xc0
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d10a      	bne.n	8001aba <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d107      	bne.n	8001aba <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	2117      	movs	r1, #23
 8001ab2:	187b      	adds	r3, r7, r1
 8001ab4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	3301      	adds	r3, #1
 8001abe:	d055      	beq.n	8001b6c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001ac0:	f7fe fdde 	bl	8000680 <HAL_GetTick>
 8001ac4:	0002      	movs	r2, r0
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d902      	bls.n	8001ad6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d142      	bne.n	8001b5c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	21e0      	movs	r1, #224	; 0xe0
 8001ae2:	438a      	bics	r2, r1
 8001ae4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	2382      	movs	r3, #130	; 0x82
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d113      	bne.n	8001b1a <SPI_WaitFifoStateUntilTimeout+0xce>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	021b      	lsls	r3, r3, #8
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d005      	beq.n	8001b0a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d107      	bne.n	8001b1a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2140      	movs	r1, #64	; 0x40
 8001b16:	438a      	bics	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	019b      	lsls	r3, r3, #6
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d110      	bne.n	8001b48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4916      	ldr	r1, [pc, #88]	; (8001b8c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001b32:	400a      	ands	r2, r1
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2180      	movs	r1, #128	; 0x80
 8001b42:	0189      	lsls	r1, r1, #6
 8001b44:	430a      	orrs	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	225d      	movs	r2, #93	; 0x5d
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	225c      	movs	r2, #92	; 0x5c
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e010      	b.n	8001b7e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	4013      	ands	r3, r2
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d18e      	bne.n	8001a9a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	0018      	movs	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b00a      	add	sp, #40	; 0x28
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	20000004 	.word	0x20000004
 8001b8c:	ffffdfff 	.word	0xffffdfff

08001b90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af02      	add	r7, sp, #8
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	23c0      	movs	r3, #192	; 0xc0
 8001ba0:	0159      	lsls	r1, r3, #5
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	0013      	movs	r3, r2
 8001baa:	2200      	movs	r2, #0
 8001bac:	f7ff ff4e 	bl	8001a4c <SPI_WaitFifoStateUntilTimeout>
 8001bb0:	1e03      	subs	r3, r0, #0
 8001bb2:	d007      	beq.n	8001bc4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bb8:	2220      	movs	r2, #32
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e027      	b.n	8001c14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	0013      	movs	r3, r2
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2180      	movs	r1, #128	; 0x80
 8001bd2:	f7ff fead 	bl	8001930 <SPI_WaitFlagStateUntilTimeout>
 8001bd6:	1e03      	subs	r3, r0, #0
 8001bd8:	d007      	beq.n	8001bea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bde:	2220      	movs	r2, #32
 8001be0:	431a      	orrs	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e014      	b.n	8001c14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	23c0      	movs	r3, #192	; 0xc0
 8001bee:	00d9      	lsls	r1, r3, #3
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	0013      	movs	r3, r2
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f7ff ff27 	bl	8001a4c <SPI_WaitFifoStateUntilTimeout>
 8001bfe:	1e03      	subs	r3, r0, #0
 8001c00:	d007      	beq.n	8001c12 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c06:	2220      	movs	r2, #32
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e000      	b.n	8001c14 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b004      	add	sp, #16
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <__libc_init_array>:
 8001c1c:	b570      	push	{r4, r5, r6, lr}
 8001c1e:	2600      	movs	r6, #0
 8001c20:	4d0c      	ldr	r5, [pc, #48]	; (8001c54 <__libc_init_array+0x38>)
 8001c22:	4c0d      	ldr	r4, [pc, #52]	; (8001c58 <__libc_init_array+0x3c>)
 8001c24:	1b64      	subs	r4, r4, r5
 8001c26:	10a4      	asrs	r4, r4, #2
 8001c28:	42a6      	cmp	r6, r4
 8001c2a:	d109      	bne.n	8001c40 <__libc_init_array+0x24>
 8001c2c:	2600      	movs	r6, #0
 8001c2e:	f000 f821 	bl	8001c74 <_init>
 8001c32:	4d0a      	ldr	r5, [pc, #40]	; (8001c5c <__libc_init_array+0x40>)
 8001c34:	4c0a      	ldr	r4, [pc, #40]	; (8001c60 <__libc_init_array+0x44>)
 8001c36:	1b64      	subs	r4, r4, r5
 8001c38:	10a4      	asrs	r4, r4, #2
 8001c3a:	42a6      	cmp	r6, r4
 8001c3c:	d105      	bne.n	8001c4a <__libc_init_array+0x2e>
 8001c3e:	bd70      	pop	{r4, r5, r6, pc}
 8001c40:	00b3      	lsls	r3, r6, #2
 8001c42:	58eb      	ldr	r3, [r5, r3]
 8001c44:	4798      	blx	r3
 8001c46:	3601      	adds	r6, #1
 8001c48:	e7ee      	b.n	8001c28 <__libc_init_array+0xc>
 8001c4a:	00b3      	lsls	r3, r6, #2
 8001c4c:	58eb      	ldr	r3, [r5, r3]
 8001c4e:	4798      	blx	r3
 8001c50:	3601      	adds	r6, #1
 8001c52:	e7f2      	b.n	8001c3a <__libc_init_array+0x1e>
 8001c54:	08001cbc 	.word	0x08001cbc
 8001c58:	08001cbc 	.word	0x08001cbc
 8001c5c:	08001cbc 	.word	0x08001cbc
 8001c60:	08001cc0 	.word	0x08001cc0

08001c64 <memset>:
 8001c64:	0003      	movs	r3, r0
 8001c66:	1882      	adds	r2, r0, r2
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d100      	bne.n	8001c6e <memset+0xa>
 8001c6c:	4770      	bx	lr
 8001c6e:	7019      	strb	r1, [r3, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	e7f9      	b.n	8001c68 <memset+0x4>

08001c74 <_init>:
 8001c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c7a:	bc08      	pop	{r3}
 8001c7c:	469e      	mov	lr, r3
 8001c7e:	4770      	bx	lr

08001c80 <_fini>:
 8001c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c82:	46c0      	nop			; (mov r8, r8)
 8001c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c86:	bc08      	pop	{r3}
 8001c88:	469e      	mov	lr, r3
 8001c8a:	4770      	bx	lr
