#Build: Fabric Compiler 2020.1-SP4, Build 56547, May 09 03:56 2020
#Install: C:\pango\PDS_2020.1-SP4\bin
#Application name: pds
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-S7ATOBO
Generated by Fabric Compiler (version 2020.1-SP4 build 56547) at Mon Dec 14 16:52:58 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Mon Dec 14 17:15:13 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 6 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: CL305 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 16 sequential elements including mdo. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 2.97ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 16.000 sec
Action synthesize: CPU time elapsed is 2.984 sec
Current time: Mon Dec 14 17:15:29 2020
Action synthesize: Peak memory pool usage is 127,356,928 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Dec 14 17:15:29 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: UserConstraintEditor-2001: [F:/mdio_1214/synthesize/synplify.lcf(line number: 16)] IO Direction INOUT is incorrect, change it to OUTPUT.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.965 -waveform {0.000 1.483} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.965 -waveform {0.000 1.483} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  449          33840
        LUT                 492          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_670(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_671(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.234375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 466      | 33840         | 2                   
| LUT                   | 544      | 22560         | 3                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 24.000 sec
Action dev_map: CPU time elapsed is 3.938 sec
Current time: Mon Dec 14 17:15:52 2020
Action dev_map: Peak memory pool usage is 196,112,384 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Dec 14 17:15:53 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_671/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_670/gopclkbufg to USCM_56_158.
Pre global placement takes 3.00 sec.
Run super clustering :
	Initial slack -5557.
	1 iterations finished.
	Final slack -5557.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.78 sec.
Wirelength after global placement is 2628.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_670/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_671/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_obuft/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 2745.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5557.
	1 iterations finished.
	Final slack -5557.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 2570.
Post global placement takes 0.84 sec.
Wirelength after legalization is 3228.
Legalization takes 0.09 sec.
Worst slack before Replication Place is -1004.
Wirelength after replication placement is 3228.
Legalized cost -1004.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3396.
Timing-driven detailed placement takes 0.95 sec.
Placement done.
Total placement takes 5.91 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.36 sec.
Worst slack is 198.
Processing design graph takes 0.19 sec.
Total memory for routing:
	63.674199 M.
Total nets for routing : 858.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.00 sec.
Unrouted nets 183 at the end of iteration 0.
Unrouted nets 127 at the end of iteration 1.
Unrouted nets 100 at the end of iteration 2.
Unrouted nets 75 at the end of iteration 3.
Unrouted nets 59 at the end of iteration 4.
Unrouted nets 44 at the end of iteration 5.
Unrouted nets 44 at the end of iteration 6.
Unrouted nets 37 at the end of iteration 7.
Unrouted nets 32 at the end of iteration 8.
Unrouted nets 22 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 19 at the end of iteration 11.
Unrouted nets 17 at the end of iteration 12.
Unrouted nets 17 at the end of iteration 13.
Unrouted nets 14 at the end of iteration 14.
Unrouted nets 15 at the end of iteration 15.
Unrouted nets 16 at the end of iteration 16.
Unrouted nets 15 at the end of iteration 17.
Unrouted nets 19 at the end of iteration 18.
Unrouted nets 14 at the end of iteration 19.
Unrouted nets 13 at the end of iteration 20.
Unrouted nets 13 at the end of iteration 21.
Unrouted nets 17 at the end of iteration 22.
Unrouted nets 12 at the end of iteration 23.
Unrouted nets 12 at the end of iteration 24.
Unrouted nets 11 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 0 at the end of iteration 37.
Global Routing step 2 takes 2.03 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.03 sec.
Global routing takes 2.08 sec.
Total 864 subnets.
    forward max bucket size 45365 , backward 227.
        Unrouted nets 349 at the end of iteration 0.
    route iteration 0, CPU time elapsed 17.015625 sec.
    forward max bucket size 689 , backward 153.
        Unrouted nets 250 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 26 , backward 141.
        Unrouted nets 187 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 89.
        Unrouted nets 145 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 89.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 72 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 89.
        Unrouted nets 51 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 89.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 89.
        Unrouted nets 25 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 89.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 11 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 10 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 89.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    Unrouted nets 5 at the end of fading iteration 11.
    Unrouted nets 4 at the end of fading iteration 10.
    Unrouted nets 4 at the end of fading iteration 9.
    Unrouted nets 4 at the end of fading iteration 8.
    Unrouted nets 5 at the end of fading iteration 7.
    Unrouted nets 4 at the end of fading iteration 6.
    Unrouted nets 4 at the end of fading iteration 5.
    Unrouted nets 0 at the end of fading iteration 4.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 17.52 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_154_37.
I: Route-6001: Insert route through in CLMA_114_92.
    Annotate routing result again.
Finish routing takes 0.41 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 21.94 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 128      | 3748          | 3                   
|   FF                     | 319      | 22488         | 1                   
|   LUT                    | 367      | 14992         | 2                   
|   LUT-FF pairs           | 193      | 14992         | 1                   
| Use of CLMS              | 66       | 1892          | 3                   
|   FF                     | 147      | 11352         | 1                   
|   LUT                    | 182      | 7568          | 2                   
|   LUT-FF pairs           | 99       | 7568          | 1                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 49       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:28s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 33.000 sec
Action pnr: CPU time elapsed is 31.828 sec
Current time: Mon Dec 14 17:16:25 2020
Action pnr: Peak memory pool usage is 513,032,192 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:28s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Dec 14 17:16:27 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Mon Dec 14 17:16:31 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      2.965                {0 1.483}           Declared                 319
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 138
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   337.268 MHz     282.885 MHz          2.965          3.535         -0.570
 DebugCore_JCLK              20.000 MHz     143.616 MHz         50.000          6.963         43.037
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.570    -2.601    10                 579             
 DebugCore_JCLK        DebugCore_CAPTURE     44.488    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.359    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.459    0.000     0                  86              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.217     0.000     0                  579             
 DebugCore_JCLK        DebugCore_CAPTURE     3.723     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.325     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.493    0.000     0                  86              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.061    -0.122    2                  226             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.581     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.264     0.000     0                  319             
 DebugCore_CAPTURE                           48.997    0.000     0                  11              
 DebugCore_JCLK                              23.568    0.000     0                  138             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.229     0.000     0                  579             
 DebugCore_JCLK        DebugCore_CAPTURE     45.995    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.911    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.059    0.000     0                  86              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.222     0.000     0                  579             
 DebugCore_JCLK        DebugCore_CAPTURE     2.849     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.285     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.814    0.000     0                  86              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.621     0.000     0                  226             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.503     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.566     0.000     0                  319             
 DebugCore_CAPTURE                           49.006    0.000     0                  11              
 DebugCore_JCLK                              23.661    0.000     0                  138             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  4.705
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.218       4.705         mdo/n1           
 CLMA_90_109/CLK                                                           r       Current_State[1]/opit_0/CLK

 CLMA_90_109/Q3                    tco                   0.303       5.008 r       Current_State[1]/opit_0/Q
                                   net (fanout=11)       0.299       5.307         Current_State[1] 
 CLMA_90_113/Y0                    td                    0.504       5.811 r       Next_State_1_6_0_.mdo_38_0_iv_0_o2_1/gateop_perm/Z
                                   net (fanout=11)       0.137       5.948         N_40             
 CLMA_90_113/Y3                    td                    0.493       6.441 r       Next_State_1_6_0_.un1_mdo_en16_1_i_o2/gateop_perm/Z
                                   net (fanout=2)        0.627       7.068         N_65             
 CLMA_90_101/Y1                    td                    0.306       7.374 f       Next_State_1_6_0_.un1_mdo_en16_4_i/gateop_perm/Z
                                   net (fanout=1)        0.103       7.477         N_37             
 CLMA_90_100/CE                                                            f       mdo_cl/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.477         Logic Levels: 3  
                                                                                   Logic: 1.606ns(57.937%), Route: 1.166ns(42.063%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.041       7.046         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.561       7.607                          
 clock uncertainty                                      -0.050       7.557                          

 Setup time                                             -0.650       6.907                          

 Data required time                                                  6.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.907                          
 Data arrival time                                                  -7.477                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.570                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_fast[5]/opit_0_L5Q_perm/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L1
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  4.689
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.202       4.689         mdo/n1           
 CLMA_78_104/CLK                                                           r       bit_cnt_fast[5]/opit_0_L5Q_perm/CLK

 CLMA_78_104/Q1                    tco                   0.307       4.996 r       bit_cnt_fast[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.510       5.506         bit_cnt_fast[5]  
 CLMA_82_116/Y1                    td                    0.493       5.999 r       Next_State_1_6_0_.un1_bit_cnt_11_i_i_a2_0_0_a3/gateop_perm/Z
                                   net (fanout=2)        0.127       6.126         N_105            
 CLMA_82_116/Y2                    td                    0.310       6.436 f       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_9/gateop_perm/Z
                                   net (fanout=1)        0.446       6.882         N_104            
 CLMA_82_100/Y0                    td                    0.300       7.182 r       Next_State_1_6_0_.mdo_cl_1_iv_i_a2/gateop_perm/Z
                                   net (fanout=1)        0.526       7.708         N_72             
 CLMA_90_100/A1                                                            r       mdo_cl/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.708         Logic Levels: 3  
                                                                                   Logic: 1.410ns(46.704%), Route: 1.609ns(53.296%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.041       7.046         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.577                          
 clock uncertainty                                      -0.050       7.527                          

 Setup time                                             -0.243       7.284                          

 Data required time                                                  7.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.284                          
 Data arrival time                                                  -7.708                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.424                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_3_rep1/opit_0_INVQ/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L2
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  4.701
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.214       4.701         mdo/n1           
 CLMA_78_112/CLK                                                           r       bit_cnt_3_rep1/opit_0_INVQ/CLK

 CLMA_78_112/Q0                    tco                   0.304       5.005 r       bit_cnt_3_rep1/opit_0_INVQ/Q
                                   net (fanout=7)        0.606       5.611         bit_cnt_3_rep1_Z 
 CLMA_82_104/Y1                    td                    0.320       5.931 r       Next_State_1_6_0_.mdo_cl_16_sqmuxa_i_o4_i_a2_1_o2/gateop_perm/Z
                                   net (fanout=1)        0.126       6.057         N_36             
 CLMS_82_105/Y2                    td                    0.301       6.358 r       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3_2/gateop_perm/Z
                                   net (fanout=1)        0.609       6.967         Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3/n2
 CLMA_90_100/Y1                    td                    0.303       7.270 r       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3/gateop_perm/Z
                                   net (fanout=1)        0.128       7.398         N_76             
 CLMA_90_100/A2                                                            r       mdo_cl/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.398         Logic Levels: 3  
                                                                                   Logic: 1.228ns(45.532%), Route: 1.469ns(54.468%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.041       7.046         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.577                          
 clock uncertainty                                      -0.050       7.527                          

 Setup time                                             -0.409       7.118                          

 Data required time                                                  7.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.118                          
 Data arrival time                                                  -7.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[10]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.126
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.086       4.126         mdo/n1           
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_116/Q1                   tco                   0.240       4.366 f       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.280       4.646         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_106_108/ADA0[10]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[10]

 Data arrival time                                                   4.646         Logic Levels: 0  
                                                                                   Logic: 0.240ns(46.154%), Route: 0.280ns(53.846%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.251       4.738         mdo/n1           
 DRM_106_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.531       4.207                          
 clock uncertainty                                       0.000       4.207                          

 Hold time                                               0.222       4.429                          

 Data required time                                                  4.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.429                          
 Data arrival time                                                  -4.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  4.126
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.086       4.126         mdo/n1           
 CLMS_114_117/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK

 CLMS_114_117/Q3                   tco                   0.237       4.363 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/Q
                                   net (fanout=3)        0.090       4.453         u_CORES/u_debug_core_0/u_Storage_Condition/status_1[4]/n0
 CLMA_114_116/D4                                                           f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.252       4.739         mdo/n1           
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.561       4.178                          
 clock uncertainty                                       0.000       4.178                          

 Hold time                                              -0.046       4.132                          

 Data required time                                                  4.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.132                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.084       4.124         mdo/n1           
 CLMA_98_124/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_124/Q1                    tco                   0.240       4.364 f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.090       4.454         u_CORES/u_debug_core_0/data_pipe[3] [4]
 CLMS_98_125/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.454         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.250       4.737         mdo/n1           
 CLMS_98_125/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.561       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Hold time                                              -0.046       4.130                          

 Data required time                                                  4.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.130                          
 Data arrival time                                                  -4.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  6.328
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.218      81.328         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.302      81.630 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.259      81.889         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.889         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.832%), Route: 0.259ns(46.168%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.077     127.077         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.077                          
 clock uncertainty                                      -0.050     127.027                          

 Setup time                                             -0.650     126.377                          

 Data required time                                                126.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.377                          
 Data arrival time                                                 -81.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  6.328
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.218      81.328         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.302      81.630 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.259      81.889         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.889         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.832%), Route: 0.259ns(46.168%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.077     127.077         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.077                          
 clock uncertainty                                      -0.050     127.027                          

 Setup time                                             -0.650     126.377                          

 Data required time                                                126.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.377                          
 Data arrival time                                                 -81.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  6.328
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.218      81.328         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.302      81.630 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.259      81.889         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.889         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.832%), Route: 0.259ns(46.168%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.077     127.077         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.077                          
 clock uncertainty                                      -0.050     127.027                          

 Setup time                                             -0.650     126.377                          

 Data required time                                                126.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.377                          
 Data arrival time                                                 -81.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  5.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.046     130.716         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_114_85/Y0                    tco                   0.324     131.040 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.229     131.269         u_CORES/id_o [4] 
 CLMS_114_89/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 131.269         Logic Levels: 0  
                                                                                   Logic: 0.324ns(58.590%), Route: 0.229ns(41.410%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.440     127.440         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                               0.056     127.546                          

 Data required time                                                127.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.546                          
 Data arrival time                                                -131.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  5.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.046     130.716         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMS_114_85/Q2                    tco                   0.240     130.956 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=2)        0.241     131.197         u_CORES/id_o [3] 
 CLMA_114_88/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 131.197         Logic Levels: 0  
                                                                                   Logic: 0.240ns(49.896%), Route: 0.241ns(50.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.440     127.440         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                              -0.033     127.457                          

 Data required time                                                127.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.457                          
 Data arrival time                                                -131.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  5.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.046     130.716         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMS_114_85/Q3                    tco                   0.237     130.953 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.336     131.289         u_CORES/id_o [2] 
 CLMS_114_89/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 131.289         Logic Levels: 0  
                                                                                   Logic: 0.237ns(41.361%), Route: 0.336ns(58.639%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.440     127.440         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                               0.056     127.546                          

 Data required time                                                127.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.546                          
 Data arrival time                                                -131.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.719
  Launch Clock Delay      :  6.019
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.190       6.019         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.302       6.321 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.335       7.656         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.656         Logic Levels: 0  
                                                                                   Logic: 0.302ns(18.448%), Route: 1.335ns(81.552%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.049      30.719         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.159      30.878                          
 clock uncertainty                                      -0.050      30.828                          

 Setup time                                             -0.813      30.015                          

 Data required time                                                 30.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.015                          
 Data arrival time                                                  -7.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  6.019
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.190       6.019         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.302       6.321 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.245       7.566         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_114_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.566         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.522%), Route: 1.245ns(80.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.046      30.716         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.875                          
 clock uncertainty                                      -0.050      30.825                          

 Setup time                                             -0.813      30.012                          

 Data required time                                                 30.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.012                          
 Data arrival time                                                  -7.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  6.019
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.190       6.019         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.302       6.321 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.245       7.566         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_114_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.566         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.522%), Route: 1.245ns(80.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.046      30.716         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.875                          
 clock uncertainty                                      -0.050      30.825                          

 Setup time                                             -0.813      30.012                          

 Data required time                                                 30.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.012                          
 Data arrival time                                                  -7.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[12]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.062
  Launch Clock Delay      :  5.398
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.076       5.398         ntclkbufg_0      
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_129/Q0                   tco                   0.242       5.640 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.387       6.027         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_106_108/ADB0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[12]

 Data arrival time                                                   6.027         Logic Levels: 0  
                                                                                   Logic: 0.242ns(38.474%), Route: 0.387ns(61.526%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.233       6.062         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB
 clock pessimism                                        -0.507       5.555                          
 clock uncertainty                                       0.000       5.555                          

 Hold time                                               0.147       5.702                          

 Data required time                                                  5.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.702                          
 Data arrival time                                                  -6.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.058
  Launch Clock Delay      :  5.375
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.053       5.375         ntclkbufg_0      
 CLMA_126_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_96/Q3                    tco                   0.237       5.612 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.228       5.840         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]
 CLMA_122_96/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.840         Logic Levels: 0  
                                                                                   Logic: 0.237ns(50.968%), Route: 0.228ns(49.032%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.229       6.058         ntclkbufg_0      
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.507       5.551                          
 clock uncertainty                                       0.000       5.551                          

 Hold time                                              -0.048       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                  -5.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.050
  Launch Clock Delay      :  5.377
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.055       5.377         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_101/Q0                   tco                   0.238       5.615 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.090       5.705         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n2
 CLMA_130_101/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.705         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.221       6.050         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.405                          
 clock uncertainty                                       0.000       5.405                          

 Hold time                                              -0.048       5.357                          

 Data required time                                                  5.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.357                          
 Data arrival time                                                  -5.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  2.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.440      27.440         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.304      27.744 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.892      28.636         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.302      28.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.478      29.416         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_109/Y3                   td                    0.493      29.909 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.775      30.684         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_110_121/Y0                   td                    0.300      30.984 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.284      31.268         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_110_124/Y2                   td                    0.339      31.607 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.493      32.100         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMS_110_117/Y3                   td                    0.302      32.402 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.354      32.756         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMS_110_125/Y0                   td                    0.222      32.978 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.283      33.261         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMS_110_121/Y3                   td                    0.222      33.483 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.285      33.768         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMS_110_117/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.768         Logic Levels: 7  
                                                                                   Logic: 2.484ns(39.254%), Route: 3.844ns(60.746%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.083      55.405         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.405                          
 clock uncertainty                                      -0.050      55.355                          

 Setup time                                             -0.128      55.227                          

 Data required time                                                 55.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.227                          
 Data arrival time                                                 -33.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  2.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.440      27.440         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.304      27.744 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.892      28.636         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.302      28.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.442      29.380         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_113/Y3                   td                    0.319      29.699 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.656      30.355         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_110_125/Y1                   td                    0.303      30.658 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.425      31.083         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMS_114_121/Y0                   td                    0.222      31.305 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.442      31.747         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMS_110_129/Y0                   td                    0.300      32.047 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.422      32.469         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_125/Y3                   td                    0.302      32.771 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.638      33.409         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMS_110_117/A0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.409         Logic Levels: 6  
                                                                                   Logic: 2.052ns(34.378%), Route: 3.917ns(65.622%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.083      55.405         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.405                          
 clock uncertainty                                      -0.050      55.355                          

 Setup time                                             -0.205      55.150                          

 Data required time                                                 55.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.150                          
 Data arrival time                                                 -33.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  2.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.440      27.440         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.304      27.744 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.892      28.636         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.302      28.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.478      29.416         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_109/Y3                   td                    0.493      29.909 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.777      30.686         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_110_121/Y2                   td                    0.360      31.046 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.559      31.605         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMS_110_117/Y2                   td                    0.301      31.906 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.442      32.348         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMS_110_125/Y2                   td                    0.222      32.570 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.352      32.922         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMS_110_117/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  32.922         Logic Levels: 5  
                                                                                   Logic: 1.982ns(36.155%), Route: 3.500ns(63.845%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.083      55.405         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.405                          
 clock uncertainty                                      -0.050      55.355                          

 Setup time                                             -0.418      54.937                          

 Data required time                                                 54.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.937                          
 Data arrival time                                                 -32.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.964  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.041
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.077      27.077         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_114_88/Q1                    tco                   0.246      27.323 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.241      27.564         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_110_92/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.564         Logic Levels: 0  
                                                                                   Logic: 0.246ns(50.513%), Route: 0.241ns(49.487%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.212       6.041         ntclkbufg_0      
 CLMA_110_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.041                          
 clock uncertainty                                       0.050       6.091                          

 Hold time                                              -0.020       6.071                          

 Data required time                                                  6.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.071                          
 Data arrival time                                                 -27.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.045
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.077      27.077         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMS_114_89/Q3                    tco                   0.237      27.314 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=3)        0.229      27.543         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [3]
 CLMS_114_93/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.543         Logic Levels: 0  
                                                                                   Logic: 0.237ns(50.858%), Route: 0.229ns(49.142%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.216       6.045         ntclkbufg_0      
 CLMS_114_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.045                          
 clock uncertainty                                       0.050       6.095                          

 Hold time                                              -0.048       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                 -27.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.964  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.041
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.077      27.077         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_114_88/Q2                    tco                   0.244      27.321 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.349      27.670         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_110_92/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.670         Logic Levels: 0  
                                                                                   Logic: 0.244ns(41.147%), Route: 0.349ns(58.853%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.212       6.041         ntclkbufg_0      
 CLMA_110_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.041                          
 clock uncertainty                                       0.050       6.091                          

 Hold time                                              -0.020       6.071                          

 Data required time                                                  6.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.071                          
 Data arrival time                                                 -27.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.087
  Launch Clock Delay      :  4.721
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.234       4.721         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.304       5.025 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.566       5.591         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.493       6.084 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.963       7.047         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_105/RS                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.047         Logic Levels: 1  
                                                                                   Logic: 0.797ns(34.265%), Route: 1.529ns(65.735%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.047       7.052         mdo/n1           
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.583                          
 clock uncertainty                                      -0.050       7.533                          

 Recovery time                                          -0.547       6.986                          

 Data required time                                                  6.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.986                          
 Data arrival time                                                  -7.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.087
  Launch Clock Delay      :  4.721
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.234       4.721         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.304       5.025 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.566       5.591         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.493       6.084 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.963       7.047         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_105/RS                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.047         Logic Levels: 1  
                                                                                   Logic: 0.797ns(34.265%), Route: 1.529ns(65.735%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.047       7.052         mdo/n1           
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.583                          
 clock uncertainty                                      -0.050       7.533                          

 Recovery time                                          -0.547       6.986                          

 Data required time                                                  6.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.986                          
 Data arrival time                                                  -7.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.096
  Launch Clock Delay      :  4.721
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.234       4.721         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.304       5.025 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.566       5.591         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.493       6.084 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.756       6.840         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_94_109/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.840         Logic Levels: 1  
                                                                                   Logic: 0.797ns(37.612%), Route: 1.322ns(62.388%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.979       3.944 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.944         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.995 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.005         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.005 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.056       7.061         mdo/n1           
 CLMS_94_109/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.592                          
 clock uncertainty                                      -0.050       7.542                          

 Recovery time                                          -0.650       6.892                          

 Data required time                                                  6.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.892                          
 Data arrival time                                                  -6.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.108
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.068       4.108         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.238       4.346 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.323       4.669         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.781 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.781         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/RS

 Data arrival time                                                   4.781         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.006%), Route: 0.323ns(47.994%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.108
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.068       4.108         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.238       4.346 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.323       4.669         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.781 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.781         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS

 Data arrival time                                                   4.781         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.006%), Route: 0.323ns(47.994%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.108
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.068       4.108         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.238       4.346 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.323       4.669         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.781 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.781         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS

 Data arrival time                                                   4.781         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.006%), Route: 0.323ns(47.994%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.218       4.705         mdo/n1           
 CLMA_90_109/CLK                                                           r       Current_State[1]/opit_0/CLK

 CLMA_90_109/Q3                    tco                   0.303       5.008 r       Current_State[1]/opit_0/Q
                                   net (fanout=11)       0.299       5.307         Current_State[1] 
 CLMA_90_113/Y0                    td                    0.504       5.811 r       Next_State_1_6_0_.mdo_38_0_iv_0_o2_1/gateop_perm/Z
                                   net (fanout=11)       0.529       6.340         N_40             
 CLMA_90_100/Y2                    td                    0.301       6.641 r       Next_State_1_6_0_.mdo_en9_i_i_a3/gateop_perm/Z
                                   net (fanout=3)        0.476       7.117         mdo_en9          
 CLMS_82_105/Y0                    td                    0.206       7.323 f       un1_mdo_cl_i/gateop_perm/Z
                                   net (fanout=1)        2.292       9.615         un1_mdo_cl_i_0   
 IOL_199_6/TO                      td                    0.146       9.761 f       mdio_io_obuft/opit_1/T
                                   net (fanout=1)        0.000       9.761         mdio_io_obuft/ntT
 IOBD_197_0/PAD                    tse                   3.732      13.493 f       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000      13.493         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  13.493         Logic Levels: 5  
                                                                                   Logic: 5.192ns(59.081%), Route: 3.596ns(40.919%)
====================================================================================================

====================================================================================================

Startpoint  : mdo/opit_0_L5Q_perm/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      2.056       4.096         mdo/n1           
 CLMA_94_108/CLK                                                           r       mdo/opit_0_L5Q_perm/CLK

 CLMA_94_108/Q0                    tco                   0.242       4.338 r       mdo/opit_0_L5Q_perm/Q
                                   net (fanout=7)        1.943       6.281         mdo_Z            
 IOL_199_6/DO                      td                    0.093       6.374 r       mdio_io_obuft/opit_1/O
                                   net (fanout=1)        0.000       6.374         mdio_io_obuft/ntO
 IOBD_197_0/PAD                    td                    2.692       9.066 r       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000       9.066         mdio_io          
 N9                                                                        r       mdio_io (port)   

 Data arrival time                                                   9.066         Logic Levels: 2  
                                                                                   Logic: 3.027ns(60.905%), Route: 1.943ns(39.095%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.158
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.417       3.158         mdo/n1           
 CLMA_90_109/CLK                                                           r       Current_State[1]/opit_0/CLK

 CLMA_90_109/Q3                    tco                   0.232       3.390 r       Current_State[1]/opit_0/Q
                                   net (fanout=11)       0.219       3.609         Current_State[1] 
 CLMA_90_113/Y0                    td                    0.386       3.995 r       Next_State_1_6_0_.mdo_38_0_iv_0_o2_1/gateop_perm/Z
                                   net (fanout=11)       0.102       4.097         N_40             
 CLMA_90_113/Y3                    td                    0.377       4.474 f       Next_State_1_6_0_.un1_mdo_en16_1_i_o2/gateop_perm/Z
                                   net (fanout=2)        0.517       4.991         N_65             
 CLMA_90_101/Y1                    td                    0.234       5.225 f       Next_State_1_6_0_.un1_mdo_en16_4_i/gateop_perm/Z
                                   net (fanout=1)        0.086       5.311         N_37             
 CLMA_90_100/CE                                                            f       mdo_cl/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.311         Logic Levels: 3  
                                                                                   Logic: 1.229ns(57.083%), Route: 0.924ns(42.917%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.312       5.725         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.362       6.087                          
 clock uncertainty                                      -0.050       6.037                          

 Setup time                                             -0.497       5.540                          

 Data required time                                                  5.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.540                          
 Data arrival time                                                  -5.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_fast[5]/opit_0_L5Q_perm/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L1
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.403       3.144         mdo/n1           
 CLMA_78_104/CLK                                                           r       bit_cnt_fast[5]/opit_0_L5Q_perm/CLK

 CLMA_78_104/Q1                    tco                   0.233       3.377 f       bit_cnt_fast[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.385       3.762         bit_cnt_fast[5]  
 CLMA_82_116/Y1                    td                    0.377       4.139 r       Next_State_1_6_0_.un1_bit_cnt_11_i_i_a2_0_0_a3/gateop_perm/Z
                                   net (fanout=2)        0.093       4.232         N_105            
 CLMA_82_116/Y2                    td                    0.238       4.470 f       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_9/gateop_perm/Z
                                   net (fanout=1)        0.373       4.843         N_104            
 CLMA_82_100/Y0                    td                    0.236       5.079 f       Next_State_1_6_0_.mdo_cl_1_iv_i_a2/gateop_perm/Z
                                   net (fanout=1)        0.380       5.459         N_72             
 CLMA_90_100/A1                                                            f       mdo_cl/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.459         Logic Levels: 3  
                                                                                   Logic: 1.084ns(46.825%), Route: 1.231ns(53.175%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.312       5.725         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.068                          
 clock uncertainty                                      -0.050       6.018                          

 Setup time                                             -0.200       5.818                          

 Data required time                                                  5.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.818                          
 Data arrival time                                                  -5.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_3_rep1/opit_0_INVQ/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L2
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.153
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.412       3.153         mdo/n1           
 CLMA_78_112/CLK                                                           r       bit_cnt_3_rep1/opit_0_INVQ/CLK

 CLMA_78_112/Q0                    tco                   0.231       3.384 f       bit_cnt_3_rep1/opit_0_INVQ/Q
                                   net (fanout=7)        0.471       3.855         bit_cnt_3_rep1_Z 
 CLMA_82_104/Y1                    td                    0.255       4.110 f       Next_State_1_6_0_.mdo_cl_16_sqmuxa_i_o4_i_a2_1_o2/gateop_perm/Z
                                   net (fanout=1)        0.087       4.197         N_36             
 CLMS_82_105/Y2                    td                    0.238       4.435 f       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3_2/gateop_perm/Z
                                   net (fanout=1)        0.473       4.908         Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3/n2
 CLMA_90_100/Y1                    td                    0.234       5.142 f       Next_State_1_6_0_.mdo_cl_1_iv_i_a2_3/gateop_perm/Z
                                   net (fanout=1)        0.087       5.229         N_76             
 CLMA_90_100/A2                                                            f       mdo_cl/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.229         Logic Levels: 3  
                                                                                   Logic: 0.958ns(46.146%), Route: 1.118ns(53.854%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.312       5.725         mdo/n1           
 CLMA_90_100/CLK                                                           r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.068                          
 clock uncertainty                                      -0.050       6.018                          

 Setup time                                             -0.319       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                  -5.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[10]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  2.799
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.351       2.799         mdo/n1           
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_116/Q1                   tco                   0.192       2.991 f       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.235         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_106_108/ADA0[10]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.235         Logic Levels: 0  
                                                                                   Logic: 0.192ns(44.037%), Route: 0.244ns(55.963%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.445       3.186         mdo/n1           
 DRM_106_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.343       2.843                          
 clock uncertainty                                       0.000       2.843                          

 Hold time                                               0.170       3.013                          

 Data required time                                                  3.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.013                          
 Data arrival time                                                  -3.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.799
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.351       2.799         mdo/n1           
 CLMS_114_117/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK

 CLMS_114_117/Q3                   tco                   0.189       2.988 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/Q
                                   net (fanout=3)        0.078       3.066         u_CORES/u_debug_core_0/u_Storage_Condition/status_1[4]/n0
 CLMA_114_116/D4                                                           f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.447       3.188         mdo/n1           
 CLMA_114_116/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.362       2.826                          
 clock uncertainty                                       0.000       2.826                          

 Hold time                                              -0.035       2.791                          

 Data required time                                                  2.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.791                          
 Data arrival time                                                  -3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  2.798
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.350       2.798         mdo/n1           
 CLMA_102_124/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_124/Q0                   tco                   0.190       2.988 f       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.078       3.066         u_CORES/u_debug_core_0/data_pipe[0] [2]
 CLMA_102_125/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.446       3.187         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.362       2.825                          
 clock uncertainty                                       0.000       2.825                          

 Hold time                                              -0.036       2.789                          

 Data required time                                                  2.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.789                          
 Data arrival time                                                  -3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.611
  Launch Clock Delay      :  4.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.413      79.623         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.231      79.854 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.069         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.069         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.611     126.611         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.611                          
 clock uncertainty                                      -0.050     126.561                          

 Setup time                                             -0.497     126.064                          

 Data required time                                                126.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.064                          
 Data arrival time                                                 -80.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.611
  Launch Clock Delay      :  4.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.413      79.623         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.231      79.854 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.069         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.069         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.611     126.611         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.611                          
 clock uncertainty                                      -0.050     126.561                          

 Setup time                                             -0.497     126.064                          

 Data required time                                                126.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.064                          
 Data arrival time                                                 -80.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.611
  Launch Clock Delay      :  4.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.413      79.623         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.231      79.854 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.069         u_CORES/conf_sel [0]
 CLMA_114_88/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.069         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.611     126.611         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.611                          
 clock uncertainty                                      -0.050     126.561                          

 Setup time                                             -0.497     126.064                          

 Data required time                                                126.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.064                          
 Data arrival time                                                 -80.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.800
  Launch Clock Delay      :  4.290
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.312     129.290         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMS_114_85/Q2                    tco                   0.213     129.503 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=2)        0.182     129.685         u_CORES/id_o [3] 
 CLMA_114_88/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 129.685         Logic Levels: 0  
                                                                                   Logic: 0.213ns(53.924%), Route: 0.182ns(46.076%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.800     126.800         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.800                          
 clock uncertainty                                       0.050     126.850                          

 Hold time                                              -0.014     126.836                          

 Data required time                                                126.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.836                          
 Data arrival time                                                -129.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.800
  Launch Clock Delay      :  4.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.314     129.292         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_85/Q0                    tco                   0.213     129.505 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.181     129.686         u_CORES/conf_sel [0]
 CLMS_114_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.686         Logic Levels: 0  
                                                                                   Logic: 0.213ns(54.061%), Route: 0.181ns(45.939%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.800     126.800         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.800                          
 clock uncertainty                                       0.050     126.850                          

 Hold time                                              -0.014     126.836                          

 Data required time                                                126.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.836                          
 Data arrival time                                                -129.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.800
  Launch Clock Delay      :  4.290
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.312     129.290         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_114_85/Y0                    tco                   0.258     129.548 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.195     129.743         u_CORES/id_o [4] 
 CLMS_114_89/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.743         Logic Levels: 0  
                                                                                   Logic: 0.258ns(56.954%), Route: 0.195ns(43.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.800     126.800         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.800                          
 clock uncertainty                                       0.050     126.850                          

 Hold time                                               0.042     126.892                          

 Data required time                                                126.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.892                          
 Data arrival time                                                -129.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.292
  Launch Clock Delay      :  4.129
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.397       4.129         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.231       4.360 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.102       5.462         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.462         Logic Levels: 0  
                                                                                   Logic: 0.231ns(17.329%), Route: 1.102ns(82.671%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.314      29.292         ntclkbufg_0      
 CLMA_118_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246      29.046                          
 clock uncertainty                                      -0.050      28.996                          

 Setup time                                             -0.623      28.373                          

 Data required time                                                 28.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.373                          
 Data arrival time                                                  -5.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.290
  Launch Clock Delay      :  4.129
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.397       4.129         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.231       4.360 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.030       5.390         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_114_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.319%), Route: 1.030ns(81.681%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.312      29.290         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.044                          
 clock uncertainty                                      -0.050      28.994                          

 Setup time                                             -0.623      28.371                          

 Data required time                                                 28.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.371                          
 Data arrival time                                                  -5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.290
  Launch Clock Delay      :  4.129
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.397       4.129         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q0                    tco                   0.231       4.360 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.030       5.390         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_114_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.319%), Route: 1.030ns(81.681%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.312      29.290         ntclkbufg_0      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.044                          
 clock uncertainty                                      -0.050      28.994                          

 Setup time                                             -0.623      28.371                          

 Data required time                                                 28.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.371                          
 Data arrival time                                                  -5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[12]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.163
  Launch Clock Delay      :  3.804
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.340       3.804         ntclkbufg_0      
 CLMA_102_129/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_129/Q0                   tco                   0.194       3.998 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.294       4.292         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_106_108/ADB0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[12]

 Data arrival time                                                   4.292         Logic Levels: 0  
                                                                                   Logic: 0.194ns(39.754%), Route: 0.294ns(60.246%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.431       4.163         ntclkbufg_0      
 DRM_106_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB
 clock pessimism                                        -0.268       3.895                          
 clock uncertainty                                       0.000       3.895                          

 Hold time                                               0.112       4.007                          

 Data required time                                                  4.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.007                          
 Data arrival time                                                  -4.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.154
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.325       3.789         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_101/Q0                   tco                   0.190       3.979 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.057         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n2
 CLMA_130_101/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.057         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.422       4.154         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.802                          
 clock uncertainty                                       0.000       3.802                          

 Hold time                                              -0.036       3.766                          

 Data required time                                                  3.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.766                          
 Data arrival time                                                  -4.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  3.793
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.329       3.793         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_100/Q1                   tco                   0.192       3.985 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.063         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [37]
 CLMA_110_100/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.063         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.426       4.158         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.806                          
 clock uncertainty                                       0.000       3.806                          

 Hold time                                              -0.035       3.771                          

 Data required time                                                  3.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.771                          
 Data arrival time                                                  -4.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.811
  Launch Clock Delay      :  1.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.800      26.800         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.233      27.033 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.665      27.698         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.232      27.930 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.359      28.289         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_109/Y3                   td                    0.377      28.666 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.594      29.260         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_110_121/Y0                   td                    0.236      29.496 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.217      29.713         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_110_124/Y2                   td                    0.276      29.989 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.365      30.354         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMS_110_117/Y3                   td                    0.231      30.585 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.266      30.851         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMS_110_125/Y0                   td                    0.170      31.021 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.206      31.227         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMS_110_121/Y3                   td                    0.170      31.397 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.208      31.605         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMS_110_117/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.605         Logic Levels: 7  
                                                                                   Logic: 1.925ns(40.062%), Route: 2.880ns(59.938%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.347      53.811         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.811                          
 clock uncertainty                                      -0.050      53.761                          

 Setup time                                             -0.097      53.664                          

 Data required time                                                 53.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.664                          
 Data arrival time                                                 -31.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.811
  Launch Clock Delay      :  1.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.800      26.800         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.233      27.033 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.665      27.698         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.232      27.930 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.343      28.273         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_113/Y3                   td                    0.254      28.527 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.491      29.018         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_110_125/Y1                   td                    0.234      29.252 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.330      29.582         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMS_114_121/Y0                   td                    0.157      29.739 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.348      30.087         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMS_110_129/Y0                   td                    0.236      30.323 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.325      30.648         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_125/Y3                   td                    0.232      30.880 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.472      31.352         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMS_110_117/A0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.352         Logic Levels: 6  
                                                                                   Logic: 1.578ns(34.666%), Route: 2.974ns(65.334%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.347      53.811         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.811                          
 clock uncertainty                                      -0.050      53.761                          

 Setup time                                             -0.161      53.600                          

 Data required time                                                 53.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.600                          
 Data arrival time                                                 -31.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.811
  Launch Clock Delay      :  1.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.800      26.800         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_114_88/Q0                    tco                   0.233      27.033 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.665      27.698         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_110_104/Y3                   td                    0.232      27.930 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop/Z
                                   net (fanout=3)        0.359      28.289         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_109/Y3                   td                    0.377      28.666 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.588      29.254         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_110_121/Y2                   td                    0.276      29.530 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.456      29.986         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMS_110_117/Y2                   td                    0.238      30.224 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.343      30.567         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMS_110_125/Y2                   td                    0.170      30.737 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.264      31.001         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMS_110_117/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.001         Logic Levels: 5  
                                                                                   Logic: 1.526ns(36.325%), Route: 2.675ns(63.675%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.347      53.811         ntclkbufg_0      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.811                          
 clock uncertainty                                      -0.050      53.761                          

 Setup time                                             -0.320      53.441                          

 Data required time                                                 53.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.441                          
 Data arrival time                                                 -31.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.148
  Launch Clock Delay      :  1.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.611      26.611         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_114_88/Q1                    tco                   0.196      26.807 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.191      26.998         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_110_92/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.998         Logic Levels: 0  
                                                                                   Logic: 0.196ns(50.646%), Route: 0.191ns(49.354%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.416       4.148         ntclkbufg_0      
 CLMA_110_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.148                          
 clock uncertainty                                       0.050       4.198                          

 Hold time                                              -0.014       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                 -26.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.152
  Launch Clock Delay      :  1.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.611      26.611         u_CORES/capt_o   
 CLMS_114_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMS_114_89/Q3                    tco                   0.189      26.800 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=3)        0.195      26.995         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [3]
 CLMS_114_93/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.995         Logic Levels: 0  
                                                                                   Logic: 0.189ns(49.219%), Route: 0.195ns(50.781%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.420       4.152         ntclkbufg_0      
 CLMS_114_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.152                          
 clock uncertainty                                       0.050       4.202                          

 Hold time                                              -0.036       4.166                          

 Data required time                                                  4.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.166                          
 Data arrival time                                                 -26.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.148
  Launch Clock Delay      :  1.611
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.611      26.611         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_114_88/Q2                    tco                   0.195      26.806 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.275      27.081         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_110_92/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.081         Logic Levels: 0  
                                                                                   Logic: 0.195ns(41.489%), Route: 0.275ns(58.511%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.416       4.148         ntclkbufg_0      
 CLMA_110_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.148                          
 clock uncertainty                                       0.050       4.198                          

 Hold time                                              -0.014       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                 -27.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.764
  Launch Clock Delay      :  3.175
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.434       3.175         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.233       3.408 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.423       3.831         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.377       4.208 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.696       4.904         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_105/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.904         Logic Levels: 1  
                                                                                   Logic: 0.610ns(35.281%), Route: 1.119ns(64.719%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.316       5.729         mdo/n1           
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[11].match_single[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.072                          
 clock uncertainty                                      -0.050       6.022                          

 Recovery time                                          -0.497       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                  -4.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.764
  Launch Clock Delay      :  3.175
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.434       3.175         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.233       3.408 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.423       3.831         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.377       4.208 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.696       4.904         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_105/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.904         Logic Levels: 1  
                                                                                   Logic: 0.610ns(35.281%), Route: 1.119ns(64.719%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.316       5.729         mdo/n1           
 CLMA_90_105/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[12].match_single[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.072                          
 clock uncertainty                                      -0.050       6.022                          

 Recovery time                                          -0.497       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                  -4.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.175
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.434       3.175         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.233       3.408 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.423       3.831         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_101/Y3                   td                    0.377       4.208 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=16)       0.622       4.830         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_94_109/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.830         Logic Levels: 1  
                                                                                   Logic: 0.610ns(36.858%), Route: 1.045ns(63.142%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.965       2.965 r                        
                                   net (fanout=1)        0.000       2.965         clk              
 IOBD_112_252/DIN                  td                    0.781       3.746 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.746         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.787 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.413         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.413 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.324       5.737         mdo/n1           
 CLMS_94_109/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.080                          
 clock uncertainty                                      -0.050       6.030                          

 Recovery time                                          -0.497       5.533                          

 Data required time                                                  5.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.533                          
 Data arrival time                                                  -4.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.337       2.785         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.190       2.975 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.278       3.253         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.090       3.343 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.343         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/RS

 Data arrival time                                                   3.343         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.179%), Route: 0.278ns(49.821%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.337       2.785         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.190       2.975 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.278       3.253         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.090       3.343 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.343         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv/RS

 Data arrival time                                                   3.343         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.179%), Route: 0.278ns(49.821%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.337       2.785         mdo/n1           
 CLMA_114_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_114_104/Q0                   tco                   0.190       2.975 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=143)      0.278       3.253         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.090       3.343 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.343         n39              
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS

 Data arrival time                                                   3.343         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.179%), Route: 0.278ns(49.821%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.417       3.158         mdo/n1           
 CLMA_90_109/CLK                                                           r       Current_State[1]/opit_0/CLK

 CLMA_90_109/Q3                    tco                   0.232       3.390 r       Current_State[1]/opit_0/Q
                                   net (fanout=11)       0.219       3.609         Current_State[1] 
 CLMA_90_113/Y0                    td                    0.386       3.995 r       Next_State_1_6_0_.mdo_38_0_iv_0_o2_1/gateop_perm/Z
                                   net (fanout=11)       0.393       4.388         N_40             
 CLMA_90_100/Y2                    td                    0.238       4.626 f       Next_State_1_6_0_.mdo_en9_i_i_a3/gateop_perm/Z
                                   net (fanout=3)        0.365       4.991         mdo_en9          
 CLMS_82_105/Y0                    td                    0.157       5.148 f       un1_mdo_cl_i/gateop_perm/Z
                                   net (fanout=1)        1.902       7.050         un1_mdo_cl_i_0   
 IOL_199_6/TO                      td                    0.111       7.161 f       mdio_io_obuft/opit_1/T
                                   net (fanout=1)        0.000       7.161         mdio_io_obuft/ntT
 IOBD_197_0/PAD                    tse                   2.861      10.022 f       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000      10.022         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  10.022         Logic Levels: 5  
                                                                                   Logic: 3.985ns(58.057%), Route: 2.879ns(41.943%)
====================================================================================================

====================================================================================================

Startpoint  : mdo/opit_0_L5Q_perm/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.324       2.772         mdo/n1           
 CLMA_94_108/CLK                                                           r       mdo/opit_0_L5Q_perm/CLK

 CLMA_94_108/Q0                    tco                   0.194       2.966 r       mdo/opit_0_L5Q_perm/Q
                                   net (fanout=7)        1.526       4.492         mdo_Z            
 IOL_199_6/DO                      td                    0.074       4.566 r       mdio_io_obuft/opit_1/O
                                   net (fanout=1)        0.000       4.566         mdio_io_obuft/ntO
 IOBD_197_0/PAD                    td                    2.150       6.716 r       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000       6.716         mdio_io          
 N9                                                                        r       mdio_io (port)   

 Data arrival time                                                   6.716         Logic Levels: 2  
                                                                                   Logic: 2.418ns(61.308%), Route: 1.526ns(38.692%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.609 sec
Current time: Mon Dec 14 17:16:32 2020
Action report_timing: Peak memory pool usage is 280,997,888 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Dec 14 17:16:33 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.453125 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 5.968750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 9.375 sec
Current time: Mon Dec 14 17:16:43 2020
Action gen_bit_stream: Peak memory pool usage is 349,798,400 bytes
Process "Generate Bitstream" done.
Process exit normally.
Open Inserter...
Process exit normally.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Mon Dec 14 17:18:27 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 5 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 3.18ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 16.000 sec
Action synthesize: CPU time elapsed is 3.016 sec
Current time: Mon Dec 14 17:18:43 2020
Action synthesize: Peak memory pool usage is 127,475,712 bytes
Process "Synthesize" done.
Open Inserter...
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Mon Dec 14 17:19:23 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:81)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk]
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.328125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 731      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 24.000 sec
Action dev_map: CPU time elapsed is 4.234 sec
Current time: Mon Dec 14 17:19:46 2020
Action dev_map: Peak memory pool usage is 188,092,416 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Dec 14 17:19:47 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.52 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.20 sec.
Wirelength after global placement is 3838.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 3977.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3468.
Post global placement takes 1.41 sec.
Wirelength after legalization is 4924.
Legalization takes 0.14 sec.
Worst slack before Replication Place is -1389.
Wirelength after replication placement is 4924.
Legalized cost -1389.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 5543.
Timing-driven detailed placement takes 1.38 sec.
Placement done.
Total placement takes 7.91 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.42 sec.
Worst slack is -321.
Processing design graph takes 0.20 sec.
Total memory for routing:
	63.873147 M.
Total nets for routing : 1221.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 200 at the end of iteration 0.
Unrouted nets 125 at the end of iteration 1.
Unrouted nets 79 at the end of iteration 2.
Unrouted nets 46 at the end of iteration 3.
Unrouted nets 32 at the end of iteration 4.
Unrouted nets 29 at the end of iteration 5.
Unrouted nets 20 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 19 at the end of iteration 9.
Unrouted nets 18 at the end of iteration 10.
Unrouted nets 16 at the end of iteration 11.
Unrouted nets 17 at the end of iteration 12.
Unrouted nets 18 at the end of iteration 13.
Unrouted nets 15 at the end of iteration 14.
Unrouted nets 13 at the end of iteration 15.
Unrouted nets 11 at the end of iteration 16.
Unrouted nets 12 at the end of iteration 17.
Unrouted nets 10 at the end of iteration 18.
Unrouted nets 11 at the end of iteration 19.
Unrouted nets 7 at the end of iteration 20.
Unrouted nets 10 at the end of iteration 21.
Unrouted nets 11 at the end of iteration 22.
Unrouted nets 11 at the end of iteration 23.
Unrouted nets 7 at the end of iteration 24.
Unrouted nets 8 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 7 at the end of iteration 27.
Unrouted nets 9 at the end of iteration 28.
Unrouted nets 8 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 8 at the end of iteration 31.
Unrouted nets 5 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 6 at the end of iteration 34.
Unrouted nets 11 at the end of iteration 35.
Unrouted nets 8 at the end of iteration 36.
Unrouted nets 7 at the end of iteration 37.
Unrouted nets 8 at the end of iteration 38.
Unrouted nets 9 at the end of iteration 39.
Unrouted nets 7 at the end of iteration 40.
Unrouted nets 5 at the end of iteration 41.
Unrouted nets 5 at the end of iteration 42.
Unrouted nets 5 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 5 at the end of iteration 46.
Unrouted nets 3 at the end of iteration 47.
Unrouted nets 3 at the end of iteration 48.
Unrouted nets 6 at the end of iteration 49.
Unrouted nets 4 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 5 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 3 at the end of iteration 54.
Unrouted nets 6 at the end of iteration 55.
Unrouted nets 4 at the end of iteration 56.
Unrouted nets 5 at the end of iteration 57.
Unrouted nets 3 at the end of iteration 58.
Unrouted nets 4 at the end of iteration 59.
Unrouted nets 5 at the end of iteration 60.
Unrouted nets 4 at the end of iteration 61.
Unrouted nets 4 at the end of iteration 62.
Unrouted nets 4 at the end of iteration 63.
Unrouted nets 5 at the end of iteration 64.
Unrouted nets 4 at the end of iteration 65.
Unrouted nets 5 at the end of iteration 66.
Unrouted nets 6 at the end of iteration 67.
Unrouted nets 7 at the end of iteration 68.
Unrouted nets 6 at the end of iteration 69.
Unrouted nets 7 at the end of iteration 70.
Unrouted nets 6 at the end of iteration 71.
Unrouted nets 6 at the end of iteration 72.
Unrouted nets 5 at the end of iteration 73.
Unrouted nets 6 at the end of iteration 74.
Unrouted nets 8 at the end of iteration 75.
Unrouted nets 9 at the end of iteration 76.
Unrouted nets 6 at the end of iteration 77.
Unrouted nets 6 at the end of iteration 78.
Unrouted nets 6 at the end of iteration 79.
Unrouted nets 5 at the end of iteration 80.
Unrouted nets 6 at the end of iteration 81.
Unrouted nets 5 at the end of iteration 82.
Unrouted nets 5 at the end of iteration 83.
Unrouted nets 7 at the end of iteration 84.
Unrouted nets 8 at the end of iteration 85.
Unrouted nets 6 at the end of iteration 86.
Unrouted nets 10 at the end of iteration 87.
Unrouted nets 8 at the end of iteration 88.
Unrouted nets 10 at the end of iteration 89.
Unrouted nets 8 at the end of iteration 90.
Unrouted nets 7 at the end of iteration 91.
Unrouted nets 5 at the end of iteration 92.
Unrouted nets 7 at the end of iteration 93.
Unrouted nets 5 at the end of iteration 94.
Unrouted nets 5 at the end of iteration 95.
Unrouted nets 6 at the end of iteration 96.
Unrouted nets 5 at the end of iteration 97.
Unrouted nets 6 at the end of iteration 98.
Unrouted nets 5 at the end of iteration 99.
Unrouted nets 4 at the end of iteration 100.
Unrouted nets 5 at the end of iteration 101.
Unrouted nets 5 at the end of iteration 102.
Unrouted nets 6 at the end of iteration 103.
Unrouted nets 5 at the end of iteration 104.
Unrouted nets 5 at the end of iteration 105.
Unrouted nets 6 at the end of iteration 106.
Unrouted nets 6 at the end of iteration 107.
Unrouted nets 5 at the end of iteration 108.
Unrouted nets 6 at the end of iteration 109.
Unrouted nets 5 at the end of iteration 110.
Unrouted nets 5 at the end of iteration 111.
Unrouted nets 6 at the end of iteration 112.
Unrouted nets 5 at the end of iteration 113.
Unrouted nets 5 at the end of iteration 114.
Unrouted nets 7 at the end of iteration 115.
Unrouted nets 12 at the end of iteration 116.
Unrouted nets 6 at the end of iteration 117.
Unrouted nets 6 at the end of iteration 118.
Unrouted nets 6 at the end of iteration 119.
Unrouted nets 6 at the end of iteration 120.
Unrouted nets 4 at the end of iteration 121.
Unrouted nets 4 at the end of iteration 122.
Unrouted nets 4 at the end of iteration 123.
Unrouted nets 3 at the end of iteration 124.
Unrouted nets 4 at the end of iteration 125.
Unrouted nets 3 at the end of iteration 126.
Unrouted nets 3 at the end of iteration 127.
Unrouted nets 3 at the end of iteration 128.
Unrouted nets 3 at the end of iteration 129.
Unrouted nets 3 at the end of iteration 130.
Unrouted nets 5 at the end of iteration 131.
Unrouted nets 4 at the end of iteration 132.
Unrouted nets 4 at the end of iteration 133.
Unrouted nets 4 at the end of iteration 134.
Unrouted nets 5 at the end of iteration 135.
Unrouted nets 6 at the end of iteration 136.
Unrouted nets 4 at the end of iteration 137.
Unrouted nets 4 at the end of iteration 138.
Unrouted nets 4 at the end of iteration 139.
Unrouted nets 8 at the end of iteration 140.
Unrouted nets 3 at the end of iteration 141.
Unrouted nets 3 at the end of iteration 142.
Unrouted nets 3 at the end of iteration 143.
Unrouted nets 4 at the end of iteration 144.
Unrouted nets 3 at the end of iteration 145.
Unrouted nets 3 at the end of iteration 146.
Unrouted nets 3 at the end of iteration 147.
Unrouted nets 3 at the end of iteration 148.
Unrouted nets 4 at the end of iteration 149.
Unrouted nets 2 at the end of iteration 150.
Unrouted nets 2 at the end of iteration 151.
Unrouted nets 2 at the end of iteration 152.
Unrouted nets 2 at the end of iteration 153.
Unrouted nets 2 at the end of iteration 154.
Unrouted nets 2 at the end of iteration 155.
Unrouted nets 2 at the end of iteration 156.
Unrouted nets 4 at the end of iteration 157.
Unrouted nets 4 at the end of iteration 158.
Unrouted nets 5 at the end of iteration 159.
Unrouted nets 2 at the end of iteration 160.
Unrouted nets 2 at the end of iteration 161.
Unrouted nets 4 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 2 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 2 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 0 at the end of iteration 174.
Global Routing step 2 takes 9.61 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.05 sec.
Global routing takes 9.69 sec.
Total 1269 subnets.
    forward max bucket size 45027 , backward 80.
        Unrouted nets 570 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.250000 sec.
    forward max bucket size 44207 , backward 83.
        Unrouted nets 444 at the end of iteration 1.
    route iteration 1, CPU time elapsed 15.171875 sec.
    forward max bucket size 42663 , backward 38.
        Unrouted nets 317 at the end of iteration 2.
    route iteration 2, CPU time elapsed 15.125000 sec.
    forward max bucket size 24 , backward 26.
        Unrouted nets 232 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 41.
        Unrouted nets 136 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 72.
        Unrouted nets 95 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 41.
        Unrouted nets 61 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 51.
        Unrouted nets 58 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 43.
        Unrouted nets 41 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 51.
        Unrouted nets 39 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 57.
        Unrouted nets 24 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 16.
        Unrouted nets 11 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 15.
        Unrouted nets 11 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 12 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 8 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 6 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 6.
        Unrouted nets 4 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 4 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 6.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 5.
        Unrouted nets 4 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 4.
        Unrouted nets 4 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 4 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 4.
        Unrouted nets 4 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 4 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 4.
        Unrouted nets 4 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 4.
        Unrouted nets 4 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 4 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 4.
        Unrouted nets 4 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 4 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 4 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 4 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 10.
        Unrouted nets 4 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 3.
        Unrouted nets 4 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    Unrouted nets 4 at the end of fading iteration 11.
    Unrouted nets 2 at the end of fading iteration 10.
    Unrouted nets 0 at the end of fading iteration 9.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 45.97 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.47 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 58.16 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 194      | 3748          | 5                   
|   FF                     | 497      | 22488         | 2                   
|   LUT                    | 499      | 14992         | 3                   
|   LUT-FF pairs           | 304      | 14992         | 2                   
| Use of CLMS              | 93       | 1892          | 5                   
|   FF                     | 245      | 11352         | 2                   
|   LUT                    | 233      | 7568          | 3                   
|   LUT-FF pairs           | 146      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 40       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:06s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 71.000 sec
Action pnr: CPU time elapsed is 69.938 sec
Current time: Mon Dec 14 17:20:57 2020
Action pnr: Peak memory pool usage is 497,557,504 bytes
Finished placement and routing. (CPU time elapsed 0h:01m:06s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Dec 14 17:20:59 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Mon Dec 14 17:21:03 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      3.182                {0 1.591}           Declared                 543
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   314.268 MHz     218.484 MHz          3.182          4.577         -1.395
 DebugCore_JCLK              20.000 MHz     158.403 MHz         50.000          6.313         43.687
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.395    -26.926   43                 924             
 DebugCore_JCLK        DebugCore_CAPTURE     43.855    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.309    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.114    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.234     0.000     0                  924             
 DebugCore_JCLK        DebugCore_CAPTURE     4.121     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.324     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.030    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.518    -6.935    27                 398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.842     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.373     0.000     0                  543             
 DebugCore_CAPTURE                           49.029    0.000     0                  11              
 DebugCore_JCLK                              23.591    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.368    -1.780    11                 924             
 DebugCore_JCLK        DebugCore_CAPTURE     45.494    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.876    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.428    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.212     0.000     0                  924             
 DebugCore_JCLK        DebugCore_CAPTURE     3.167     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.277     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.437    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.191     0.000     0                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.695     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.675     0.000     0                  543             
 DebugCore_CAPTURE                           49.080    0.000     0                  11              
 DebugCore_JCLK                              23.684    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[7]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.072
  Launch Clock Delay      :  4.651
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.164       4.651         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.304       4.955 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.297       5.252         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.493       5.745 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.585       6.330         N_274            
 CLMA_98_84/Y1                     td                    0.320       6.650 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.127       6.777         N_241            
 CLMA_98_84/Y2                     td                    0.301       7.078 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.936       8.014         data_fr_phyce[9]/n0
 CLMS_98_89/Y1                     td                    0.207       8.221 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.259       8.480         data_fr_phyce[7] 
 CLMA_94_92/CE                                                             f       data_fr_phy[7]/opit_0/CE

 Data arrival time                                                   8.480         Logic Levels: 4  
                                                                                   Logic: 1.625ns(42.439%), Route: 2.204ns(57.561%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.032       7.254         mdo/n1           
 CLMA_94_92/CLK                                                            r       data_fr_phy[7]/opit_0/CLK
 clock pessimism                                         0.531       7.785                          
 clock uncertainty                                      -0.050       7.735                          

 Setup time                                             -0.650       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                  -8.480                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.395                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[11]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.044
  Launch Clock Delay      :  4.651
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.164       4.651         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.304       4.955 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.297       5.252         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.493       5.745 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.585       6.330         N_274            
 CLMA_98_84/Y1                     td                    0.320       6.650 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.127       6.777         N_241            
 CLMA_98_84/Y2                     td                    0.301       7.078 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.901       7.979         data_fr_phyce[9]/n0
 CLMA_82_84/Y2                     td                    0.206       8.185 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][11]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.261       8.446         data_fr_phyce[11]
 CLMA_82_80/CE                                                             f       data_fr_phy[11]/opit_0/CE

 Data arrival time                                                   8.446         Logic Levels: 4  
                                                                                   Logic: 1.624ns(42.793%), Route: 2.171ns(57.207%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.004       7.226         mdo/n1           
 CLMA_82_80/CLK                                                            r       data_fr_phy[11]/opit_0/CLK
 clock pessimism                                         0.531       7.757                          
 clock uncertainty                                      -0.050       7.707                          

 Setup time                                             -0.650       7.057                          

 Data required time                                                  7.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.057                          
 Data arrival time                                                  -8.446                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.389                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.076
  Launch Clock Delay      :  4.651
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.164       4.651         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.304       4.955 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.297       5.252         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.493       5.745 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.585       6.330         N_274            
 CLMA_98_84/Y1                     td                    0.320       6.650 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.127       6.777         N_241            
 CLMA_98_84/Y2                     td                    0.310       7.087 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.792       7.879         data_fr_phyce[9]/n0
 CLMS_98_89/Y3                     td                    0.303       8.182 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.261       8.443         data_fr_phyce[15]
 CLMA_98_92/CE                                                             f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   8.443         Logic Levels: 4  
                                                                                   Logic: 1.730ns(45.622%), Route: 2.062ns(54.378%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.036       7.258         mdo/n1           
 CLMA_98_92/CLK                                                            r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.531       7.789                          
 clock uncertainty                                      -0.050       7.739                          

 Setup time                                             -0.650       7.089                          

 Data required time                                                  7.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.089                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[12]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.053       4.093         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q1                    tco                   0.240       4.333 f       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.248       4.581         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_106_88/ADA0[12]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[12]

 Data arrival time                                                   4.581         Logic Levels: 0  
                                                                                   Logic: 0.240ns(49.180%), Route: 0.248ns(50.820%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.221       4.708         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.531       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.170       4.347                          

 Data required time                                                  4.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.347                          
 Data arrival time                                                  -4.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.719
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.066       4.106         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK

 CLMA_98_112/Q3                    tco                   0.237       4.343 f       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/Q
                                   net (fanout=1)        0.090       4.433         u_CORES/u_debug_core_0/trig0_d1 [16]
 CLMA_98_112/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/D

 Data arrival time                                                   4.433         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.232       4.719         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK
 clock pessimism                                        -0.585       4.134                          
 clock uncertainty                                       0.000       4.134                          

 Hold time                                               0.056       4.190                          

 Data required time                                                  4.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.190                          
 Data arrival time                                                  -4.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.709
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.056       4.096         mdo/n1           
 CLMS_94_109/CLK                                                           r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK

 CLMS_94_109/Q1                    tco                   0.240       4.336 f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/Q
                                   net (fanout=160)      0.091       4.427         u_CORES/u_debug_core_0/data_start_d1_Z
 CLMA_94_108/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.427         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.508%), Route: 0.091ns(27.492%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.222       4.709         mdo/n1           
 CLMA_94_108/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.561       4.148                          
 clock uncertainty                                       0.000       4.148                          

 Hold time                                              -0.046       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -4.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.610
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.117      79.117         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.117 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187      81.304         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_146_80/Q1                    tco                   0.336      81.640 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.981      82.621         u_CORES/id_o [2] 
 CLMS_138_73/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  82.621         Logic Levels: 0  
                                                                                   Logic: 0.336ns(25.513%), Route: 0.981ns(74.487%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.610     126.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.610                          
 clock uncertainty                                      -0.050     126.560                          

 Setup time                                             -0.084     126.476                          

 Data required time                                                126.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.476                          
 Data arrival time                                                 -82.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.610
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.117      79.117         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.117 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187      81.304         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.302      81.606 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.422      82.028         u_CORES/conf_sel [0]
 CLMS_138_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.028         Logic Levels: 0  
                                                                                   Logic: 0.302ns(41.713%), Route: 0.422ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.610     126.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.610                          
 clock uncertainty                                      -0.050     126.560                          

 Setup time                                             -0.650     125.910                          

 Data required time                                                125.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.910                          
 Data arrival time                                                 -82.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.610
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.117      79.117         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.117 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187      81.304         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.302      81.606 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.422      82.028         u_CORES/conf_sel [0]
 CLMS_138_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.028         Logic Levels: 0  
                                                                                   Logic: 0.302ns(41.713%), Route: 0.422ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.610     126.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.610                          
 clock uncertainty                                      -0.050     126.560                          

 Setup time                                             -0.650     125.910                          

 Data required time                                                125.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.910                          
 Data arrival time                                                 -82.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.090
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.688     128.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.018     130.706         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.238     130.944 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.284     131.228         u_CORES/conf_sel [0]
 CLMS_138_81/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 131.228         Logic Levels: 0  
                                                                                   Logic: 0.238ns(45.594%), Route: 0.284ns(54.406%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.090     127.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.090                          
 clock uncertainty                                       0.050     127.140                          

 Hold time                                              -0.033     127.107                          

 Data required time                                                127.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.107                          
 Data arrival time                                                -131.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.090
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.688     128.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.018     130.706         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMA_146_80/Q2                    tco                   0.240     130.946 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=2)        0.284     131.230         u_CORES/id_o [3] 
 CLMS_138_81/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 131.230         Logic Levels: 0  
                                                                                   Logic: 0.240ns(45.802%), Route: 0.284ns(54.198%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.090     127.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.090                          
 clock uncertainty                                       0.050     127.140                          

 Hold time                                              -0.033     127.107                          

 Data required time                                                127.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.107                          
 Data arrival time                                                -131.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.090
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.688     128.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.018     130.706         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_146_80/Q1                    tco                   0.240     130.946 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.375     131.321         u_CORES/id_o [2] 
 CLMS_138_81/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 131.321         Logic Levels: 0  
                                                                                   Logic: 0.240ns(39.024%), Route: 0.375ns(60.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.090     127.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.090                          
 clock uncertainty                                       0.050     127.140                          

 Hold time                                               0.056     127.196                          

 Data required time                                                127.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.196                          
 Data arrival time                                                -131.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.712
  Launch Clock Delay      :  6.041
  Clock Pessimism Removal :  0.230

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.199       6.041         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.304       6.345 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.314       7.659         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RSCO                  td                    0.154       7.813 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.813         n84              
 CLMA_146_84/RSCI                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.813         Logic Levels: 1  
                                                                                   Logic: 0.458ns(25.847%), Route: 1.314ns(74.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.688      28.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.024      30.712         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.230      30.942                          
 clock uncertainty                                      -0.050      30.892                          

 Setup time                                             -0.770      30.122                          

 Data required time                                                 30.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.122                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.706
  Launch Clock Delay      :  6.041
  Clock Pessimism Removal :  0.230

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.199       6.041         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.302       6.343 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.340       7.683         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.683         Logic Levels: 0  
                                                                                   Logic: 0.302ns(18.392%), Route: 1.340ns(81.608%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.688      28.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.018      30.706         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.230      30.936                          
 clock uncertainty                                      -0.050      30.886                          

 Setup time                                             -0.813      30.073                          

 Data required time                                                 30.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.073                          
 Data arrival time                                                  -7.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.706
  Launch Clock Delay      :  6.041
  Clock Pessimism Removal :  0.230

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.199       6.041         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.302       6.343 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.340       7.683         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   7.683         Logic Levels: 0  
                                                                                   Logic: 0.302ns(18.392%), Route: 1.340ns(81.608%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.688      28.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.688 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.018      30.706         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                         0.230      30.936                          
 clock uncertainty                                      -0.050      30.886                          

 Setup time                                             -0.813      30.073                          

 Data required time                                                 30.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.073                          
 Data arrival time                                                  -7.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.363       3.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.988       5.351         ntclkbufg_0      
 CLMA_98_60/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_60/Q0                     tco                   0.238       5.589 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.679         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [16]
 CLMS_98_61/B4                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.679         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.154       5.996         ntclkbufg_0      
 CLMS_98_61/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.593       5.403                          
 clock uncertainty                                       0.000       5.403                          

 Hold time                                              -0.048       5.355                          

 Data required time                                                  5.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.355                          
 Data arrival time                                                  -5.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.027
  Launch Clock Delay      :  5.382
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.363       3.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019       5.382         ntclkbufg_0      
 CLMA_130_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_76/Q1                    tco                   0.240       5.622 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.712         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMA_130_77/C4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.712         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.185       6.027         ntclkbufg_0      
 CLMA_130_77/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.593       5.434                          
 clock uncertainty                                       0.000       5.434                          

 Hold time                                              -0.046       5.388                          

 Data required time                                                  5.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.388                          
 Data arrival time                                                  -5.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.012
  Launch Clock Delay      :  5.368
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.363       3.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.005       5.368         ntclkbufg_0      
 CLMA_146_77/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_146_77/Q1                    tco                   0.240       5.608 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.698         u_CORES/u_jtag_hub/N_45_i/n0
 CLMA_146_76/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.698         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.170       6.012         ntclkbufg_0      
 CLMA_146_76/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.593       5.419                          
 clock uncertainty                                       0.000       5.419                          

 Hold time                                              -0.046       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                  -5.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.422
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.090      27.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.304      27.394 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.588      27.982         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.303      28.285 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.423      28.708         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.303      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.808      29.819         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.303      30.122 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.475      30.597         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_101/Y3                   td                    0.302      30.899 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.426      31.325         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_110_104/Y1                   td                    0.306      31.631 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.630      32.261         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_126_96/Y0                    td                    0.309      32.570 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.477      33.047         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMS_110_101/A0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.047         Logic Levels: 6  
                                                                                   Logic: 2.130ns(35.756%), Route: 3.827ns(64.244%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.363      53.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.059      55.422         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.422                          
 clock uncertainty                                      -0.050      55.372                          

 Setup time                                             -0.211      55.161                          

 Data required time                                                 55.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.161                          
 Data arrival time                                                 -33.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.422
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.090      27.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.304      27.394 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.588      27.982         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.303      28.285 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.423      28.708         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.303      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.808      29.819         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.302      30.121 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.452      30.573         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_105/Y3                   td                    0.222      30.795 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.292      31.087         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_110_108/Y2                   td                    0.513      31.600 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.285      31.885         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_105/Y2                   td                    0.222      32.107 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.426      32.533         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMS_110_101/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.533         Logic Levels: 6  
                                                                                   Logic: 2.169ns(39.849%), Route: 3.274ns(60.151%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.363      53.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.059      55.422         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.422                          
 clock uncertainty                                      -0.050      55.372                          

 Setup time                                             -0.128      55.244                          

 Data required time                                                 55.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.244                          
 Data arrival time                                                 -32.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.422
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.090      27.090         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.304      27.394 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.588      27.982         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.303      28.285 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.423      28.708         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.303      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.808      29.819         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.302      30.121 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.452      30.573         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_105/Y3                   td                    0.222      30.795 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.127      30.922         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_110_104/Y3                   td                    0.222      31.144 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.127      31.271         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_110_104/Y2                   td                    0.339      31.610 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.418      32.028         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMS_110_101/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  32.028         Logic Levels: 6  
                                                                                   Logic: 1.995ns(40.401%), Route: 2.943ns(59.599%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.363      53.363         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.363 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.059      55.422         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.422                          
 clock uncertainty                                      -0.050      55.372                          

 Setup time                                             -0.418      54.954                          

 Data required time                                                 54.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.954                          
 Data arrival time                                                 -32.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.023
  Launch Clock Delay      :  1.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.610      26.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_138_73/Q0                    tco                   0.242      26.852 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.231      27.083         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_134_77/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.083         Logic Levels: 0  
                                                                                   Logic: 0.242ns(51.163%), Route: 0.231ns(48.837%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.181       6.023         ntclkbufg_0      
 CLMS_134_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.023                          
 clock uncertainty                                       0.050       6.073                          

 Hold time                                              -0.020       6.053                          

 Data required time                                                  6.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.053                          
 Data arrival time                                                 -27.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.020
  Launch Clock Delay      :  1.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.610      26.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_138_73/Q3                    tco                   0.237      26.847 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.334      27.181         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_138_77/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.181         Logic Levels: 0  
                                                                                   Logic: 0.237ns(41.506%), Route: 0.334ns(58.494%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.178       6.020         ntclkbufg_0      
 CLMS_138_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.020                          
 clock uncertainty                                       0.050       6.070                          

 Hold time                                               0.056       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                 -27.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.023
  Launch Clock Delay      :  1.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.610      26.610         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_138_73/Y0                    tco                   0.314      26.924 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.232      27.156         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_134_77/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.156         Logic Levels: 0  
                                                                                   Logic: 0.314ns(57.509%), Route: 0.232ns(42.491%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.842       3.842         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.842 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.181       6.023         ntclkbufg_0      
 CLMS_134_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.023                          
 clock uncertainty                                       0.050       6.073                          

 Hold time                                              -0.020       6.053                          

 Data required time                                                  6.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.053                          
 Data arrival time                                                 -27.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.036
  Launch Clock Delay      :  4.740
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.253       4.740         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.302       5.042 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.279       6.321         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.303       6.624 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.943       7.567         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_94_53/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.567         Logic Levels: 1  
                                                                                   Logic: 0.605ns(21.401%), Route: 2.222ns(78.599%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.996       7.218         mdo/n1           
 CLMS_94_53/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.749                          
 clock uncertainty                                      -0.050       7.699                          

 Recovery time                                          -0.650       7.049                          

 Data required time                                                  7.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.049                          
 Data arrival time                                                  -7.567                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  4.740
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.253       4.740         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.302       5.042 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.279       6.321         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.303       6.624 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.841       7.465         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_49/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.465         Logic Levels: 1  
                                                                                   Logic: 0.605ns(22.202%), Route: 2.120ns(77.798%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.006       7.228         mdo/n1           
 CLMS_98_49/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.759                          
 clock uncertainty                                      -0.050       7.709                          

 Recovery time                                          -0.650       7.059                          

 Data required time                                                  7.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.059                          
 Data arrival time                                                  -7.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[3].match_single[3]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  4.740
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.253       4.740         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.302       5.042 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.279       6.321         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.303       6.624 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.841       7.465         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_49/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[3].match_single[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.465         Logic Levels: 1  
                                                                                   Logic: 0.605ns(22.202%), Route: 2.120ns(77.798%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.006       7.228         mdo/n1           
 CLMS_98_49/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[3].match_single[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.759                          
 clock uncertainty                                      -0.050       7.709                          

 Recovery time                                          -0.650       7.059                          

 Data required time                                                  7.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.059                          
 Data arrival time                                                  -7.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.715
  Launch Clock Delay      :  4.128
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.088       4.128         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.238       4.366 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.548       4.914         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.112       5.026 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.026         n68              
 CLMS_94_113/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.026         Logic Levels: 1  
                                                                                   Logic: 0.350ns(38.976%), Route: 0.548ns(61.024%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.228       4.715         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       4.184                          
 clock uncertainty                                       0.000       4.184                          

 Removal time                                            0.000       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                  -5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.715
  Launch Clock Delay      :  4.128
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.088       4.128         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.238       4.366 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.548       4.914         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.112       5.026 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.026         n68              
 CLMS_94_113/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.026         Logic Levels: 1  
                                                                                   Logic: 0.350ns(38.976%), Route: 0.548ns(61.024%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.228       4.715         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       4.184                          
 clock uncertainty                                       0.000       4.184                          

 Removal time                                            0.000       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                  -5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.715
  Launch Clock Delay      :  4.128
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.088       4.128         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.238       4.366 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.548       4.914         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.112       5.026 r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.026         n68              
 CLMS_94_113/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.026         Logic Levels: 1  
                                                                                   Logic: 0.350ns(38.976%), Route: 0.548ns(61.024%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.228       4.715         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       4.184                          
 clock uncertainty                                       0.000       4.184                          

 Removal time                                            0.000       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                  -5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[13]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.174       4.661         mdo/n1           
 CLMA_94_76/CLK                                                            r       data_fr_phy[13]/opit_0/CLK

 CLMA_94_76/Q0                     tco                   0.304       4.965 r       data_fr_phy[13]/opit_0/Q
                                   net (fanout=1)        0.699       5.664         data_i_a2_2/n3   
 CLMA_82_84/Y3                     td                    0.493       6.157 r       data_i_a2_2/gateop_perm/Z
                                   net (fanout=1)        0.544       6.701         N_265_i/n4       
 CLMA_94_88/Y3                     td                    0.207       6.908 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        2.004       8.912         N_265_i_0        
 IOL_7_178/DO                      td                    0.146       9.058 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.058         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      12.790 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      12.790         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  12.790         Logic Levels: 4  
                                                                                   Logic: 4.882ns(60.057%), Route: 3.247ns(39.943%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.176       4.663         mdo/n1           
 CLMA_90_81/CLK                                                            r       Current_State[0]/opit_0/CLK

 CLMA_90_81/Q0                     tco                   0.304       4.967 r       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.680       5.647         g2_3/n0          
 CLMA_94_68/Y1                     td                    0.320       5.967 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.421       6.388         g0_1             
 CLMA_94_60/Y0                     td                    0.206       6.594 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.975       8.569         g0/n5            
 IOL_199_6/TO                      td                    0.146       8.715 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.715         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.447 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.447         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.447         Logic Levels: 4  
                                                                                   Logic: 4.708ns(60.483%), Route: 3.076ns(39.517%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[1]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.624       4.198         mdio_io_in       
 CLMS_98_81/M0                                                             f       data_fr_phy[1]/opit_0/D

 Data arrival time                                                   4.198         Logic Levels: 2  
                                                                                   Logic: 1.574ns(37.494%), Route: 2.624ns(62.506%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.522       2.589         mdio_io_in       
 CLMA_98_88/M0                                                             r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.589         Logic Levels: 2  
                                                                                   Logic: 1.067ns(41.213%), Route: 1.522ns(58.787%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.556       2.623         mdio_io_in       
 CLMA_118_72/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   2.623         Logic Levels: 2  
                                                                                   Logic: 1.067ns(40.679%), Route: 1.556ns(59.321%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.641       2.708         mdio_io_in       
 CLMS_94_93/M0                                                             r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.708         Logic Levels: 2  
                                                                                   Logic: 1.067ns(39.402%), Route: 1.641ns(60.598%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[7]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.754
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.376       3.117         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.233       3.350 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.218       3.568         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.377       3.945 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.442       4.387         N_274            
 CLMA_98_84/Y1                     td                    0.255       4.642 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.087       4.729         N_241            
 CLMA_98_84/Y2                     td                    0.238       4.967 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.760       5.727         data_fr_phyce[9]/n0
 CLMS_98_89/Y1                     td                    0.158       5.885 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.215       6.100         data_fr_phyce[7] 
 CLMA_94_92/CE                                                             f       data_fr_phy[7]/opit_0/CE

 Data arrival time                                                   6.100         Logic Levels: 4  
                                                                                   Logic: 1.261ns(42.273%), Route: 1.722ns(57.727%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.306       5.936         mdo/n1           
 CLMA_94_92/CLK                                                            r       data_fr_phy[7]/opit_0/CLK
 clock pessimism                                         0.343       6.279                          
 clock uncertainty                                      -0.050       6.229                          

 Setup time                                             -0.497       5.732                          

 Data required time                                                  5.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.732                          
 Data arrival time                                                  -6.100                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.368                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[11]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.730
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.376       3.117         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.233       3.350 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.218       3.568         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.377       3.945 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.442       4.387         N_274            
 CLMA_98_84/Y1                     td                    0.255       4.642 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.087       4.729         N_241            
 CLMA_98_84/Y2                     td                    0.238       4.967 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.708       5.675         data_fr_phyce[9]/n0
 CLMA_82_84/Y2                     td                    0.157       5.832 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][11]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.213       6.045         data_fr_phyce[11]
 CLMA_82_80/CE                                                             f       data_fr_phy[11]/opit_0/CE

 Data arrival time                                                   6.045         Logic Levels: 4  
                                                                                   Logic: 1.260ns(43.033%), Route: 1.668ns(56.967%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.282       5.912         mdo/n1           
 CLMA_82_80/CLK                                                            r       data_fr_phy[11]/opit_0/CLK
 clock pessimism                                         0.343       6.255                          
 clock uncertainty                                      -0.050       6.205                          

 Setup time                                             -0.497       5.708                          

 Data required time                                                  5.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.708                          
 Data arrival time                                                  -6.045                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.337                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.376       3.117         mdo/n1           
 CLMA_90_72/CLK                                                            r       Current_State[4]/opit_0/CLK

 CLMA_90_72/Q0                     tco                   0.233       3.350 r       Current_State[4]/opit_0/Q
                                   net (fanout=12)       0.218       3.568         g2_3/n1          
 CLMA_90_76/Y3                     td                    0.377       3.945 r       g0_0/gateop_perm/Z
                                   net (fanout=5)        0.442       4.387         N_274            
 CLMA_98_84/Y1                     td                    0.255       4.642 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.087       4.729         N_241            
 CLMA_98_84/Y2                     td                    0.238       4.967 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.652       5.619         data_fr_phyce[9]/n0
 CLMS_98_89/Y3                     td                    0.232       5.851 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.213       6.064         data_fr_phyce[15]
 CLMA_98_92/CE                                                             f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   6.064         Logic Levels: 4  
                                                                                   Logic: 1.335ns(45.300%), Route: 1.612ns(54.700%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.309       5.939         mdo/n1           
 CLMA_98_92/CLK                                                            r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.343       6.282                          
 clock uncertainty                                      -0.050       6.232                          

 Setup time                                             -0.497       5.735                          

 Data required time                                                  5.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.735                          
 Data arrival time                                                  -6.064                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.332       2.780         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK

 CLMA_98_112/Q3                    tco                   0.189       2.969 f       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/Q
                                   net (fanout=1)        0.078       3.047         u_CORES/u_debug_core_0/trig0_d1 [16]
 CLMA_98_112/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/D

 Data arrival time                                                   3.047         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.429       3.170         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK
 clock pessimism                                        -0.377       2.793                          
 clock uncertainty                                       0.000       2.793                          

 Hold time                                               0.042       2.835                          

 Data required time                                                  2.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.835                          
 Data arrival time                                                  -3.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[12]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.163
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.324       2.772         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q1                    tco                   0.196       2.968 r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.209       3.177         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_106_88/ADA0[12]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[12]

 Data arrival time                                                   3.177         Logic Levels: 0  
                                                                                   Logic: 0.196ns(48.395%), Route: 0.209ns(51.605%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.422       3.163         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                               0.133       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                  -3.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.324       2.772         mdo/n1           
 CLMS_94_109/CLK                                                           r       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK

 CLMS_94_109/Q1                    tco                   0.192       2.964 f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/Q
                                   net (fanout=160)      0.078       3.042         u_CORES/u_debug_core_0/data_start_d1_Z
 CLMA_94_108/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.042         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.421       3.162         mdo/n1           
 CLMA_94_108/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.362       2.800                          
 clock uncertainty                                       0.000       2.800                          

 Hold time                                              -0.035       2.765                          

 Data required time                                                  2.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.765                          
 Data arrival time                                                  -3.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.239
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.221      78.221         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.221 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.392      79.613         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_146_80/Q1                    tco                   0.233      79.846 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.778      80.624         u_CORES/id_o [2] 
 CLMS_138_73/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  80.624         Logic Levels: 0  
                                                                                   Logic: 0.233ns(23.046%), Route: 0.778ns(76.954%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.239     126.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.239                          
 clock uncertainty                                      -0.050     126.189                          

 Setup time                                             -0.071     126.118                          

 Data required time                                                126.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.118                          
 Data arrival time                                                 -80.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.239
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.221      78.221         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.221 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.392      79.613         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.231      79.844 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.350      80.194         u_CORES/conf_sel [0]
 CLMS_138_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.194         Logic Levels: 0  
                                                                                   Logic: 0.231ns(39.759%), Route: 0.350ns(60.241%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.239     126.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.239                          
 clock uncertainty                                      -0.050     126.189                          

 Setup time                                             -0.497     125.692                          

 Data required time                                                125.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.692                          
 Data arrival time                                                 -80.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.239
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.221      78.221         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.221 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.392      79.613         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.231      79.844 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.350      80.194         u_CORES/conf_sel [0]
 CLMS_138_73/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.194         Logic Levels: 0  
                                                                                   Logic: 0.231ns(39.759%), Route: 0.350ns(60.241%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.239     126.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.239                          
 clock uncertainty                                      -0.050     126.189                          

 Setup time                                             -0.497     125.692                          

 Data required time                                                125.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.692                          
 Data arrival time                                                 -80.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.759  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.533
  Launch Clock Delay      :  4.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.999     127.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293     129.292         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_80/Q0                    tco                   0.190     129.482 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.243     129.725         u_CORES/conf_sel [0]
 CLMS_138_81/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.725         Logic Levels: 0  
                                                                                   Logic: 0.190ns(43.880%), Route: 0.243ns(56.120%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.533     126.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.533                          
 clock uncertainty                                       0.050     126.583                          

 Hold time                                              -0.025     126.558                          

 Data required time                                                126.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.558                          
 Data arrival time                                                -129.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.759  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.533
  Launch Clock Delay      :  4.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.999     127.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293     129.292         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMA_146_80/Q2                    tco                   0.192     129.484 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=2)        0.243     129.727         u_CORES/id_o [3] 
 CLMS_138_81/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.727         Logic Levels: 0  
                                                                                   Logic: 0.192ns(44.138%), Route: 0.243ns(55.862%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.533     126.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.533                          
 clock uncertainty                                       0.050     126.583                          

 Hold time                                              -0.025     126.558                          

 Data required time                                                126.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.558                          
 Data arrival time                                                -129.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.759  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.533
  Launch Clock Delay      :  4.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.999     127.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293     129.292         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_146_80/Q1                    tco                   0.192     129.484 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.324     129.808         u_CORES/id_o [2] 
 CLMS_138_81/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.808         Logic Levels: 0  
                                                                                   Logic: 0.192ns(37.209%), Route: 0.324ns(62.791%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.533     126.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.533                          
 clock uncertainty                                       0.050     126.583                          

 Hold time                                               0.042     126.625                          

 Data required time                                                126.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.625                          
 Data arrival time                                                -129.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.398       4.149         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.108       5.488         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RSCO                  td                    0.110       5.598 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.598         n84              
 CLMA_146_84/RSCI                                                          r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.598         Logic Levels: 1  
                                                                                   Logic: 0.341ns(23.533%), Route: 1.108ns(76.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.999      27.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.298      29.297         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.093                          
 clock uncertainty                                      -0.050      29.043                          

 Setup time                                             -0.569      28.474                          

 Data required time                                                 28.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.474                          
 Data arrival time                                                  -5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.292
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.398       4.149         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.108       5.488         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   5.488         Logic Levels: 0  
                                                                                   Logic: 0.231ns(17.252%), Route: 1.108ns(82.748%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.999      27.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.292         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.088                          
 clock uncertainty                                      -0.050      29.038                          

 Setup time                                             -0.623      28.415                          

 Data required time                                                 28.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.415                          
 Data arrival time                                                  -5.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.292
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.398       4.149         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_9/Q0                     tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.108       5.488         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_80/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.488         Logic Levels: 0  
                                                                                   Logic: 0.231ns(17.252%), Route: 1.108ns(82.748%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.999      27.999         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.999 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.292         ntclkbufg_0      
 CLMA_146_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.088                          
 clock uncertainty                                      -0.050      29.038                          

 Setup time                                             -0.623      28.415                          

 Data required time                                                 28.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.415                          
 Data arrival time                                                  -5.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.508       2.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.284       3.792         ntclkbufg_0      
 CLMA_146_77/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_146_77/Q1                    tco                   0.192       3.984 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.078       4.062         u_CORES/u_jtag_hub/N_45_i/n0
 CLMA_146_76/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.062         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.381       4.132         ntclkbufg_0      
 CLMA_146_76/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.820                          
 clock uncertainty                                       0.000       3.820                          

 Hold time                                              -0.035       3.785                          

 Data required time                                                  3.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.785                          
 Data arrival time                                                  -4.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.781
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.508       2.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.273       3.781         ntclkbufg_0      
 CLMA_98_60/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_60/Q0                     tco                   0.190       3.971 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.049         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [16]
 CLMS_98_61/B4                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.049         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.369       4.120         ntclkbufg_0      
 CLMS_98_61/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.808                          
 clock uncertainty                                       0.000       3.808                          

 Hold time                                              -0.036       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                  -4.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  3.806
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.508       2.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.298       3.806         ntclkbufg_0      
 CLMA_130_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_76/Q1                    tco                   0.192       3.998 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.078       4.076         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMA_130_77/C4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.076         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.394       4.145         ntclkbufg_0      
 CLMA_130_77/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.833                          
 clock uncertainty                                       0.000       3.833                          

 Hold time                                              -0.035       3.798                          

 Data required time                                                  3.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.798                          
 Data arrival time                                                  -4.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.533      26.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.231      26.764 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.455      27.219         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.234      27.453 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.325      27.778         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.234      28.012 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.619      28.631         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.232      28.863 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.393      29.256         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_101/Y3                   td                    0.232      29.488 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.326      29.814         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_110_104/Y1                   td                    0.234      30.048 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.520      30.568         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_126_96/Y0                    td                    0.236      30.804 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.394      31.198         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMS_110_101/A0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.198         Logic Levels: 6  
                                                                                   Logic: 1.633ns(35.005%), Route: 3.032ns(64.995%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.508      52.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.329      53.837         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.837                          
 clock uncertainty                                      -0.050      53.787                          

 Setup time                                             -0.161      53.626                          

 Data required time                                                 53.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.626                          
 Data arrival time                                                 -31.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.533      26.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.231      26.764 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.455      27.219         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.234      27.453 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.325      27.778         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.234      28.012 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.619      28.631         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.232      28.863 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.370      29.233         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_105/Y3                   td                    0.170      29.403 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.216      29.619         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_110_108/Y2                   td                    0.399      30.018 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.218      30.236         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_105/Y2                   td                    0.170      30.406 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.312      30.718         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMS_110_101/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.718         Logic Levels: 6  
                                                                                   Logic: 1.670ns(39.904%), Route: 2.515ns(60.096%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.508      52.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.329      53.837         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.837                          
 clock uncertainty                                      -0.050      53.787                          

 Setup time                                             -0.097      53.690                          

 Data required time                                                 53.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.690                          
 Data arrival time                                                 -30.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  1.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.533      26.533         u_CORES/capt_o   
 CLMS_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_81/Q0                    tco                   0.231      26.764 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.455      27.219         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_134_89/Y1                    td                    0.234      27.453 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.325      27.778         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_134_92/Y1                    td                    0.234      28.012 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.619      28.631         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_126_105/Y3                   td                    0.232      28.863 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.370      29.233         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_110_105/Y3                   td                    0.170      29.403 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.095      29.498         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_110_104/Y3                   td                    0.170      29.668 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.094      29.762         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_110_104/Y2                   td                    0.276      30.038 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.328      30.366         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMS_110_101/A3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.366         Logic Levels: 6  
                                                                                   Logic: 1.547ns(40.360%), Route: 2.286ns(59.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.508      52.508         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.508 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.329      53.837         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.837                          
 clock uncertainty                                      -0.050      53.787                          

 Setup time                                             -0.322      53.465                          

 Data required time                                                 53.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.465                          
 Data arrival time                                                 -30.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.142
  Launch Clock Delay      :  1.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.239      26.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_138_73/Q0                    tco                   0.194      26.433 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.182      26.615         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_134_77/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.615         Logic Levels: 0  
                                                                                   Logic: 0.194ns(51.596%), Route: 0.182ns(48.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.391       4.142         ntclkbufg_0      
 CLMS_134_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.142                          
 clock uncertainty                                       0.050       4.192                          

 Hold time                                              -0.014       4.178                          

 Data required time                                                  4.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.178                          
 Data arrival time                                                 -26.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.900  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.139
  Launch Clock Delay      :  1.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.239      26.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_138_73/Q3                    tco                   0.194      26.433 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.268      26.701         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_138_77/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.701         Logic Levels: 0  
                                                                                   Logic: 0.194ns(41.991%), Route: 0.268ns(58.009%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.388       4.139         ntclkbufg_0      
 CLMS_138_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.139                          
 clock uncertainty                                       0.050       4.189                          

 Hold time                                               0.035       4.224                          

 Data required time                                                  4.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.224                          
 Data arrival time                                                 -26.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.142
  Launch Clock Delay      :  1.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.239      26.239         u_CORES/capt_o   
 CLMS_138_73/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_138_73/Y0                    tco                   0.251      26.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.185      26.675         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_134_77/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.675         Logic Levels: 0  
                                                                                   Logic: 0.251ns(57.569%), Route: 0.185ns(42.431%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.751       2.751         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.751 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.391       4.142         ntclkbufg_0      
 CLMS_134_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.142                          
 clock uncertainty                                       0.050       4.192                          

 Hold time                                              -0.014       4.178                          

 Data required time                                                  4.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.178                          
 Data arrival time                                                 -26.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.446       3.187         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.231       3.418 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.086       4.504         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.232       4.736 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.777       5.513         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_94_53/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.513         Logic Levels: 1  
                                                                                   Logic: 0.463ns(19.905%), Route: 1.863ns(80.095%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.278       5.908         mdo/n1           
 CLMS_94_53/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[2].match_single[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.251                          
 clock uncertainty                                      -0.050       6.201                          

 Recovery time                                          -0.497       5.704                          

 Data required time                                                  5.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.704                          
 Data arrival time                                                  -5.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.734
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.446       3.187         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.231       3.418 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.086       4.504         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.232       4.736 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.686       5.422         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_49/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.422         Logic Levels: 1  
                                                                                   Logic: 0.463ns(20.716%), Route: 1.772ns(79.284%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.286       5.916         mdo/n1           
 CLMS_98_49/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.259                          
 clock uncertainty                                      -0.050       6.209                          

 Recovery time                                          -0.497       5.712                          

 Data required time                                                  5.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.712                          
 Data arrival time                                                  -5.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.734
  Launch Clock Delay      :  3.187
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.446       3.187         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.231       3.418 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      1.086       4.504         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_69/Y3                    td                    0.232       4.736 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=37)       0.686       5.422         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_49/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.422         Logic Levels: 1  
                                                                                   Logic: 0.463ns(20.716%), Route: 1.772ns(79.284%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.286       5.916         mdo/n1           
 CLMS_98_49/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       6.259                          
 clock uncertainty                                      -0.050       6.209                          

 Recovery time                                          -0.497       5.712                          

 Data required time                                                  5.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.712                          
 Data arrival time                                                  -5.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.798
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.350       2.798         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.194       2.992 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.429       3.421         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.098       3.519 f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.519         n68              
 CLMS_94_113/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.519         Logic Levels: 1  
                                                                                   Logic: 0.292ns(40.499%), Route: 0.429ns(59.501%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.426       3.167         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       2.824                          
 clock uncertainty                                       0.000       2.824                          

 Removal time                                            0.000       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                  -3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.798
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.350       2.798         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.194       2.992 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.429       3.421         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.098       3.519 f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.519         n68              
 CLMS_94_113/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.519         Logic Levels: 1  
                                                                                   Logic: 0.292ns(40.499%), Route: 0.429ns(59.501%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.426       3.167         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       2.824                          
 clock uncertainty                                       0.000       2.824                          

 Removal time                                            0.000       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                  -3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.798
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.350       2.798         mdo/n1           
 CLMA_102_125/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_125/Q0                   tco                   0.194       2.992 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=192)      0.429       3.421         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_109/RSCO                  td                    0.098       3.519 f       u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.519         n68              
 CLMS_94_113/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.519         Logic Levels: 1  
                                                                                   Logic: 0.292ns(40.499%), Route: 0.429ns(59.501%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.426       3.167         mdo/n1           
 CLMS_94_113/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       2.824                          
 clock uncertainty                                       0.000       2.824                          

 Removal time                                            0.000       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                  -3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[13]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.384       3.125         mdo/n1           
 CLMA_94_76/CLK                                                            r       data_fr_phy[13]/opit_0/CLK

 CLMA_94_76/Q0                     tco                   0.231       3.356 f       data_fr_phy[13]/opit_0/Q
                                   net (fanout=1)        0.526       3.882         data_i_a2_2/n3   
 CLMA_82_84/Y3                     td                    0.377       4.259 r       data_i_a2_2/gateop_perm/Z
                                   net (fanout=1)        0.408       4.667         N_265_i/n4       
 CLMA_94_88/Y3                     td                    0.158       4.825 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        1.665       6.490         N_265_i_0        
 IOL_7_178/DO                      td                    0.111       6.601 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.601         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.462 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.462         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.462         Logic Levels: 4  
                                                                                   Logic: 3.738ns(58.987%), Route: 2.599ns(41.013%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.385       3.126         mdo/n1           
 CLMA_90_81/CLK                                                            r       Current_State[0]/opit_0/CLK

 CLMA_90_81/Q0                     tco                   0.231       3.357 f       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.510       3.867         g2_3/n0          
 CLMA_94_68/Y1                     td                    0.255       4.122 f       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.330       4.452         g0_1             
 CLMA_94_60/Y0                     td                    0.157       4.609 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.637       6.246         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.357 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.357         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.218 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.218         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.218         Logic Levels: 4  
                                                                                   Logic: 3.615ns(59.340%), Route: 2.477ns(40.660%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[1]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.159       3.365         mdio_io_in       
 CLMS_98_81/M0                                                             f       data_fr_phy[1]/opit_0/D

 Data arrival time                                                   3.365         Logic Levels: 2  
                                                                                   Logic: 1.206ns(35.840%), Route: 2.159ns(64.160%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.189       2.041         mdio_io_in       
 CLMA_98_88/M0                                                             r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.041         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.744%), Route: 1.189ns(58.256%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.200       2.052         mdio_io_in       
 CLMA_118_72/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   2.052         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.520%), Route: 1.200ns(58.480%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.286       2.138         mdio_io_in       
 CLMS_94_93/M0                                                             r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.138         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.850%), Route: 1.286ns(60.150%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 4.594 sec
Current time: Mon Dec 14 17:21:03 2020
Action report_timing: Peak memory pool usage is 279,265,280 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Dec 14 17:21:05 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.531250 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 7.093750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 10.234 sec
Current time: Mon Dec 14 17:21:15 2020
Action gen_bit_stream: Peak memory pool usage is 347,602,944 bytes
Process "Generate Bitstream" done.
Process exit normally.
Open Inserter...
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
Process exit normally.


Process "Synthesize" started.
Current time: Mon Dec 14 17:25:59 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 5 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 3.18ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 16.000 sec
Action synthesize: CPU time elapsed is 3.078 sec
Current time: Mon Dec 14 17:26:15 2020
Action synthesize: Peak memory pool usage is 127,299,584 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Dec 14 17:26:15 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:81)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk]
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.312500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 731      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 25.000 sec
Action dev_map: CPU time elapsed is 4.109 sec
Current time: Mon Dec 14 17:26:39 2020
Action dev_map: Peak memory pool usage is 187,539,456 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Dec 14 17:26:39 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.42 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.28 sec.
Wirelength after global placement is 3782.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 4371.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3612.
Post global placement takes 1.22 sec.
Wirelength after legalization is 4589.
Legalization takes 0.11 sec.
Worst slack before Replication Place is -1221.
Wirelength after replication placement is 4589.
Legalized cost -1221.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 4726.
Timing-driven detailed placement takes 1.27 sec.
Placement done.
Total placement takes 7.56 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.41 sec.
Worst slack is -494.
Processing design graph takes 0.22 sec.
Total memory for routing:
	63.873990 M.
Total nets for routing : 1220.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 takes 0.08 sec.
Unrouted nets 231 at the end of iteration 0.
Unrouted nets 158 at the end of iteration 1.
Unrouted nets 99 at the end of iteration 2.
Unrouted nets 82 at the end of iteration 3.
Unrouted nets 59 at the end of iteration 4.
Unrouted nets 50 at the end of iteration 5.
Unrouted nets 32 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 30 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 21 at the end of iteration 10.
Unrouted nets 23 at the end of iteration 11.
Unrouted nets 25 at the end of iteration 12.
Unrouted nets 23 at the end of iteration 13.
Unrouted nets 18 at the end of iteration 14.
Unrouted nets 19 at the end of iteration 15.
Unrouted nets 16 at the end of iteration 16.
Unrouted nets 18 at the end of iteration 17.
Unrouted nets 14 at the end of iteration 18.
Unrouted nets 14 at the end of iteration 19.
Unrouted nets 15 at the end of iteration 20.
Unrouted nets 12 at the end of iteration 21.
Unrouted nets 17 at the end of iteration 22.
Unrouted nets 12 at the end of iteration 23.
Unrouted nets 11 at the end of iteration 24.
Unrouted nets 15 at the end of iteration 25.
Unrouted nets 13 at the end of iteration 26.
Unrouted nets 10 at the end of iteration 27.
Unrouted nets 9 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 7 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 5 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 6 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 5 at the end of iteration 49.
Unrouted nets 4 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 8 at the end of iteration 52.
Unrouted nets 7 at the end of iteration 53.
Unrouted nets 6 at the end of iteration 54.
Unrouted nets 6 at the end of iteration 55.
Unrouted nets 6 at the end of iteration 56.
Unrouted nets 3 at the end of iteration 57.
Unrouted nets 3 at the end of iteration 58.
Unrouted nets 3 at the end of iteration 59.
Unrouted nets 5 at the end of iteration 60.
Unrouted nets 2 at the end of iteration 61.
Unrouted nets 3 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 3 at the end of iteration 64.
Unrouted nets 3 at the end of iteration 65.
Unrouted nets 3 at the end of iteration 66.
Unrouted nets 4 at the end of iteration 67.
Unrouted nets 3 at the end of iteration 68.
Unrouted nets 4 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 3 at the end of iteration 71.
Unrouted nets 4 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 3 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 2 at the end of iteration 92.
Unrouted nets 2 at the end of iteration 93.
Unrouted nets 6 at the end of iteration 94.
Unrouted nets 3 at the end of iteration 95.
Unrouted nets 5 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 3 at the end of iteration 98.
Unrouted nets 4 at the end of iteration 99.
Unrouted nets 1 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 2 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 4 at the end of iteration 113.
Unrouted nets 3 at the end of iteration 114.
Unrouted nets 4 at the end of iteration 115.
Unrouted nets 3 at the end of iteration 116.
Unrouted nets 3 at the end of iteration 117.
Unrouted nets 3 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 2 at the end of iteration 129.
Unrouted nets 3 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 2 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 2 at the end of iteration 134.
Unrouted nets 4 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 2 at the end of iteration 146.
Unrouted nets 3 at the end of iteration 147.
Unrouted nets 3 at the end of iteration 148.
Unrouted nets 3 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 4 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 2 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 1 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 4 at the end of iteration 176.
Unrouted nets 3 at the end of iteration 177.
Unrouted nets 3 at the end of iteration 178.
Unrouted nets 3 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 3 at the end of iteration 189.
Unrouted nets 1 at the end of iteration 190.
Unrouted nets 1 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 2 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 2 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 2 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 1 at the end of iteration 239.
Unrouted nets 1 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 1 at the end of iteration 242.
Unrouted nets 1 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 2 at the end of iteration 261.
Unrouted nets 2 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 3 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 2 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 2 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 2 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 2 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 5 at the end of iteration 320.
Unrouted nets 7 at the end of iteration 321.
Unrouted nets 7 at the end of iteration 322.
Unrouted nets 6 at the end of iteration 323.
Unrouted nets 6 at the end of iteration 324.
Unrouted nets 6 at the end of iteration 325.
Unrouted nets 4 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 2 at the end of iteration 345.
Unrouted nets 0 at the end of iteration 346.
Global Routing step 2 takes 14.22 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.03 sec.
Global routing takes 14.34 sec.
Total 1243 subnets.
    forward max bucket size 45095 , backward 156.
        Unrouted nets 519 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.250000 sec.
    forward max bucket size 44721 , backward 118.
        Unrouted nets 346 at the end of iteration 1.
    route iteration 1, CPU time elapsed 15.156250 sec.
    forward max bucket size 48 , backward 117.
        Unrouted nets 300 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 63.
        Unrouted nets 256 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 63.
        Unrouted nets 174 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 62.
        Unrouted nets 123 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 87.
        Unrouted nets 87 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 81.
        Unrouted nets 54 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 92.
        Unrouted nets 33 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 62.
        Unrouted nets 21 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 62.
        Unrouted nets 19 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 16 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 17 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 11 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 8 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 5 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 62.
        Unrouted nets 5 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 62.
        Unrouted nets 5 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 5 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 5 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.015625 sec.
    Unrouted nets 8 at the end of fading iteration 11.
    Unrouted nets 8 at the end of fading iteration 10.
    Unrouted nets 8 at the end of fading iteration 9.
    Unrouted nets 7 at the end of fading iteration 8.
    Unrouted nets 4 at the end of fading iteration 7.
    Unrouted nets 2 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 0 at the end of fading iteration 4.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 30.89 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in RCKB_243_66.
    Annotate routing result again.
Finish routing takes 0.45 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 47.72 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 185      | 3748          | 5                   
|   FF                     | 506      | 22488         | 2                   
|   LUT                    | 492      | 14992         | 3                   
|   LUT-FF pairs           | 269      | 14992         | 2                   
| Use of CLMS              | 80       | 1892          | 4                   
|   FF                     | 236      | 11352         | 2                   
|   LUT                    | 241      | 7568          | 3                   
|   LUT-FF pairs           | 165      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 44       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 1        | 16            | 6                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:55s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 61.000 sec
Action pnr: CPU time elapsed is 59.188 sec
Current time: Mon Dec 14 17:27:39 2020
Action pnr: Peak memory pool usage is 493,457,408 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:55s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Dec 14 17:27:40 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Mon Dec 14 17:27:45 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      3.182                {0 1.591}           Declared                 543
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   314.268 MHz     210.881 MHz          3.182          4.742         -1.560
 DebugCore_JCLK              20.000 MHz     168.719 MHz         50.000          5.927         44.073
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.560    -20.654   18                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     44.256    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.860    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.527    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.244     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.957     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.326     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.384    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.188    -2.162    27                 398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.661     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.373     0.000     0                  543             
 DebugCore_CAPTURE                           49.369    0.000     0                  11              
 DebugCore_JCLK                              23.567    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.453    -3.539    16                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     45.656    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        23.313    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.994    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.212     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.160     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.278     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.580    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.497     0.000     0                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.572     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.672     0.000     0                  543             
 DebugCore_CAPTURE                           49.427    0.000     0                  11              
 DebugCore_JCLK                              23.655    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[9]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.118
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.700       8.070         data_fr_phyce[9]/n0
 CLMA_118_100/Y2                   td                    0.206       8.276 f       data_fr_phyce[9]/gateop_perm/Z
                                   net (fanout=1)        0.415       8.691         data_fr_phyce[9] 
 CLMA_118_108/CE                                                           f       data_fr_phy[9]/opit_0/CE

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.547ns(39.026%), Route: 2.417ns(60.974%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.078       7.300         mdo/n1           
 CLMA_118_108/CLK                                                          r       data_fr_phy[9]/opit_0/CLK
 clock pessimism                                         0.531       7.831                          
 clock uncertainty                                      -0.050       7.781                          

 Setup time                                             -0.650       7.131                          

 Data required time                                                  7.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.131                          
 Data arrival time                                                  -8.691                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.778       8.148         data_fr_phyce[9]/n0
 CLMA_114_116/Y2                   td                    0.206       8.354 f       data_fr_phyce[15]/gateop/Z
                                   net (fanout=1)        0.260       8.614         data_fr_phyce[15]
 CLMA_118_116/CE                                                           f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   8.614         Logic Levels: 4  
                                                                                   Logic: 1.547ns(39.799%), Route: 2.340ns(60.201%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       7.312         mdo/n1           
 CLMA_118_116/CLK                                                          r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.531       7.843                          
 clock uncertainty                                      -0.050       7.793                          

 Setup time                                             -0.650       7.143                          

 Data required time                                                  7.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.143                          
 Data arrival time                                                  -8.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.471                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[4]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.764       8.134         data_fr_phyce[9]/n0
 CLMA_114_96/Y3                    td                    0.207       8.341 f       data_fr_phyce[4]/gateop_perm/Z
                                   net (fanout=1)        0.261       8.602         data_fr_phyce[4] 
 CLMS_114_101/CE                                                           f       data_fr_phy[4]/opit_0/CE

 Data arrival time                                                   8.602         Logic Levels: 4  
                                                                                   Logic: 1.548ns(39.948%), Route: 2.327ns(60.052%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.062       7.284         mdo/n1           
 CLMS_114_101/CLK                                                          r       data_fr_phy[4]/opit_0/CLK
 clock pessimism                                         0.561       7.845                          
 clock uncertainty                                      -0.050       7.795                          

 Setup time                                             -0.650       7.145                          

 Data required time                                                  7.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.145                          
 Data arrival time                                                  -8.602                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.064       4.104         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_122_96/Q3                    tco                   0.237       4.341 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.090       4.431         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.229       4.716         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.585       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Hold time                                               0.056       4.187                          

 Data required time                                                  4.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.187                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  4.092
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.052       4.092         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK

 CLMA_134_100/Q3                   tco                   0.237       4.329 f       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/Q
                                   net (fanout=1)        0.090       4.419         u_CORES/u_debug_core_0/trig0_d1 [13]
 CLMA_134_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.217       4.704         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK
 clock pessimism                                        -0.585       4.119                          
 clock uncertainty                                       0.000       4.119                          

 Hold time                                               0.056       4.175                          

 Data required time                                                  4.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.175                          
 Data arrival time                                                  -4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.711
  Launch Clock Delay      :  4.099
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.059       4.099         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK

 CLMA_110_100/Q3                   tco                   0.237       4.336 f       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/Q
                                   net (fanout=1)        0.090       4.426         u_CORES/u_debug_core_0/trig0_d1 [23]
 CLMA_110_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D

 Data arrival time                                                   4.426         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.224       4.711         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK
 clock pessimism                                        -0.585       4.126                          
 clock uncertainty                                       0.000       4.126                          

 Hold time                                               0.056       4.182                          

 Data required time                                                  4.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.182                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.594  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034     130.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_162_101/Q2                   tco                   0.240     130.944 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.229     131.173         u_CORES/id_o [4] 
 CLMA_158_100/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 131.173         Logic Levels: 0  
                                                                                   Logic: 0.240ns(51.173%), Route: 0.229ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                               0.056     127.216                          

 Data required time                                                127.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.216                          
 Data arrival time                                                -131.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.591  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.031     130.701         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.238     130.939 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.243     131.182         u_CORES/id_o [0] 
 CLMA_158_100/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.182         Logic Levels: 0  
                                                                                   Logic: 0.238ns(49.480%), Route: 0.243ns(50.520%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                              -0.033     127.127                          

 Data required time                                                127.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.127                          
 Data arrival time                                                -131.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.591  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.031     130.701         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.238     130.939 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.243     131.182         u_CORES/id_o [0] 
 CLMA_158_101/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 131.182         Logic Levels: 0  
                                                                                   Logic: 0.238ns(49.480%), Route: 0.243ns(50.520%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                              -0.033     127.127                          

 Data required time                                                127.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.127                          
 Data arrival time                                                -131.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.097
  Launch Clock Delay      :  5.424
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.102       5.424         ntclkbufg_0      
 CLMA_118_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_125/Q2                   tco                   0.240       5.664 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.754         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [15]
 CLMA_118_124/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.268       6.097         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.476                          
 clock uncertainty                                       0.000       5.476                          

 Hold time                                              -0.048       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.088
  Launch Clock Delay      :  5.416
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.094       5.416         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.240       5.656 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.746         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [27]
 CLMS_122_117/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.746         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.259       6.088         ntclkbufg_0      
 CLMS_122_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.467                          
 clock uncertainty                                       0.000       5.467                          

 Hold time                                              -0.048       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                  -5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.056
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.061       5.383         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_105/Q0                   tco                   0.238       5.621 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.711         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [95]
 CLMA_130_105/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.227       6.056         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.411                          
 clock uncertainty                                       0.000       5.411                          

 Hold time                                              -0.048       5.363                          

 Data required time                                                  5.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.363                          
 Data arrival time                                                  -5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.427      30.197         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_154_93/Y1                    td                    0.223      30.420 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.717      31.137         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_146_100/Y3                   td                    0.302      31.439 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.421      31.860         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMS_150_101/Y1                   td                    0.303      32.163 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.414      32.577         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_150_100/A0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.577         Logic Levels: 6  
                                                                                   Logic: 2.127ns(38.906%), Route: 3.340ns(61.094%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.205      55.104                          

 Data required time                                                 55.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.104                          
 Data arrival time                                                 -32.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.288      30.058         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.222      30.280 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.445      30.725         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_146_97/Y0                    td                    0.300      31.025 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.265      31.290         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_146_97/Y2                    td                    0.222      31.512 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.421      31.933         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_150_100/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.933         Logic Levels: 6  
                                                                                   Logic: 2.043ns(42.360%), Route: 2.780ns(57.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.418      54.891                          

 Data required time                                                 54.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.891                          
 Data arrival time                                                 -31.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.288      30.058         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.222      30.280 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.442      30.722         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_150_96/Y0                    td                    0.300      31.022 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.284      31.306         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_150_93/Y0                    td                    0.300      31.606 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.492      32.098         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_150_100/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.098         Logic Levels: 6  
                                                                                   Logic: 2.121ns(42.522%), Route: 2.867ns(57.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.128      55.181                          

 Data required time                                                 55.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.181                          
 Data arrival time                                                 -32.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_158_100/Q0                   tco                   0.242      27.075 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.385      27.460         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_154_112/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.460         Logic Levels: 0  
                                                                                   Logic: 0.242ns(38.596%), Route: 0.385ns(61.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                              -0.020       6.076                          

 Data required time                                                  6.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.076                          
 Data arrival time                                                 -27.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_100/Q2                   tco                   0.244      27.077 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.385      27.462         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_112/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.462         Logic Levels: 0  
                                                                                   Logic: 0.244ns(38.792%), Route: 0.385ns(61.208%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                              -0.020       6.076                          

 Data required time                                                  6.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.076                          
 Data arrival time                                                 -27.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_158_100/Q1                   tco                   0.240      27.073 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.510      27.583         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_154_112/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.583         Logic Levels: 0  
                                                                                   Logic: 0.240ns(32.000%), Route: 0.510ns(68.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                               0.056       6.152                          

 Data required time                                                  6.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.152                          
 Data arrival time                                                 -27.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[7]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_109/CLK                                                          r       data_fr_phy[7]/opit_0/CLK

 CLMA_118_109/Q0                   tco                   0.304       5.035 r       data_fr_phy[7]/opit_0/Q
                                   net (fanout=3)        0.879       5.914         data_i_a2_0/n4   
 CLMA_122_100/Y3                   td                    0.493       6.407 r       data_i_a2_0/gateop_perm/Z
                                   net (fanout=1)        0.128       6.535         N_265_i/n2       
 CLMS_122_101/Y3                   td                    0.489       7.024 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        2.192       9.216         N_265_i_0        
 IOL_7_178/DO                      td                    0.146       9.362 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.362         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.094 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.094         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.094         Logic Levels: 4  
                                                                                   Logic: 5.164ns(61.748%), Route: 3.199ns(38.252%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.228       4.715         mdo/n1           
 CLMA_114_100/CLK                                                          r       Current_State[0]/opit_0/CLK

 CLMA_114_100/Y2                   tco                   0.394       5.109 r       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.727       5.836         g2_3/n0          
 CLMS_110_101/Y2                   td                    0.339       6.175 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.266       6.441         g0_1             
 CLMA_110_100/Y3                   td                    0.332       6.773 f       g0/gateop_perm/Z 
                                   net (fanout=1)        2.144       8.917         g0/n5            
 IOL_199_6/TO                      td                    0.146       9.063 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       9.063         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.795 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.795         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.795         Logic Levels: 4  
                                                                                   Logic: 4.943ns(61.176%), Route: 3.137ns(38.824%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.310       3.884         mdio_io_in       
 CLMA_110_104/M0                                                           f       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   3.884         Logic Levels: 2  
                                                                                   Logic: 1.574ns(40.525%), Route: 2.310ns(59.475%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.653       2.720         mdio_io_in       
 CLMS_110_97/M0                                                            r       data_fr_phy[5]/opit_0/D

 Data arrival time                                                   2.720         Logic Levels: 2  
                                                                                   Logic: 1.067ns(39.228%), Route: 1.653ns(60.772%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[4]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.686       2.753         mdio_io_in       
 CLMS_114_101/M0                                                           r       data_fr_phy[4]/opit_0/D

 Data arrival time                                                   2.753         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.758%), Route: 1.686ns(61.242%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.706       2.773         mdio_io_in       
 CLMA_114_96/M0                                                            r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.773         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.478%), Route: 1.706ns(61.522%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[9]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.170       5.207 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.520       5.727         data_fr_phyce[9]/n0
 CLMA_118_100/Y2                   td                    0.157       5.884 f       data_fr_phyce[9]/gateop_perm/Z
                                   net (fanout=1)        0.340       6.224         data_fr_phyce[9] 
 CLMA_118_108/CE                                                           f       data_fr_phy[9]/opit_0/CE

 Data arrival time                                                   6.224         Logic Levels: 4  
                                                                                   Logic: 1.183ns(38.851%), Route: 1.862ns(61.149%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.345       5.975         mdo/n1           
 CLMA_118_108/CLK                                                          r       data_fr_phy[9]/opit_0/CLK
 clock pessimism                                         0.343       6.318                          
 clock uncertainty                                      -0.050       6.268                          

 Setup time                                             -0.497       5.771                          

 Data required time                                                  5.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.771                          
 Data arrival time                                                  -6.224                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.453                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.157       5.194 f       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.609       5.803         data_fr_phyce[9]/n0
 CLMA_114_116/Y2                   td                    0.157       5.960 f       data_fr_phyce[15]/gateop/Z
                                   net (fanout=1)        0.213       6.173         data_fr_phyce[15]
 CLMA_118_116/CE                                                           f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   6.173         Logic Levels: 4  
                                                                                   Logic: 1.170ns(39.078%), Route: 1.824ns(60.922%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       5.984         mdo/n1           
 CLMA_118_116/CLK                                                          r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.343       6.327                          
 clock uncertainty                                      -0.050       6.277                          

 Setup time                                             -0.497       5.780                          

 Data required time                                                  5.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.780                          
 Data arrival time                                                  -6.173                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.393                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[4]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.157       5.194 f       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.584       5.778         data_fr_phyce[9]/n0
 CLMA_114_96/Y3                    td                    0.158       5.936 f       data_fr_phyce[4]/gateop_perm/Z
                                   net (fanout=1)        0.213       6.149         data_fr_phyce[4] 
 CLMS_114_101/CE                                                           f       data_fr_phy[4]/opit_0/CE

 Data arrival time                                                   6.149         Logic Levels: 4  
                                                                                   Logic: 1.171ns(39.428%), Route: 1.799ns(60.572%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.332       5.962         mdo/n1           
 CLMS_114_101/CLK                                                          r       data_fr_phy[4]/opit_0/CLK
 clock pessimism                                         0.362       6.324                          
 clock uncertainty                                      -0.050       6.274                          

 Setup time                                             -0.497       5.777                          

 Data required time                                                  5.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.777                          
 Data arrival time                                                  -6.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.322       2.770         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK

 CLMA_134_100/Q3                   tco                   0.189       2.959 f       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/Q
                                   net (fanout=1)        0.078       3.037         u_CORES/u_debug_core_0/trig0_d1 [13]
 CLMA_134_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D

 Data arrival time                                                   3.037         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.419       3.160         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK
 clock pessimism                                        -0.377       2.783                          
 clock uncertainty                                       0.000       2.783                          

 Hold time                                               0.042       2.825                          

 Data required time                                                  2.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.825                          
 Data arrival time                                                  -3.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.777
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.329       2.777         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK

 CLMA_110_100/Q3                   tco                   0.189       2.966 f       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/Q
                                   net (fanout=1)        0.078       3.044         u_CORES/u_debug_core_0/trig0_d1 [23]
 CLMA_110_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D

 Data arrival time                                                   3.044         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.426       3.167         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK
 clock pessimism                                        -0.377       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                               0.042       2.832                          

 Data required time                                                  2.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.832                          
 Data arrival time                                                  -3.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.335       2.783         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_122_96/Q3                    tco                   0.189       2.972 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.078       3.050         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   3.050         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.377       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.042       2.837                          

 Data required time                                                  2.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.837                          
 Data arrival time                                                  -3.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307     129.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_162_101/Q2                   tco                   0.192     129.477 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.195     129.672         u_CORES/id_o [4] 
 CLMA_158_100/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.672         Logic Levels: 0  
                                                                                   Logic: 0.192ns(49.612%), Route: 0.195ns(50.388%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                               0.042     126.512                          

 Data required time                                                126.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.512                          
 Data arrival time                                                -129.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307     129.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_162_101/Q3                   tco                   0.215     129.500 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.182     129.682         u_CORES/id_o [1] 
 CLMA_158_101/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.682         Logic Levels: 0  
                                                                                   Logic: 0.215ns(54.156%), Route: 0.182ns(45.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                              -0.014     126.456                          

 Data required time                                                126.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.456                          
 Data arrival time                                                -129.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.213     129.496 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.190     129.686         u_CORES/id_o [0] 
 CLMA_158_100/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.686         Logic Levels: 0  
                                                                                   Logic: 0.213ns(52.854%), Route: 0.190ns(47.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                              -0.014     126.456                          

 Data required time                                                126.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.456                          
 Data arrival time                                                -129.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.190
  Launch Clock Delay      :  3.825
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.363       3.825         ntclkbufg_0      
 CLMA_118_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_125/Q2                   tco                   0.192       4.017 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.095         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [15]
 CLMA_118_124/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.460       4.190         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.853                          
 clock uncertainty                                       0.000       3.853                          

 Hold time                                              -0.036       3.817                          

 Data required time                                                  3.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.817                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.184
  Launch Clock Delay      :  3.820
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.358       3.820         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.192       4.012 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.090         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [27]
 CLMS_122_117/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.090         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.454       4.184         ntclkbufg_0      
 CLMS_122_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.847                          
 clock uncertainty                                       0.000       3.847                          

 Hold time                                              -0.036       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                  -4.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.755
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293       3.755         ntclkbufg_0      
 CLMA_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_85/Q0                    tco                   0.190       3.945 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.023         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n2
 CLMA_146_85/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.023         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.390       4.120         ntclkbufg_0      
 CLMA_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.768                          
 clock uncertainty                                       0.000       3.768                          

 Hold time                                              -0.036       3.732                          

 Data required time                                                  3.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.732                          
 Data arrival time                                                  -4.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.327      28.767         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_154_93/Y1                    td                    0.170      28.937 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.534      29.471         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_146_100/Y3                   td                    0.232      29.703 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.325      30.028         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMS_150_101/Y1                   td                    0.234      30.262 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.303      30.565         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_150_100/A0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.565         Logic Levels: 6  
                                                                                   Logic: 1.640ns(39.566%), Route: 2.505ns(60.434%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.161      53.559                          

 Data required time                                                 53.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.559                          
 Data arrival time                                                 -30.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.217      28.657         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.157      28.814 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.348      29.162         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_146_97/Y0                    td                    0.236      29.398 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.197      29.595         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_146_97/Y2                    td                    0.157      29.752 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.330      30.082         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_150_100/A3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.082         Logic Levels: 6  
                                                                                   Logic: 1.554ns(42.436%), Route: 2.108ns(57.564%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.322      53.398                          

 Data required time                                                 53.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.398                          
 Data arrival time                                                 -30.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.217      28.657         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.157      28.814 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.343      29.157         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_150_96/Y0                    td                    0.236      29.393 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.217      29.610         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_150_93/Y0                    td                    0.229      29.839 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.364      30.203         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_150_100/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.203         Logic Levels: 6  
                                                                                   Logic: 1.626ns(42.982%), Route: 2.157ns(57.018%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.097      53.623                          

 Data required time                                                 53.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.623                          
 Data arrival time                                                 -30.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_158_100/Q0                   tco                   0.194      26.459 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.302      26.761         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_154_112/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.761         Logic Levels: 0  
                                                                                   Logic: 0.194ns(39.113%), Route: 0.302ns(60.887%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.415       4.145         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.014       4.181                          

 Data required time                                                  4.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.181                          
 Data arrival time                                                 -26.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_100/Q2                   tco                   0.195      26.460 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.302      26.762         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_112/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.762         Logic Levels: 0  
                                                                                   Logic: 0.195ns(39.235%), Route: 0.302ns(60.765%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.415       4.145         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.014       4.181                          

 Data required time                                                  4.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.181                          
 Data arrival time                                                 -26.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.141
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_100/Y0                   tco                   0.251      26.516 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.284      26.800         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_154_109/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.800         Logic Levels: 0  
                                                                                   Logic: 0.251ns(46.916%), Route: 0.284ns(53.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.411       4.141         ntclkbufg_0      
 CLMS_154_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.141                          
 clock uncertainty                                       0.050       4.191                          

 Hold time                                              -0.014       4.177                          

 Data required time                                                  4.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.177                          
 Data arrival time                                                 -26.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[7]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_109/CLK                                                          r       data_fr_phy[7]/opit_0/CLK

 CLMA_118_109/Q0                   tco                   0.231       3.414 f       data_fr_phy[7]/opit_0/Q
                                   net (fanout=3)        0.661       4.075         data_i_a2_0/n4   
 CLMA_122_100/Y3                   td                    0.377       4.452 r       data_i_a2_0/gateop_perm/Z
                                   net (fanout=1)        0.095       4.547         N_265_i/n2       
 CLMS_122_101/Y3                   td                    0.374       4.921 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        1.850       6.771         N_265_i_0        
 IOL_7_178/DO                      td                    0.111       6.882 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.882         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.743 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.743         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.743         Logic Levels: 4  
                                                                                   Logic: 3.954ns(60.274%), Route: 2.606ns(39.726%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.429       3.170         mdo/n1           
 CLMA_114_100/CLK                                                          r       Current_State[0]/opit_0/CLK

 CLMA_114_100/Y2                   tco                   0.302       3.472 r       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.543       4.015         g2_3/n0          
 CLMS_110_101/Y2                   td                    0.276       4.291 f       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.197       4.488         g0_1             
 CLMA_110_100/Y3                   td                    0.254       4.742 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.779       6.521         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.632 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.632         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.493 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.493         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.493         Logic Levels: 4  
                                                                                   Logic: 3.804ns(60.161%), Route: 2.519ns(39.839%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.891       3.097         mdio_io_in       
 CLMA_110_104/M0                                                           f       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   3.097         Logic Levels: 2  
                                                                                   Logic: 1.206ns(38.941%), Route: 1.891ns(61.059%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.291       2.143         mdio_io_in       
 CLMS_110_97/M0                                                            r       data_fr_phy[5]/opit_0/D

 Data arrival time                                                   2.143         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.757%), Route: 1.291ns(60.243%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[4]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.314       2.166         mdio_io_in       
 CLMS_114_101/M0                                                           r       data_fr_phy[4]/opit_0/D

 Data arrival time                                                   2.166         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.335%), Route: 1.314ns(60.665%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.319       2.171         mdio_io_in       
 CLMA_114_96/M0                                                            r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.171         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.245%), Route: 1.319ns(60.755%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.531 sec
Current time: Mon Dec 14 17:27:45 2020
Action report_timing: Peak memory pool usage is 279,093,248 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Dec 14 17:27:46 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.515625 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.921875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 12.000 sec
Action gen_bit_stream: CPU time elapsed is 10.125 sec
Current time: Mon Dec 14 17:27:57 2020
Action gen_bit_stream: Peak memory pool usage is 347,639,808 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Mon Dec 14 17:39:14 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 5 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 3.14ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 16.000 sec
Action synthesize: CPU time elapsed is 3.000 sec
Current time: Mon Dec 14 17:39:30 2020
Action synthesize: Peak memory pool usage is 127,537,152 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Dec 14 17:39:30 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:81)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 3.139 -waveform {0.000 1.569} -name mdio|clk [get_ports clk]
Executing : create_clock -period 3.139 -waveform {0.000 1.569} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.296875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 729      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 24.000 sec
Action dev_map: CPU time elapsed is 4.156 sec
Current time: Mon Dec 14 17:39:54 2020
Action dev_map: Peak memory pool usage is 187,269,120 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Dec 14 17:39:54 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.44 sec.
Run super clustering :
	Initial slack -5740.
	1 iterations finished.
	Final slack -5740.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.16 sec.
Wirelength after global placement is 3741.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 3858.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack -5740.
	1 iterations finished.
	Final slack -5740.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3516.
Post global placement takes 1.16 sec.
Wirelength after legalization is 4478.
Legalization takes 0.11 sec.
Worst slack before Replication Place is -1355.
Wirelength after replication placement is 4478.
Legalized cost -1355.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 4752.
Timing-driven detailed placement takes 1.36 sec.
Placement done.
Total placement takes 7.50 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.36 sec.
Worst slack is -206.
Processing design graph takes 0.22 sec.
Total memory for routing:
	63.871583 M.
Total nets for routing : 1207.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 211 at the end of iteration 0.
Unrouted nets 126 at the end of iteration 1.
Unrouted nets 71 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 42 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 30 at the end of iteration 7.
Unrouted nets 25 at the end of iteration 8.
Unrouted nets 23 at the end of iteration 9.
Unrouted nets 18 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 20 at the end of iteration 12.
Unrouted nets 17 at the end of iteration 13.
Unrouted nets 15 at the end of iteration 14.
Unrouted nets 15 at the end of iteration 15.
Unrouted nets 19 at the end of iteration 16.
Unrouted nets 14 at the end of iteration 17.
Unrouted nets 17 at the end of iteration 18.
Unrouted nets 18 at the end of iteration 19.
Unrouted nets 13 at the end of iteration 20.
Unrouted nets 16 at the end of iteration 21.
Unrouted nets 13 at the end of iteration 22.
Unrouted nets 14 at the end of iteration 23.
Unrouted nets 16 at the end of iteration 24.
Unrouted nets 10 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 9 at the end of iteration 27.
Unrouted nets 13 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 10 at the end of iteration 30.
Unrouted nets 8 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 7 at the end of iteration 34.
Unrouted nets 6 at the end of iteration 35.
Unrouted nets 7 at the end of iteration 36.
Unrouted nets 6 at the end of iteration 37.
Unrouted nets 7 at the end of iteration 38.
Unrouted nets 6 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 6 at the end of iteration 43.
Unrouted nets 5 at the end of iteration 44.
Unrouted nets 8 at the end of iteration 45.
Unrouted nets 9 at the end of iteration 46.
Unrouted nets 5 at the end of iteration 47.
Unrouted nets 8 at the end of iteration 48.
Unrouted nets 6 at the end of iteration 49.
Unrouted nets 7 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 4 at the end of iteration 54.
Unrouted nets 4 at the end of iteration 55.
Unrouted nets 3 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 2 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 3 at the end of iteration 72.
Unrouted nets 2 at the end of iteration 73.
Unrouted nets 3 at the end of iteration 74.
Unrouted nets 5 at the end of iteration 75.
Unrouted nets 3 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 3 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 1 at the end of iteration 96.
Unrouted nets 1 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 3 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 3 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 2 at the end of iteration 133.
Unrouted nets 3 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 2 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 2 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 2 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 2 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 2 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 2 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 2 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 1 at the end of iteration 176.
Unrouted nets 1 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 2 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 2 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 1 at the end of iteration 189.
Unrouted nets 2 at the end of iteration 190.
Unrouted nets 2 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 2 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 2 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 2 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 4 at the end of iteration 237.
Unrouted nets 3 at the end of iteration 238.
Unrouted nets 2 at the end of iteration 239.
Unrouted nets 2 at the end of iteration 240.
Unrouted nets 3 at the end of iteration 241.
Unrouted nets 4 at the end of iteration 242.
Unrouted nets 3 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 1 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 1 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 1 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 1 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 1 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 1 at the end of iteration 356.
Unrouted nets 1 at the end of iteration 357.
Unrouted nets 1 at the end of iteration 358.
Unrouted nets 2 at the end of iteration 359.
Unrouted nets 1 at the end of iteration 360.
Unrouted nets 1 at the end of iteration 361.
Unrouted nets 1 at the end of iteration 362.
Unrouted nets 1 at the end of iteration 363.
Unrouted nets 1 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 2 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 1 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 2 at the end of iteration 378.
Unrouted nets 1 at the end of iteration 379.
Unrouted nets 1 at the end of iteration 380.
Unrouted nets 1 at the end of iteration 381.
Unrouted nets 1 at the end of iteration 382.
Unrouted nets 1 at the end of iteration 383.
Unrouted nets 1 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 2 at the end of iteration 387.
Unrouted nets 1 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 2 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 1 at the end of iteration 399.
Global Routing step 2 takes 15.42 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.02 sec.
Global routing takes 15.47 sec.
Total 1221 subnets.
    forward max bucket size 45079 , backward 75.
        Unrouted nets 515 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.250000 sec.
    forward max bucket size 444 , backward 80.
        Unrouted nets 394 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 28 , backward 19.
        Unrouted nets 300 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 25.
        Unrouted nets 229 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 33.
        Unrouted nets 168 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 46.
        Unrouted nets 111 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 56.
        Unrouted nets 85 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 59 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 39.
        Unrouted nets 43 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 26 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 31 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 17 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 35.
        Unrouted nets 11 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 9 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 4.
        Unrouted nets 7 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 8 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 7 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 7 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.000000 sec.
    Unrouted nets 4 at the end of fading iteration 11.
    Unrouted nets 4 at the end of fading iteration 10.
    Unrouted nets 5 at the end of fading iteration 9.
    Unrouted nets 4 at the end of fading iteration 8.
    Unrouted nets 4 at the end of fading iteration 7.
    Unrouted nets 3 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 2 at the end of fading iteration 4.
    Unrouted nets 0 at the end of fading iteration 3.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 15.89 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.42 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 33.73 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 184      | 3748          | 5                   
|   FF                     | 519      | 22488         | 2                   
|   LUT                    | 501      | 14992         | 3                   
|   LUT-FF pairs           | 303      | 14992         | 2                   
| Use of CLMS              | 80       | 1892          | 4                   
|   FF                     | 223      | 11352         | 2                   
|   LUT                    | 230      | 7568          | 3                   
|   LUT-FF pairs           | 131      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 39       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:41s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 47.000 sec
Action pnr: CPU time elapsed is 45.125 sec
Current time: Mon Dec 14 17:40:40 2020
Action pnr: Peak memory pool usage is 498,618,368 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:41s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Dec 14 17:40:41 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Mon Dec 14 17:40:46 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      3.139                {0 1.569}           Declared                 543
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   318.573 MHz     240.154 MHz          3.139          4.164         -1.025
 DebugCore_JCLK              20.000 MHz     142.531 MHz         50.000          7.016         42.984
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.025    -15.193   18                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     44.509    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.475    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.882    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.243     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.569     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.325     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.681    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.474     0.000     0                  398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.638     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.352     0.000     0                  543             
 DebugCore_CAPTURE                           49.060    0.000     0                  11              
 DebugCore_JCLK                              23.568    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.048    -0.187    9                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     46.006    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.989    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.365    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.212     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     2.727     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.276     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.963    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              1.060     0.000     0                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.549     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.654     0.000     0                  543             
 DebugCore_CAPTURE                           49.070    0.000     0                  11              
 DebugCore_JCLK                              23.661    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[8]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.144       7.313         data_fr_phyce[9]/n0
 CLMA_130_105/Y2                   td                    0.518       7.831 f       data_fr_phyce[8]/gateop_perm/Z
                                   net (fanout=1)        0.262       8.093         data_fr_phyce[8] 
 CLMS_134_105/CE                                                           f       data_fr_phy[8]/opit_0/CE

 Data arrival time                                                   8.093         Logic Levels: 4  
                                                                                   Logic: 1.828ns(54.195%), Route: 1.545ns(45.805%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       7.237         mdo/n1           
 CLMS_134_105/CLK                                                          r       data_fr_phy[8]/opit_0/CLK
 clock pessimism                                         0.531       7.768                          
 clock uncertainty                                      -0.050       7.718                          

 Setup time                                             -0.650       7.068                          

 Data required time                                                  7.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.068                          
 Data arrival time                                                  -8.093                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.025                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.144       7.313         data_fr_phyce[9]/n0
 CLMA_130_104/Y0                   td                    0.309       7.622 f       data_fr_phyce[14]/gateop_perm/Z
                                   net (fanout=1)        0.459       8.081         data_fr_phyce[14]
 CLMA_126_100/CE                                                           f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   8.081         Logic Levels: 4  
                                                                                   Logic: 1.619ns(48.170%), Route: 1.742ns(51.830%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.059       7.238         mdo/n1           
 CLMA_126_100/CLK                                                          r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.531       7.769                          
 clock uncertainty                                      -0.050       7.719                          

 Setup time                                             -0.650       7.069                          

 Data required time                                                  7.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.069                          
 Data arrival time                                                  -8.081                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.012                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[6]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.100
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.597       7.766         data_fr_phyce[9]/n0
 CLMA_138_108/Y1                   td                    0.207       7.973 f       data_fr_phyce[6]/gateop_perm/Z
                                   net (fanout=1)        0.103       8.076         data_fr_phyce[6] 
 CLMA_138_108/CE                                                           f       data_fr_phy[6]/opit_0/CE

 Data arrival time                                                   8.076         Logic Levels: 4  
                                                                                   Logic: 1.517ns(45.203%), Route: 1.839ns(54.797%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.060       7.239         mdo/n1           
 CLMA_138_108/CLK                                                          r       data_fr_phy[6]/opit_0/CLK
 clock pessimism                                         0.531       7.770                          
 clock uncertainty                                      -0.050       7.720                          

 Setup time                                             -0.650       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -8.076                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.696
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.043       4.083         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.237       4.320 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/Q
                                   net (fanout=1)        0.090       4.410         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [61]
 CLMA_130_92/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D

 Data arrival time                                                   4.410         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.209       4.696         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                        -0.585       4.111                          
 clock uncertainty                                       0.000       4.111                          

 Hold time                                               0.056       4.167                          

 Data required time                                                  4.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.167                          
 Data arrival time                                                  -4.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.064       4.104         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK

 CLMA_122_96/Q3                    tco                   0.237       4.341 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/Q
                                   net (fanout=1)        0.090       4.431         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [62]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.229       4.716         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK
 clock pessimism                                        -0.585       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Hold time                                               0.056       4.187                          

 Data required time                                                  4.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.187                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.723
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.071       4.111         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK

 CLMS_126_109/Q3                   tco                   0.237       4.348 f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/Q
                                   net (fanout=1)        0.090       4.438         u_CORES/u_debug_core_0/trig0_d1 [20]
 CLMS_126_109/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D

 Data arrival time                                                   4.438         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.236       4.723         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK
 clock pessimism                                        -0.585       4.138                          
 clock uncertainty                                       0.000       4.138                          

 Hold time                                               0.056       4.194                          

 Data required time                                                  4.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.194                          
 Data arrival time                                                  -4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035     130.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMA_102_85/Q1                    tco                   0.240     130.945 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.349     131.294         u_CORES/id_o [1] 
 CLMS_98_81/M1                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 131.294         Logic Levels: 0  
                                                                                   Logic: 0.240ns(40.747%), Route: 0.349ns(59.253%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.708     127.708         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.708                          
 clock uncertainty                                       0.050     127.758                          

 Hold time                                              -0.033     127.725                          

 Data required time                                                127.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.725                          
 Data arrival time                                                -131.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019     130.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_98_77/Q0                     tco                   0.238     130.927 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.394     131.321         u_CORES/id_o [0] 
 CLMA_102_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.321         Logic Levels: 0  
                                                                                   Logic: 0.238ns(37.658%), Route: 0.394ns(62.342%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.635     127.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.635                          
 clock uncertainty                                       0.050     127.685                          

 Hold time                                               0.056     127.741                          

 Data required time                                                127.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.741                          
 Data arrival time                                                -131.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035     130.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_102_85/Q2                    tco                   0.240     130.945 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.373     131.318         u_CORES/id_o [2] 
 CLMS_98_81/M2                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 131.318         Logic Levels: 0  
                                                                                   Logic: 0.240ns(39.152%), Route: 0.373ns(60.848%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.708     127.708         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.708                          
 clock uncertainty                                       0.050     127.758                          

 Hold time                                              -0.033     127.725                          

 Data required time                                                127.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.725                          
 Data arrival time                                                -131.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.689
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.239       7.586         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.586         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.598%), Route: 1.239ns(80.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019      30.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.924                          
 clock uncertainty                                      -0.050      30.874                          

 Setup time                                             -0.813      30.061                          

 Data required time                                                 30.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.061                          
 Data arrival time                                                  -7.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.689
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.239       7.586         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.586         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.598%), Route: 1.239ns(80.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019      30.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.924                          
 clock uncertainty                                      -0.050      30.874                          

 Setup time                                             -0.813      30.061                          

 Data required time                                                 30.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.061                          
 Data arrival time                                                  -7.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.228       7.575         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_102_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.575         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.739%), Route: 1.228ns(80.261%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035      30.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.940                          
 clock uncertainty                                      -0.050      30.890                          

 Setup time                                             -0.813      30.077                          

 Data required time                                                 30.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.077                          
 Data arrival time                                                  -7.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.053
  Launch Clock Delay      :  5.381
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.059       5.381         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.238       5.619 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.709         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [56]
 CLMS_110_101/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.224       6.053         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.432                          
 clock uncertainty                                       0.000       5.432                          

 Hold time                                              -0.048       5.384                          

 Data required time                                                  5.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.384                          
 Data arrival time                                                  -5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.031
  Launch Clock Delay      :  5.358
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.036       5.358         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_93/Q0                     tco                   0.238       5.596 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.686         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMS_98_93/B4                                                             f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.686         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.202       6.031         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.386                          
 clock uncertainty                                       0.000       5.386                          

 Hold time                                              -0.048       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.055
  Launch Clock Delay      :  5.382
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.060       5.382         ntclkbufg_0      
 CLMA_118_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_97/Q1                    tco                   0.240       5.622 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.712         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [73]
 CLMA_118_97/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.712         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.226       6.055         ntclkbufg_0      
 CLMA_118_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Hold time                                              -0.046       5.364                          

 Data required time                                                  5.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.364                          
 Data arrival time                                                  -5.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.514      30.643         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.303      30.946 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.516      31.462         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_116/Y1                   td                    0.223      31.685 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.960      32.645         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_102_108/Y2                   td                    0.222      32.867 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.351      33.218         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_102_101/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.218         Logic Levels: 6  
                                                                                   Logic: 1.795ns(32.151%), Route: 3.788ns(67.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.224      55.100                          

 Data required time                                                 55.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.100                          
 Data arrival time                                                 -33.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.494      30.623         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_113/Y0                    td                    0.222      30.845 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.902      31.747         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_109/Y2                   td                    0.301      32.048 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.127      32.175         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_102_108/Y1                   td                    0.320      32.495 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.355      32.850         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_102_101/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.850         Logic Levels: 6  
                                                                                   Logic: 1.890ns(36.242%), Route: 3.325ns(63.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.127      55.197                          

 Data required time                                                 55.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.197                          
 Data arrival time                                                 -32.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.514      30.643         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.303      30.946 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.450      31.396         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_117/Y1                   td                    0.223      31.619 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.283      31.902         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_113/Y0                   td                    0.300      32.202 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.507      32.709         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_102_101/B0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.709         Logic Levels: 6  
                                                                                   Logic: 1.873ns(36.914%), Route: 3.201ns(63.086%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.208      55.116                          

 Data required time                                                 55.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.116                          
 Data arrival time                                                 -32.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  1.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.962      26.962         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_110_80/Q1                    tco                   0.240      27.202 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.380      27.582         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_102_81/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.582         Logic Levels: 0  
                                                                                   Logic: 0.240ns(38.710%), Route: 0.380ns(61.290%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187       6.016         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.016                          
 clock uncertainty                                       0.050       6.066                          

 Hold time                                              -0.165       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                 -27.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  1.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.962      26.962         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_110_80/Q2                    tco                   0.240      27.202 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.523      27.725         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_81/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.725         Logic Levels: 0  
                                                                                   Logic: 0.240ns(31.455%), Route: 0.523ns(68.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187       6.016         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       6.016                          
 clock uncertainty                                       0.050       6.066                          

 Hold time                                              -0.033       6.033                          

 Data required time                                                  6.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.033                          
 Data arrival time                                                 -27.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.034
  Launch Clock Delay      :  2.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.239      27.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.237      27.476 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.285      27.761         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_93/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.761         Logic Levels: 0  
                                                                                   Logic: 0.237ns(45.402%), Route: 0.285ns(54.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.205       6.034         ntclkbufg_0      
 CLMA_102_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.034                          
 clock uncertainty                                       0.050       6.084                          

 Hold time                                              -0.033       6.051                          

 Data required time                                                  6.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.051                          
 Data arrival time                                                 -27.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.065
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.995       6.477         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_80/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.477         Logic Levels: 1  
                                                                                   Logic: 0.617ns(34.918%), Route: 1.150ns(65.082%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.025       7.204         mdo/n1           
 CLMA_130_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.651                          
 clock uncertainty                                      -0.050       7.601                          

 Recovery time                                          -0.650       6.951                          

 Data required time                                                  6.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.951                          
 Data arrival time                                                  -6.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.887       6.369         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.369         Logic Levels: 1  
                                                                                   Logic: 0.617ns(37.191%), Route: 1.042ns(62.809%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.037       7.216         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.663                          
 clock uncertainty                                      -0.050       7.613                          

 Recovery time                                          -0.650       6.963                          

 Data required time                                                  6.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.963                          
 Data arrival time                                                  -6.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.887       6.369         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.369         Logic Levels: 1  
                                                                                   Logic: 0.617ns(37.191%), Route: 1.042ns(62.809%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.037       7.216         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.663                          
 clock uncertainty                                      -0.050       7.613                          

 Recovery time                                          -0.650       6.963                          

 Data required time                                                  6.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.963                          
 Data arrival time                                                  -6.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.257       4.744         mdo/n1           
 CLMA_130_125/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_130_125/Q0                   tco                   0.304       5.048 r       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.770       5.818         data_i_a2_1/n1   
 CLMS_126_105/Y3                   td                    0.483       6.301 r       data_i_a2_1/gateop_perm/Z
                                   net (fanout=1)        0.285       6.586         N_266_i/n3       
 CLMS_126_109/Y1                   td                    0.490       7.076 f       N_266_i/gateop_perm/Z
                                   net (fanout=1)        2.420       9.496         N_266_i_0        
 IOL_7_178/DO                      td                    0.146       9.642 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.642         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.374 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.374         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.374         Logic Levels: 4  
                                                                                   Logic: 5.155ns(59.733%), Route: 3.475ns(40.267%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.217       4.704         mdo/n1           
 CLMS_134_101/CLK                                                          r       Current_State[1]/opit_0/CLK

 CLMS_134_101/Q3                   tco                   0.303       5.007 r       Current_State[1]/opit_0/Q
                                   net (fanout=13)       0.611       5.618         g2/n0            
 CLMA_146_108/Y0                   td                    0.504       6.122 r       g2/gateop_perm/Z 
                                   net (fanout=1)        0.264       6.386         g2/n3            
 CLMA_146_108/Y1                   td                    0.333       6.719 f       g0_1/gateop_perm/Z
                                   net (fanout=1)        1.986       8.705         g0_1/n5          
 IOL_199_6/TO                      td                    0.146       8.851 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.851         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.583 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.583         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.583         Logic Levels: 4  
                                                                                   Logic: 5.018ns(63.688%), Route: 2.861ns(36.312%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.309       3.883         mdio_io_in       
 CLMA_102_96/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   3.883         Logic Levels: 2  
                                                                                   Logic: 1.574ns(40.536%), Route: 2.309ns(59.464%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.341       2.408         mdio_io_in       
 CLMA_130_100/M0                                                           r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   2.408         Logic Levels: 2  
                                                                                   Logic: 1.067ns(44.311%), Route: 1.341ns(55.689%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.462       2.529         mdio_io_in       
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.529         Logic Levels: 2  
                                                                                   Logic: 1.067ns(42.191%), Route: 1.462ns(57.809%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.462       2.529         mdio_io_in       
 CLMA_126_104/M0                                                           r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.529         Logic Levels: 2  
                                                                                   Logic: 1.067ns(42.191%), Route: 1.462ns(57.809%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.229       5.037 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.106       5.143         data_fr_phyce[9]/n0
 CLMA_130_104/Y0                   td                    0.236       5.379 f       data_fr_phyce[14]/gateop_perm/Z
                                   net (fanout=1)        0.381       5.760         data_fr_phyce[14]
 CLMA_126_100/CE                                                           f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   5.760         Logic Levels: 4  
                                                                                   Logic: 1.232ns(47.604%), Route: 1.356ns(52.396%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.329       5.916         mdo/n1           
 CLMA_126_100/CLK                                                          r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.343       6.259                          
 clock uncertainty                                      -0.050       6.209                          

 Setup time                                             -0.497       5.712                          

 Data required time                                                  5.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.712                          
 Data arrival time                                                  -5.760                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.048                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[8]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.229       5.037 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.106       5.143         data_fr_phyce[9]/n0
 CLMA_130_105/Y2                   td                    0.396       5.539 f       data_fr_phyce[8]/gateop_perm/Z
                                   net (fanout=1)        0.215       5.754         data_fr_phyce[8] 
 CLMS_134_105/CE                                                           f       data_fr_phy[8]/opit_0/CE

 Data arrival time                                                   5.754         Logic Levels: 4  
                                                                                   Logic: 1.392ns(53.912%), Route: 1.190ns(46.088%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       5.914         mdo/n1           
 CLMS_134_105/CLK                                                          r       data_fr_phy[8]/opit_0/CLK
 clock pessimism                                         0.343       6.257                          
 clock uncertainty                                      -0.050       6.207                          

 Setup time                                             -0.497       5.710                          

 Data required time                                                  5.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.710                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.044                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[5]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.801
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.236       5.044 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.499       5.543         data_fr_phyce[9]/n0
 CLMA_130_124/Y1                   td                    0.158       5.701 f       data_fr_phyce[5]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.787         data_fr_phyce[5] 
 CLMA_130_124/CE                                                           f       data_fr_phy[5]/opit_0/CE

 Data arrival time                                                   5.787         Logic Levels: 4  
                                                                                   Logic: 1.161ns(44.398%), Route: 1.454ns(55.602%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.353       5.940         mdo/n1           
 CLMA_130_124/CLK                                                          r       data_fr_phy[5]/opit_0/CLK
 clock pessimism                                         0.362       6.302                          
 clock uncertainty                                      -0.050       6.252                          

 Setup time                                             -0.497       5.755                          

 Data required time                                                  5.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.755                          
 Data arrival time                                                  -5.787                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.338       2.786         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK

 CLMS_126_109/Q3                   tco                   0.189       2.975 f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/Q
                                   net (fanout=1)        0.078       3.053         u_CORES/u_debug_core_0/trig0_d1 [20]
 CLMS_126_109/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D

 Data arrival time                                                   3.053         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.435       3.176         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK
 clock pessimism                                        -0.377       2.799                          
 clock uncertainty                                       0.000       2.799                          

 Hold time                                               0.042       2.841                          

 Data required time                                                  2.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.841                          
 Data arrival time                                                  -3.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.154
  Launch Clock Delay      :  2.764
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.316       2.764         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.189       2.953 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/Q
                                   net (fanout=1)        0.078       3.031         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [61]
 CLMA_130_92/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D

 Data arrival time                                                   3.031         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.413       3.154         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.777                          
 clock uncertainty                                       0.000       2.777                          

 Hold time                                               0.042       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                  -3.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.335       2.783         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK

 CLMA_122_96/Q3                    tco                   0.189       2.972 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/Q
                                   net (fanout=1)        0.078       3.050         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [62]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D

 Data arrival time                                                   3.050         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.042       2.837                          

 Data required time                                                  2.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.837                          
 Data arrival time                                                  -3.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMA_102_85/Q1                    tco                   0.215     129.498 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.272     129.770         u_CORES/id_o [1] 
 CLMS_98_81/M1                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.770         Logic Levels: 0  
                                                                                   Logic: 0.215ns(44.148%), Route: 0.272ns(55.852%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.007     127.007         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.007                          
 clock uncertainty                                       0.050     127.057                          

 Hold time                                              -0.014     127.043                          

 Data required time                                                127.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.043                          
 Data arrival time                                                -129.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_102_85/Q2                    tco                   0.213     129.496 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.285     129.781         u_CORES/id_o [2] 
 CLMS_98_81/M2                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.781         Logic Levels: 0  
                                                                                   Logic: 0.213ns(42.771%), Route: 0.285ns(57.229%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.007     127.007         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.007                          
 clock uncertainty                                       0.050     127.057                          

 Hold time                                              -0.014     127.043                          

 Data required time                                                127.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.043                          
 Data arrival time                                                -129.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.949
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293     129.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_98_77/Q0                     tco                   0.190     129.461 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.342     129.803         u_CORES/id_o [0] 
 CLMA_102_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.803         Logic Levels: 0  
                                                                                   Logic: 0.190ns(35.714%), Route: 0.342ns(64.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.949     126.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.949                          
 clock uncertainty                                       0.050     126.999                          

 Hold time                                               0.042     127.041                          

 Data required time                                                127.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.041                          
 Data arrival time                                                -129.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.024       5.407         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.406%), Route: 1.024ns(81.594%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.069                          
 clock uncertainty                                      -0.050      29.019                          

 Setup time                                             -0.623      28.396                          

 Data required time                                                 28.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.396                          
 Data arrival time                                                  -5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.024       5.407         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.406%), Route: 1.024ns(81.594%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.069                          
 clock uncertainty                                      -0.050      29.019                          

 Setup time                                             -0.623      28.396                          

 Data required time                                                 28.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.396                          
 Data arrival time                                                  -5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.283
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.014       5.397         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_102_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.397         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.554%), Route: 1.014ns(81.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305      29.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  3.793
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.329       3.793         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.190       3.983 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.061         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [56]
 CLMS_110_101/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.061         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.426       4.158         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.821                          
 clock uncertainty                                       0.000       3.821                          

 Hold time                                              -0.036       3.785                          

 Data required time                                                  3.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.785                          
 Data arrival time                                                  -4.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.309       3.773         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_93/Q0                     tco                   0.190       3.963 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.078       4.041         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMS_98_93/B4                                                             f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.041         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406       4.138         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.786                          
 clock uncertainty                                       0.000       3.786                          

 Hold time                                              -0.036       3.750                          

 Data required time                                                  3.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.750                          
 Data arrival time                                                  -4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.315       3.779         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_89/Q0                    tco                   0.190       3.969 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.047         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [33]
 CLMS_110_89/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.047         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.412       4.144         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.792                          
 clock uncertainty                                       0.000       3.792                          

 Hold time                                              -0.036       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                  -4.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.382      29.259         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.232      29.491 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.386      29.877         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_116/Y1                   td                    0.170      30.047 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.719      30.766         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_102_108/Y2                   td                    0.170      30.936 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.264      31.200         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_102_101/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.200         Logic Levels: 6  
                                                                                   Logic: 1.364ns(32.087%), Route: 2.887ns(67.913%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.171      53.565                          

 Data required time                                                 53.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.565                          
 Data arrival time                                                 -31.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.365      29.242         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_113/Y0                    td                    0.157      29.399 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.708      30.107         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_109/Y2                   td                    0.238      30.345 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.087      30.432         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_102_108/Y1                   td                    0.244      30.676 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.266      30.942         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_102_101/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.942         Logic Levels: 6  
                                                                                   Logic: 1.431ns(35.838%), Route: 2.562ns(64.162%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.096      53.640                          

 Data required time                                                 53.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.640                          
 Data arrival time                                                 -30.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.382      29.259         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.234      29.493 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.349      29.842         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_117/Y1                   td                    0.170      30.012 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.206      30.218         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_113/Y0                   td                    0.236      30.454 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.382      30.836         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_102_101/B0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.836         Logic Levels: 6  
                                                                                   Logic: 1.432ns(36.841%), Route: 2.455ns(63.159%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.156      53.580                          

 Data required time                                                 53.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.580                          
 Data arrival time                                                 -30.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  1.524
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.524      26.524         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_110_80/Q2                    tco                   0.195      26.719 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.408      27.127         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_81/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.127         Logic Levels: 0  
                                                                                   Logic: 0.195ns(32.338%), Route: 0.408ns(67.662%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.396       4.128         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       4.128                          
 clock uncertainty                                       0.050       4.178                          

 Hold time                                              -0.014       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                 -27.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  1.524
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.524      26.524         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_110_80/Q1                    tco                   0.196      26.720 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.305      27.025         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_102_81/A1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.025         Logic Levels: 0  
                                                                                   Logic: 0.196ns(39.122%), Route: 0.305ns(60.878%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.396       4.128         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.128                          
 clock uncertainty                                       0.050       4.178                          

 Hold time                                              -0.118       4.060                          

 Data required time                                                  4.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.060                          
 Data arrival time                                                 -27.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.151
  Launch Clock Delay      :  1.738
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.738      26.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_84/Q1                    tco                   0.196      26.934 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.287      27.221         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_101/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.221         Logic Levels: 0  
                                                                                   Logic: 0.196ns(40.580%), Route: 0.287ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.419       4.151         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.151                          
 clock uncertainty                                       0.050       4.201                          

 Hold time                                               0.035       4.236                          

 Data required time                                                  4.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.236                          
 Data arrival time                                                 -27.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.826       4.575         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_80/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.575         Logic Levels: 1  
                                                                                   Logic: 0.472ns(33.451%), Route: 0.939ns(66.549%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.302       5.889         mdo/n1           
 CLMA_130_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.182                          
 clock uncertainty                                      -0.050       6.132                          

 Recovery time                                          -0.497       5.635                          

 Data required time                                                  5.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.635                          
 Data arrival time                                                  -4.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.731       4.480         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.480         Logic Levels: 1  
                                                                                   Logic: 0.472ns(35.866%), Route: 0.844ns(64.134%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.312       5.899         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.192                          
 clock uncertainty                                      -0.050       6.142                          

 Recovery time                                          -0.497       5.645                          

 Data required time                                                  5.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.645                          
 Data arrival time                                                  -4.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.731       4.480         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.480         Logic Levels: 1  
                                                                                   Logic: 0.472ns(35.866%), Route: 0.844ns(64.134%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.312       5.899         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.192                          
 clock uncertainty                                      -0.050       6.142                          

 Recovery time                                          -0.497       5.645                          

 Data required time                                                  5.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.645                          
 Data arrival time                                                  -4.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.450       3.191         mdo/n1           
 CLMA_130_125/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_130_125/Q0                   tco                   0.231       3.422 f       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.626       4.048         data_i_a2_1/n1   
 CLMS_126_105/Y3                   td                    0.374       4.422 f       data_i_a2_1/gateop_perm/Z
                                   net (fanout=1)        0.217       4.639         N_266_i/n3       
 CLMS_126_109/Y1                   td                    0.376       5.015 f       N_266_i/gateop_perm/Z
                                   net (fanout=1)        2.003       7.018         N_266_i_0        
 IOL_7_178/DO                      td                    0.111       7.129 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.129         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.990 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.990         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.990         Logic Levels: 4  
                                                                                   Logic: 3.953ns(58.141%), Route: 2.846ns(41.859%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.419       3.160         mdo/n1           
 CLMS_134_101/CLK                                                          r       Current_State[1]/opit_0/CLK

 CLMS_134_101/Q3                   tco                   0.229       3.389 f       Current_State[1]/opit_0/Q
                                   net (fanout=13)       0.482       3.871         g2/n0            
 CLMA_146_108/Y0                   td                    0.395       4.266 f       g2/gateop_perm/Z 
                                   net (fanout=1)        0.196       4.462         g2/n3            
 CLMA_146_108/Y1                   td                    0.255       4.717 f       g0_1/gateop_perm/Z
                                   net (fanout=1)        1.650       6.367         g0_1/n5          
 IOL_199_6/TO                      td                    0.111       6.478 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.478         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.339 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.339         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.339         Logic Levels: 4  
                                                                                   Logic: 3.851ns(62.324%), Route: 2.328ns(37.676%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.893       3.099         mdio_io_in       
 CLMA_102_96/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   3.099         Logic Levels: 2  
                                                                                   Logic: 1.206ns(38.916%), Route: 1.893ns(61.084%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.049       1.901         mdio_io_in       
 CLMA_130_100/M0                                                           r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   1.901         Logic Levels: 2  
                                                                                   Logic: 0.852ns(44.819%), Route: 1.049ns(55.181%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.149       2.001         mdio_io_in       
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.001         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.579%), Route: 1.149ns(57.421%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.149       2.001         mdio_io_in       
 CLMA_126_104/M0                                                           r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.001         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.579%), Route: 1.149ns(57.421%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.578 sec
Current time: Mon Dec 14 17:40:46 2020
Action report_timing: Peak memory pool usage is 279,040,000 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Dec 14 17:40:47 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.515625 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.859375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 12.000 sec
Action gen_bit_stream: CPU time elapsed is 9.828 sec
Current time: Mon Dec 14 17:40:58 2020
Action gen_bit_stream: Peak memory pool usage is 347,500,544 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Tue Dec 15 08:05:50 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 5 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 3.14ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 16.000 sec
Action synthesize: CPU time elapsed is 3.063 sec
Current time: Tue Dec 15 08:06:06 2020
Action synthesize: Peak memory pool usage is 127,614,976 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:06:06 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:81)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 3.139 -waveform {0.000 1.569} -name mdio|clk [get_ports clk]
Executing : create_clock -period 3.139 -waveform {0.000 1.569} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.296875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 729      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 27.000 sec
Action dev_map: CPU time elapsed is 4.063 sec
Current time: Tue Dec 15 08:06:32 2020
Action dev_map: Peak memory pool usage is 186,810,368 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:06:32 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.44 sec.
Run super clustering :
	Initial slack -5740.
	1 iterations finished.
	Final slack -5740.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.20 sec.
Wirelength after global placement is 3741.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 3858.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5740.
	1 iterations finished.
	Final slack -5740.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3516.
Post global placement takes 1.36 sec.
Wirelength after legalization is 4478.
Legalization takes 0.11 sec.
Worst slack before Replication Place is -1355.
Wirelength after replication placement is 4478.
Legalized cost -1355.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 4752.
Timing-driven detailed placement takes 1.44 sec.
Placement done.
Total placement takes 7.84 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.45 sec.
Worst slack is -206.
Processing design graph takes 0.20 sec.
Total memory for routing:
	63.871583 M.
Total nets for routing : 1207.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 211 at the end of iteration 0.
Unrouted nets 126 at the end of iteration 1.
Unrouted nets 71 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 42 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 30 at the end of iteration 7.
Unrouted nets 25 at the end of iteration 8.
Unrouted nets 23 at the end of iteration 9.
Unrouted nets 18 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 20 at the end of iteration 12.
Unrouted nets 17 at the end of iteration 13.
Unrouted nets 15 at the end of iteration 14.
Unrouted nets 15 at the end of iteration 15.
Unrouted nets 19 at the end of iteration 16.
Unrouted nets 14 at the end of iteration 17.
Unrouted nets 17 at the end of iteration 18.
Unrouted nets 18 at the end of iteration 19.
Unrouted nets 13 at the end of iteration 20.
Unrouted nets 16 at the end of iteration 21.
Unrouted nets 13 at the end of iteration 22.
Unrouted nets 14 at the end of iteration 23.
Unrouted nets 16 at the end of iteration 24.
Unrouted nets 10 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 9 at the end of iteration 27.
Unrouted nets 13 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 10 at the end of iteration 30.
Unrouted nets 8 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 7 at the end of iteration 34.
Unrouted nets 6 at the end of iteration 35.
Unrouted nets 7 at the end of iteration 36.
Unrouted nets 6 at the end of iteration 37.
Unrouted nets 7 at the end of iteration 38.
Unrouted nets 6 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 6 at the end of iteration 43.
Unrouted nets 5 at the end of iteration 44.
Unrouted nets 8 at the end of iteration 45.
Unrouted nets 9 at the end of iteration 46.
Unrouted nets 5 at the end of iteration 47.
Unrouted nets 8 at the end of iteration 48.
Unrouted nets 6 at the end of iteration 49.
Unrouted nets 7 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 4 at the end of iteration 54.
Unrouted nets 4 at the end of iteration 55.
Unrouted nets 3 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 2 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 3 at the end of iteration 72.
Unrouted nets 2 at the end of iteration 73.
Unrouted nets 3 at the end of iteration 74.
Unrouted nets 5 at the end of iteration 75.
Unrouted nets 3 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 3 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 1 at the end of iteration 96.
Unrouted nets 1 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 3 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 3 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 2 at the end of iteration 133.
Unrouted nets 3 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 2 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 2 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 2 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 2 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 2 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 2 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 2 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 1 at the end of iteration 176.
Unrouted nets 1 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 2 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 2 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 1 at the end of iteration 189.
Unrouted nets 2 at the end of iteration 190.
Unrouted nets 2 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 2 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 2 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 2 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 4 at the end of iteration 237.
Unrouted nets 3 at the end of iteration 238.
Unrouted nets 2 at the end of iteration 239.
Unrouted nets 2 at the end of iteration 240.
Unrouted nets 3 at the end of iteration 241.
Unrouted nets 4 at the end of iteration 242.
Unrouted nets 3 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 1 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 1 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 1 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 1 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 1 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 1 at the end of iteration 356.
Unrouted nets 1 at the end of iteration 357.
Unrouted nets 1 at the end of iteration 358.
Unrouted nets 2 at the end of iteration 359.
Unrouted nets 1 at the end of iteration 360.
Unrouted nets 1 at the end of iteration 361.
Unrouted nets 1 at the end of iteration 362.
Unrouted nets 1 at the end of iteration 363.
Unrouted nets 1 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 2 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 1 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 2 at the end of iteration 378.
Unrouted nets 1 at the end of iteration 379.
Unrouted nets 1 at the end of iteration 380.
Unrouted nets 1 at the end of iteration 381.
Unrouted nets 1 at the end of iteration 382.
Unrouted nets 1 at the end of iteration 383.
Unrouted nets 1 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 2 at the end of iteration 387.
Unrouted nets 1 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 2 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 1 at the end of iteration 399.
Global Routing step 2 takes 16.89 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.03 sec.
Global routing takes 16.95 sec.
Total 1221 subnets.
    forward max bucket size 45079 , backward 75.
        Unrouted nets 515 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.656250 sec.
    forward max bucket size 444 , backward 80.
        Unrouted nets 394 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 28 , backward 19.
        Unrouted nets 300 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 25.
        Unrouted nets 229 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 33.
        Unrouted nets 168 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 46.
        Unrouted nets 111 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 56.
        Unrouted nets 85 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 59 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 39.
        Unrouted nets 43 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 26 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 31 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 17 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 35.
        Unrouted nets 11 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 9 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 4.
        Unrouted nets 7 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 8 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 3.
        Unrouted nets 7 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 7 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 7 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 7 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 7 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 7 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 6.
        Unrouted nets 7 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 7 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 7 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 7 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 7 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 7 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.015625 sec.
    Unrouted nets 4 at the end of fading iteration 11.
    Unrouted nets 4 at the end of fading iteration 10.
    Unrouted nets 5 at the end of fading iteration 9.
    Unrouted nets 4 at the end of fading iteration 8.
    Unrouted nets 4 at the end of fading iteration 7.
    Unrouted nets 3 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 2 at the end of fading iteration 4.
    Unrouted nets 0 at the end of fading iteration 3.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 16.39 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.42 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 35.84 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 184      | 3748          | 5                   
|   FF                     | 519      | 22488         | 2                   
|   LUT                    | 501      | 14992         | 3                   
|   LUT-FF pairs           | 303      | 14992         | 2                   
| Use of CLMS              | 80       | 1892          | 4                   
|   FF                     | 223      | 11352         | 2                   
|   LUT                    | 230      | 7568          | 3                   
|   LUT-FF pairs           | 131      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 39       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:44s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 49.000 sec
Action pnr: CPU time elapsed is 47.609 sec
Current time: Tue Dec 15 08:07:20 2020
Action pnr: Peak memory pool usage is 498,655,232 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:44s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:07:22 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:07:27 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      3.139                {0 1.569}           Declared                 543
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   318.573 MHz     240.154 MHz          3.139          4.164         -1.025
 DebugCore_JCLK              20.000 MHz     142.531 MHz         50.000          7.016         42.984
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.025    -15.193   18                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     44.509    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.475    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.882    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.243     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.569     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.325     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.681    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.474     0.000     0                  398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.638     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.352     0.000     0                  543             
 DebugCore_CAPTURE                           49.060    0.000     0                  11              
 DebugCore_JCLK                              23.568    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.048    -0.187    9                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     46.006    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.989    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.365    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.212     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     2.727     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.276     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.963    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              1.060     0.000     0                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.549     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.654     0.000     0                  543             
 DebugCore_CAPTURE                           49.070    0.000     0                  11              
 DebugCore_JCLK                              23.661    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[8]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.144       7.313         data_fr_phyce[9]/n0
 CLMA_130_105/Y2                   td                    0.518       7.831 f       data_fr_phyce[8]/gateop_perm/Z
                                   net (fanout=1)        0.262       8.093         data_fr_phyce[8] 
 CLMS_134_105/CE                                                           f       data_fr_phy[8]/opit_0/CE

 Data arrival time                                                   8.093         Logic Levels: 4  
                                                                                   Logic: 1.828ns(54.195%), Route: 1.545ns(45.805%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       7.237         mdo/n1           
 CLMS_134_105/CLK                                                          r       data_fr_phy[8]/opit_0/CLK
 clock pessimism                                         0.531       7.768                          
 clock uncertainty                                      -0.050       7.718                          

 Setup time                                             -0.650       7.068                          

 Data required time                                                  7.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.068                          
 Data arrival time                                                  -8.093                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.025                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.144       7.313         data_fr_phyce[9]/n0
 CLMA_130_104/Y0                   td                    0.309       7.622 f       data_fr_phyce[14]/gateop_perm/Z
                                   net (fanout=1)        0.459       8.081         data_fr_phyce[14]
 CLMA_126_100/CE                                                           f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   8.081         Logic Levels: 4  
                                                                                   Logic: 1.619ns(48.170%), Route: 1.742ns(51.830%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.059       7.238         mdo/n1           
 CLMA_126_100/CLK                                                          r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.531       7.769                          
 clock uncertainty                                      -0.050       7.719                          

 Setup time                                             -0.650       7.069                          

 Data required time                                                  7.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.069                          
 Data arrival time                                                  -8.081                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.012                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[6]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.100
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.233       4.720         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.304       5.024 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.275       5.299         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.484       5.783 r       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.441       6.224         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.222       6.446 r       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.423       6.869         N_247            
 CLMA_130_105/Y0                   td                    0.300       7.169 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.597       7.766         data_fr_phyce[9]/n0
 CLMA_138_108/Y1                   td                    0.207       7.973 f       data_fr_phyce[6]/gateop_perm/Z
                                   net (fanout=1)        0.103       8.076         data_fr_phyce[6] 
 CLMA_138_108/CE                                                           f       data_fr_phy[6]/opit_0/CE

 Data arrival time                                                   8.076         Logic Levels: 4  
                                                                                   Logic: 1.517ns(45.203%), Route: 1.839ns(54.797%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.060       7.239         mdo/n1           
 CLMA_138_108/CLK                                                          r       data_fr_phy[6]/opit_0/CLK
 clock pessimism                                         0.531       7.770                          
 clock uncertainty                                      -0.050       7.720                          

 Setup time                                             -0.650       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -8.076                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.696
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.043       4.083         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.237       4.320 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/Q
                                   net (fanout=1)        0.090       4.410         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [61]
 CLMA_130_92/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D

 Data arrival time                                                   4.410         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.209       4.696         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                        -0.585       4.111                          
 clock uncertainty                                       0.000       4.111                          

 Hold time                                               0.056       4.167                          

 Data required time                                                  4.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.167                          
 Data arrival time                                                  -4.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.064       4.104         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK

 CLMA_122_96/Q3                    tco                   0.237       4.341 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/Q
                                   net (fanout=1)        0.090       4.431         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [62]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.229       4.716         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK
 clock pessimism                                        -0.585       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Hold time                                               0.056       4.187                          

 Data required time                                                  4.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.187                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.723
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.071       4.111         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK

 CLMS_126_109/Q3                   tco                   0.237       4.348 f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/Q
                                   net (fanout=1)        0.090       4.438         u_CORES/u_debug_core_0/trig0_d1 [20]
 CLMS_126_109/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D

 Data arrival time                                                   4.438         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.236       4.723         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK
 clock pessimism                                        -0.585       4.138                          
 clock uncertainty                                       0.000       4.138                          

 Hold time                                               0.056       4.194                          

 Data required time                                                  4.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.194                          
 Data arrival time                                                  -4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  6.314
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.204      81.314         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.302      81.616 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.414      82.030         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.030         Logic Levels: 0  
                                                                                   Logic: 0.302ns(42.179%), Route: 0.414ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.239     127.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.650     126.539                          

 Data required time                                                126.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.539                          
 Data arrival time                                                 -82.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035     130.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMA_102_85/Q1                    tco                   0.240     130.945 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.349     131.294         u_CORES/id_o [1] 
 CLMS_98_81/M1                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 131.294         Logic Levels: 0  
                                                                                   Logic: 0.240ns(40.747%), Route: 0.349ns(59.253%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.708     127.708         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.708                          
 clock uncertainty                                       0.050     127.758                          

 Hold time                                              -0.033     127.725                          

 Data required time                                                127.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.725                          
 Data arrival time                                                -131.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019     130.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_98_77/Q0                     tco                   0.238     130.927 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.394     131.321         u_CORES/id_o [0] 
 CLMA_102_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.321         Logic Levels: 0  
                                                                                   Logic: 0.238ns(37.658%), Route: 0.394ns(62.342%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.635     127.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.635                          
 clock uncertainty                                       0.050     127.685                          

 Hold time                                               0.056     127.741                          

 Data required time                                                127.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.741                          
 Data arrival time                                                -131.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035     130.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_102_85/Q2                    tco                   0.240     130.945 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.373     131.318         u_CORES/id_o [2] 
 CLMS_98_81/M2                                                             f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 131.318         Logic Levels: 0  
                                                                                   Logic: 0.240ns(39.152%), Route: 0.373ns(60.848%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.708     127.708         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.708                          
 clock uncertainty                                       0.050     127.758                          

 Hold time                                              -0.033     127.725                          

 Data required time                                                127.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.725                          
 Data arrival time                                                -131.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.689
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.239       7.586         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.586         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.598%), Route: 1.239ns(80.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019      30.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.924                          
 clock uncertainty                                      -0.050      30.874                          

 Setup time                                             -0.813      30.061                          

 Data required time                                                 30.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.061                          
 Data arrival time                                                  -7.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.689
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.239       7.586         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.586         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.598%), Route: 1.239ns(80.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.019      30.689         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.924                          
 clock uncertainty                                      -0.050      30.874                          

 Setup time                                             -0.813      30.061                          

 Data required time                                                 30.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.061                          
 Data arrival time                                                  -7.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.216       6.045         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.302       6.347 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.228       7.575         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_102_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.575         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.739%), Route: 1.228ns(80.261%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.035      30.705         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.940                          
 clock uncertainty                                      -0.050      30.890                          

 Setup time                                             -0.813      30.077                          

 Data required time                                                 30.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.077                          
 Data arrival time                                                  -7.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.053
  Launch Clock Delay      :  5.381
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.059       5.381         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.238       5.619 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.709         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [56]
 CLMS_110_101/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.224       6.053         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.432                          
 clock uncertainty                                       0.000       5.432                          

 Hold time                                              -0.048       5.384                          

 Data required time                                                  5.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.384                          
 Data arrival time                                                  -5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.031
  Launch Clock Delay      :  5.358
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.036       5.358         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_93/Q0                     tco                   0.238       5.596 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.686         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMS_98_93/B4                                                             f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.686         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.202       6.031         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.386                          
 clock uncertainty                                       0.000       5.386                          

 Hold time                                              -0.048       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.055
  Launch Clock Delay      :  5.382
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.060       5.382         ntclkbufg_0      
 CLMA_118_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_97/Q1                    tco                   0.240       5.622 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.712         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [73]
 CLMA_118_97/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.712         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.226       6.055         ntclkbufg_0      
 CLMA_118_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Hold time                                              -0.046       5.364                          

 Data required time                                                  5.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.364                          
 Data arrival time                                                  -5.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.514      30.643         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.303      30.946 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.516      31.462         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_116/Y1                   td                    0.223      31.685 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.960      32.645         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_102_108/Y2                   td                    0.222      32.867 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.351      33.218         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_102_101/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.218         Logic Levels: 6  
                                                                                   Logic: 1.795ns(32.151%), Route: 3.788ns(67.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.224      55.100                          

 Data required time                                                 55.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.100                          
 Data arrival time                                                 -33.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.494      30.623         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_113/Y0                    td                    0.222      30.845 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.902      31.747         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_109/Y2                   td                    0.301      32.048 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.127      32.175         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_102_108/Y1                   td                    0.320      32.495 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.355      32.850         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_102_101/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.850         Logic Levels: 6  
                                                                                   Logic: 1.890ns(36.242%), Route: 3.325ns(63.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.127      55.197                          

 Data required time                                                 55.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.197                          
 Data arrival time                                                 -32.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.635      27.635         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.303      27.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.612      28.550         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.222      28.772 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.361      29.133         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.222      29.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.474      29.829         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.300      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.514      30.643         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.303      30.946 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.450      31.396         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_117/Y1                   td                    0.223      31.619 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.283      31.902         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_113/Y0                   td                    0.300      32.202 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.507      32.709         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_102_101/B0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.709         Logic Levels: 6  
                                                                                   Logic: 1.873ns(36.914%), Route: 3.201ns(63.086%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.052      55.374         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.374                          
 clock uncertainty                                      -0.050      55.324                          

 Setup time                                             -0.208      55.116                          

 Data required time                                                 55.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.116                          
 Data arrival time                                                 -32.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  1.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.962      26.962         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_110_80/Q1                    tco                   0.240      27.202 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.380      27.582         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_102_81/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.582         Logic Levels: 0  
                                                                                   Logic: 0.240ns(38.710%), Route: 0.380ns(61.290%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187       6.016         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.016                          
 clock uncertainty                                       0.050       6.066                          

 Hold time                                              -0.165       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                 -27.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  1.962
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.962      26.962         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_110_80/Q2                    tco                   0.240      27.202 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.523      27.725         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_81/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.725         Logic Levels: 0  
                                                                                   Logic: 0.240ns(31.455%), Route: 0.523ns(68.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.187       6.016         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       6.016                          
 clock uncertainty                                       0.050       6.066                          

 Hold time                                              -0.033       6.033                          

 Data required time                                                  6.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.033                          
 Data arrival time                                                 -27.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.034
  Launch Clock Delay      :  2.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.239      27.239         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.237      27.476 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.285      27.761         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_93/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.761         Logic Levels: 0  
                                                                                   Logic: 0.237ns(45.402%), Route: 0.285ns(54.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.205       6.034         ntclkbufg_0      
 CLMA_102_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.034                          
 clock uncertainty                                       0.050       6.084                          

 Hold time                                              -0.033       6.051                          

 Data required time                                                  6.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.051                          
 Data arrival time                                                 -27.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.065
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.995       6.477         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_80/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.477         Logic Levels: 1  
                                                                                   Logic: 0.617ns(34.918%), Route: 1.150ns(65.082%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.025       7.204         mdo/n1           
 CLMA_130_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.651                          
 clock uncertainty                                      -0.050       7.601                          

 Recovery time                                          -0.650       6.951                          

 Data required time                                                  6.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.951                          
 Data arrival time                                                  -6.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.887       6.369         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.369         Logic Levels: 1  
                                                                                   Logic: 0.617ns(37.191%), Route: 1.042ns(62.809%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.037       7.216         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[25].match_single[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.663                          
 clock uncertainty                                      -0.050       7.613                          

 Recovery time                                          -0.650       6.963                          

 Data required time                                                  6.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.963                          
 Data arrival time                                                  -6.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.223       4.710         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.307       5.017 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.155       5.172         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.310       5.482 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.887       6.369         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.369         Logic Levels: 1  
                                                                                   Logic: 0.617ns(37.191%), Route: 1.042ns(62.809%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.979       4.118 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.118         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.179         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.179 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.037       7.216         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.447       7.663                          
 clock uncertainty                                      -0.050       7.613                          

 Recovery time                                          -0.650       6.963                          

 Data required time                                                  6.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.963                          
 Data arrival time                                                  -6.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.731
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.058       4.098         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.240       4.338 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.388       4.726         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.112       4.838 r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.838         n9               
 CLMA_118_108/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/RS

 Data arrival time                                                   4.838         Logic Levels: 1  
                                                                                   Logic: 0.352ns(47.568%), Route: 0.388ns(52.432%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][7]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Removal time                                            0.000       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.257       4.744         mdo/n1           
 CLMA_130_125/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_130_125/Q0                   tco                   0.304       5.048 r       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.770       5.818         data_i_a2_1/n1   
 CLMS_126_105/Y3                   td                    0.483       6.301 r       data_i_a2_1/gateop_perm/Z
                                   net (fanout=1)        0.285       6.586         N_266_i/n3       
 CLMS_126_109/Y1                   td                    0.490       7.076 f       N_266_i/gateop_perm/Z
                                   net (fanout=1)        2.420       9.496         N_266_i_0        
 IOL_7_178/DO                      td                    0.146       9.642 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.642         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.374 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.374         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.374         Logic Levels: 4  
                                                                                   Logic: 5.155ns(59.733%), Route: 3.475ns(40.267%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.217       4.704         mdo/n1           
 CLMS_134_101/CLK                                                          r       Current_State[1]/opit_0/CLK

 CLMS_134_101/Q3                   tco                   0.303       5.007 r       Current_State[1]/opit_0/Q
                                   net (fanout=13)       0.611       5.618         g2/n0            
 CLMA_146_108/Y0                   td                    0.504       6.122 r       g2/gateop_perm/Z 
                                   net (fanout=1)        0.264       6.386         g2/n3            
 CLMA_146_108/Y1                   td                    0.333       6.719 f       g0_1/gateop_perm/Z
                                   net (fanout=1)        1.986       8.705         g0_1/n5          
 IOL_199_6/TO                      td                    0.146       8.851 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.851         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.583 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.583         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.583         Logic Levels: 4  
                                                                                   Logic: 5.018ns(63.688%), Route: 2.861ns(36.312%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.309       3.883         mdio_io_in       
 CLMA_102_96/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   3.883         Logic Levels: 2  
                                                                                   Logic: 1.574ns(40.536%), Route: 2.309ns(59.464%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.341       2.408         mdio_io_in       
 CLMA_130_100/M0                                                           r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   2.408         Logic Levels: 2  
                                                                                   Logic: 1.067ns(44.311%), Route: 1.341ns(55.689%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.462       2.529         mdio_io_in       
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.529         Logic Levels: 2  
                                                                                   Logic: 1.067ns(42.191%), Route: 1.462ns(57.809%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.462       2.529         mdio_io_in       
 CLMA_126_104/M0                                                           r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.529         Logic Levels: 2  
                                                                                   Logic: 1.067ns(42.191%), Route: 1.462ns(57.809%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.229       5.037 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.106       5.143         data_fr_phyce[9]/n0
 CLMA_130_104/Y0                   td                    0.236       5.379 f       data_fr_phyce[14]/gateop_perm/Z
                                   net (fanout=1)        0.381       5.760         data_fr_phyce[14]
 CLMA_126_100/CE                                                           f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   5.760         Logic Levels: 4  
                                                                                   Logic: 1.232ns(47.604%), Route: 1.356ns(52.396%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.329       5.916         mdo/n1           
 CLMA_126_100/CLK                                                          r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.343       6.259                          
 clock uncertainty                                      -0.050       6.209                          

 Setup time                                             -0.497       5.712                          

 Data required time                                                  5.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.712                          
 Data arrival time                                                  -5.760                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.048                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[8]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.229       5.037 r       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.106       5.143         data_fr_phyce[9]/n0
 CLMA_130_105/Y2                   td                    0.396       5.539 f       data_fr_phyce[8]/gateop_perm/Z
                                   net (fanout=1)        0.215       5.754         data_fr_phyce[8] 
 CLMS_134_105/CE                                                           f       data_fr_phy[8]/opit_0/CE

 Data arrival time                                                   5.754         Logic Levels: 4  
                                                                                   Logic: 1.392ns(53.912%), Route: 1.190ns(46.088%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       5.914         mdo/n1           
 CLMS_134_105/CLK                                                          r       data_fr_phy[8]/opit_0/CLK
 clock pessimism                                         0.343       6.257                          
 clock uncertainty                                      -0.050       6.207                          

 Setup time                                             -0.497       5.710                          

 Data required time                                                  5.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.710                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.044                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[4]/opit_0_L5Q/CLK
Endpoint    : data_fr_phy[5]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.801
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_130_109/CLK                                                          r       bit_cnt[4]/opit_0_L5Q/CLK

 CLMA_130_109/Q0                   tco                   0.233       3.405 r       bit_cnt[4]/opit_0_L5Q/Q
                                   net (fanout=11)       0.201       3.606         bit_cnt[4]       
 CLMA_130_108/Y1                   td                    0.376       3.982 f       un1_mdo_en16_5_i_0_0_a2_0_4/gateop_perm/Z
                                   net (fanout=1)        0.343       4.325         un1_mdo_en16_5_i_0_0_a2/n4
 CLMA_134_104/Y3                   td                    0.158       4.483 f       un1_mdo_en16_5_i_0_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.325       4.808         N_247            
 CLMA_130_105/Y0                   td                    0.236       5.044 f       un1_mdo_en16_5_i_0_0/gateop_perm/Z
                                   net (fanout=16)       0.499       5.543         data_fr_phyce[9]/n0
 CLMA_130_124/Y1                   td                    0.158       5.701 f       data_fr_phyce[5]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.787         data_fr_phyce[5] 
 CLMA_130_124/CE                                                           f       data_fr_phy[5]/opit_0/CE

 Data arrival time                                                   5.787         Logic Levels: 4  
                                                                                   Logic: 1.161ns(44.398%), Route: 1.454ns(55.602%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.353       5.940         mdo/n1           
 CLMA_130_124/CLK                                                          r       data_fr_phy[5]/opit_0/CLK
 clock pessimism                                         0.362       6.302                          
 clock uncertainty                                      -0.050       6.252                          

 Setup time                                             -0.497       5.755                          

 Data required time                                                  5.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.755                          
 Data arrival time                                                  -5.787                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.338       2.786         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK

 CLMS_126_109/Q3                   tco                   0.189       2.975 f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/Q
                                   net (fanout=1)        0.078       3.053         u_CORES/u_debug_core_0/trig0_d1 [20]
 CLMS_126_109/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/D

 Data arrival time                                                   3.053         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.435       3.176         mdo/n1           
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK
 clock pessimism                                        -0.377       2.799                          
 clock uncertainty                                       0.000       2.799                          

 Hold time                                               0.042       2.841                          

 Data required time                                                  2.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.841                          
 Data arrival time                                                  -3.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.154
  Launch Clock Delay      :  2.764
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.316       2.764         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.189       2.953 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][29]/opit_0_inv/Q
                                   net (fanout=1)        0.078       3.031         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [61]
 CLMA_130_92/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/D

 Data arrival time                                                   3.031         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.413       3.154         mdo/n1           
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.777                          
 clock uncertainty                                       0.000       2.777                          

 Hold time                                               0.042       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                  -3.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.335       2.783         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/CLK

 CLMA_122_96/Q3                    tco                   0.189       2.972 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][30]/opit_0_inv/Q
                                   net (fanout=1)        0.078       3.050         u_CORES/u_debug_core_0/u0_trig_unit/signal_combine [62]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/D

 Data arrival time                                                   3.050         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.042       2.837                          

 Data required time                                                  2.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.837                          
 Data arrival time                                                  -3.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.738
  Launch Clock Delay      :  4.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.404      79.614         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_85/Q0                    tco                   0.231      79.845 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.340      80.185         u_CORES/conf_sel [0]
 CLMA_102_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.185         Logic Levels: 0  
                                                                                   Logic: 0.231ns(40.455%), Route: 0.340ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.738     126.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.738                          
 clock uncertainty                                      -0.050     126.688                          

 Setup time                                             -0.497     126.191                          

 Data required time                                                126.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.191                          
 Data arrival time                                                 -80.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMA_102_85/Q1                    tco                   0.215     129.498 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.272     129.770         u_CORES/id_o [1] 
 CLMS_98_81/M1                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.770         Logic Levels: 0  
                                                                                   Logic: 0.215ns(44.148%), Route: 0.272ns(55.852%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.007     127.007         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.007                          
 clock uncertainty                                       0.050     127.057                          

 Hold time                                              -0.014     127.043                          

 Data required time                                                127.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.043                          
 Data arrival time                                                -129.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_102_85/Q2                    tco                   0.213     129.496 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.285     129.781         u_CORES/id_o [2] 
 CLMS_98_81/M2                                                             r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.781         Logic Levels: 0  
                                                                                   Logic: 0.213ns(42.771%), Route: 0.285ns(57.229%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.007     127.007         u_CORES/capt_o   
 CLMS_98_81/CLK                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.007                          
 clock uncertainty                                       0.050     127.057                          

 Hold time                                              -0.014     127.043                          

 Data required time                                                127.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.043                          
 Data arrival time                                                -129.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.949
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293     129.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_98_77/Q0                     tco                   0.190     129.461 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.342     129.803         u_CORES/id_o [0] 
 CLMA_102_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.803         Logic Levels: 0  
                                                                                   Logic: 0.190ns(35.714%), Route: 0.342ns(64.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.949     126.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.949                          
 clock uncertainty                                       0.050     126.999                          

 Hold time                                               0.042     127.041                          

 Data required time                                                127.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.041                          
 Data arrival time                                                -129.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.024       5.407         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.406%), Route: 1.024ns(81.594%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.069                          
 clock uncertainty                                      -0.050      29.019                          

 Setup time                                             -0.623      28.396                          

 Data required time                                                 28.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.396                          
 Data arrival time                                                  -5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.024       5.407         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_98_77/RS                                                             f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.406%), Route: 1.024ns(81.594%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293      29.271         ntclkbufg_0      
 CLMS_98_77/CLK                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.069                          
 clock uncertainty                                      -0.050      29.019                          

 Setup time                                             -0.623      28.396                          

 Data required time                                                 28.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.396                          
 Data arrival time                                                  -5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.283
  Launch Clock Delay      :  4.152
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.420       4.152         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.231       4.383 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.014       5.397         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_102_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.397         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.554%), Route: 1.014ns(81.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305      29.283         ntclkbufg_0      
 CLMA_102_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  3.793
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.329       3.793         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.190       3.983 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.061         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [56]
 CLMS_110_101/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.061         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.426       4.158         ntclkbufg_0      
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.821                          
 clock uncertainty                                       0.000       3.821                          

 Hold time                                              -0.036       3.785                          

 Data required time                                                  3.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.785                          
 Data arrival time                                                  -4.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.309       3.773         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_93/Q0                     tco                   0.190       3.963 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.078       4.041         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMS_98_93/B4                                                             f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.041         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406       4.138         ntclkbufg_0      
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.786                          
 clock uncertainty                                       0.000       3.786                          

 Hold time                                              -0.036       3.750                          

 Data required time                                                  3.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.750                          
 Data arrival time                                                  -4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.315       3.779         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_89/Q0                    tco                   0.190       3.969 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.047         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [33]
 CLMS_110_89/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.047         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.412       4.144         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.792                          
 clock uncertainty                                       0.000       3.792                          

 Hold time                                              -0.036       3.756                          

 Data required time                                                  3.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.756                          
 Data arrival time                                                  -4.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.382      29.259         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.232      29.491 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.386      29.877         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_116/Y1                   td                    0.170      30.047 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.719      30.766         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_102_108/Y2                   td                    0.170      30.936 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.264      31.200         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_102_101/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.200         Logic Levels: 6  
                                                                                   Logic: 1.364ns(32.087%), Route: 2.887ns(67.913%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.171      53.565                          

 Data required time                                                 53.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.565                          
 Data arrival time                                                 -31.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.365      29.242         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_113/Y0                    td                    0.157      29.399 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.708      30.107         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_109/Y2                   td                    0.238      30.345 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.087      30.432         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_102_108/Y1                   td                    0.244      30.676 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.266      30.942         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_102_101/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.942         Logic Levels: 6  
                                                                                   Logic: 1.431ns(35.838%), Route: 2.562ns(64.162%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.096      53.640                          

 Data required time                                                 53.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.640                          
 Data arrival time                                                 -30.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.837  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.786
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.949      26.949         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_102_84/Q3                    tco                   0.229      27.178 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.471      27.649         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_102_96/Y2                    td                    0.170      27.819 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.271      28.090         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_102_104/Y0                   td                    0.157      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.394      28.641         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_120/Y0                    td                    0.236      28.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.382      29.259         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_98_109/Y1                    td                    0.234      29.493 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.349      29.842         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_117/Y1                   td                    0.170      30.012 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.206      30.218         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_113/Y0                   td                    0.236      30.454 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.382      30.836         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_102_101/B0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.836         Logic Levels: 6  
                                                                                   Logic: 1.432ns(36.841%), Route: 2.455ns(63.159%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.322      53.786         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.786                          
 clock uncertainty                                      -0.050      53.736                          

 Setup time                                             -0.156      53.580                          

 Data required time                                                 53.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.580                          
 Data arrival time                                                 -30.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  1.524
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.524      26.524         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_110_80/Q2                    tco                   0.195      26.719 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.408      27.127         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_102_81/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.127         Logic Levels: 0  
                                                                                   Logic: 0.195ns(32.338%), Route: 0.408ns(67.662%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.396       4.128         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       4.128                          
 clock uncertainty                                       0.050       4.178                          

 Hold time                                              -0.014       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                 -27.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  1.524
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.524      26.524         u_CORES/capt_o   
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_110_80/Q1                    tco                   0.196      26.720 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.305      27.025         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_102_81/A1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.025         Logic Levels: 0  
                                                                                   Logic: 0.196ns(39.122%), Route: 0.305ns(60.878%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.396       4.128         ntclkbufg_0      
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.128                          
 clock uncertainty                                       0.050       4.178                          

 Hold time                                              -0.118       4.060                          

 Data required time                                                  4.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.060                          
 Data arrival time                                                 -27.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.151
  Launch Clock Delay      :  1.738
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.738      26.738         u_CORES/capt_o   
 CLMA_102_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_84/Q1                    tco                   0.196      26.934 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.287      27.221         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_101/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.221         Logic Levels: 0  
                                                                                   Logic: 0.196ns(40.580%), Route: 0.287ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.419       4.151         ntclkbufg_0      
 CLMA_102_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.151                          
 clock uncertainty                                       0.050       4.201                          

 Hold time                                               0.035       4.236                          

 Data required time                                                  4.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.236                          
 Data arrival time                                                 -27.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.826       4.575         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_80/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.575         Logic Levels: 1  
                                                                                   Logic: 0.472ns(33.451%), Route: 0.939ns(66.549%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.302       5.889         mdo/n1           
 CLMA_130_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[24].match_single[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.182                          
 clock uncertainty                                      -0.050       6.132                          

 Recovery time                                          -0.497       5.635                          

 Data required time                                                  5.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.635                          
 Data arrival time                                                  -4.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.731       4.480         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.480         Logic Levels: 1  
                                                                                   Logic: 0.472ns(35.866%), Route: 0.844ns(64.134%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.312       5.899         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.192                          
 clock uncertainty                                      -0.050       6.142                          

 Recovery time                                          -0.497       5.645                          

 Data required time                                                  5.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.645                          
 Data arrival time                                                  -4.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.164
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.423       3.164         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.234       3.398 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.113       3.511         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_104/Y2                   td                    0.238       3.749 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.731       4.480         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_130_88/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.480         Logic Levels: 1  
                                                                                   Logic: 0.472ns(35.866%), Route: 0.844ns(64.134%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.139       3.139 r                        
                                   net (fanout=1)        0.000       3.139         clk              
 IOBD_112_252/DIN                  td                    0.781       3.920 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.920         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.961 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.587         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.587 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.312       5.899         mdo/n1           
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[21].match_single[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293       6.192                          
 clock uncertainty                                      -0.050       6.142                          

 Recovery time                                          -0.497       5.645                          

 Data required time                                                  5.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.645                          
 Data arrival time                                                  -4.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.327       2.775         mdo/n1           
 CLMA_102_104/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_104/Q1                   tco                   0.196       2.971 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=226)      0.320       3.291         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_104/RSCO                 td                    0.098       3.389 f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.389         n9               
 CLMA_118_108/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/RS

 Data arrival time                                                   3.389         Logic Levels: 1  
                                                                                   Logic: 0.294ns(47.883%), Route: 0.320ns(52.117%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Removal time                                            0.000       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                  -3.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.450       3.191         mdo/n1           
 CLMA_130_125/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_130_125/Q0                   tco                   0.231       3.422 f       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.626       4.048         data_i_a2_1/n1   
 CLMS_126_105/Y3                   td                    0.374       4.422 f       data_i_a2_1/gateop_perm/Z
                                   net (fanout=1)        0.217       4.639         N_266_i/n3       
 CLMS_126_109/Y1                   td                    0.376       5.015 f       N_266_i/gateop_perm/Z
                                   net (fanout=1)        2.003       7.018         N_266_i_0        
 IOL_7_178/DO                      td                    0.111       7.129 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.129         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.990 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.990         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.990         Logic Levels: 4  
                                                                                   Logic: 3.953ns(58.141%), Route: 2.846ns(41.859%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.419       3.160         mdo/n1           
 CLMS_134_101/CLK                                                          r       Current_State[1]/opit_0/CLK

 CLMS_134_101/Q3                   tco                   0.229       3.389 f       Current_State[1]/opit_0/Q
                                   net (fanout=13)       0.482       3.871         g2/n0            
 CLMA_146_108/Y0                   td                    0.395       4.266 f       g2/gateop_perm/Z 
                                   net (fanout=1)        0.196       4.462         g2/n3            
 CLMA_146_108/Y1                   td                    0.255       4.717 f       g0_1/gateop_perm/Z
                                   net (fanout=1)        1.650       6.367         g0_1/n5          
 IOL_199_6/TO                      td                    0.111       6.478 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.478         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.339 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.339         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.339         Logic Levels: 4  
                                                                                   Logic: 3.851ns(62.324%), Route: 2.328ns(37.676%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.893       3.099         mdio_io_in       
 CLMA_102_96/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   3.099         Logic Levels: 2  
                                                                                   Logic: 1.206ns(38.916%), Route: 1.893ns(61.084%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.049       1.901         mdio_io_in       
 CLMA_130_100/M0                                                           r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   1.901         Logic Levels: 2  
                                                                                   Logic: 0.852ns(44.819%), Route: 1.049ns(55.181%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.149       2.001         mdio_io_in       
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.001         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.579%), Route: 1.149ns(57.421%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[9]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.149       2.001         mdio_io_in       
 CLMA_126_104/M0                                                           r       data_fr_phy[9]/opit_0/D

 Data arrival time                                                   2.001         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.579%), Route: 1.149ns(57.421%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.781 sec
Current time: Tue Dec 15 08:07:27 2020
Action report_timing: Peak memory pool usage is 278,843,392 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:07:28 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.546875 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 7.125000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 12.000 sec
Action gen_bit_stream: CPU time elapsed is 10.422 sec
Current time: Tue Dec 15 08:07:39 2020
Action gen_bit_stream: Peak memory pool usage is 347,357,184 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Tue Dec 15 08:18:56 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 5 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 3.18ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 17.000 sec
Action synthesize: CPU time elapsed is 3.000 sec
Current time: Tue Dec 15 08:19:12 2020
Action synthesize: Peak memory pool usage is 127,406,080 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:19:12 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 70)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:81)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk]
Executing : create_clock -period 3.182 -waveform {0.000 1.591} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.296875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 731      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 24.000 sec
Action dev_map: CPU time elapsed is 4.313 sec
Current time: Tue Dec 15 08:19:35 2020
Action dev_map: Peak memory pool usage is 187,269,120 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:19:36 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.52 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.23 sec.
Wirelength after global placement is 3782.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 4371.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack -5697.
	1 iterations finished.
	Final slack -5697.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3612.
Post global placement takes 1.20 sec.
Wirelength after legalization is 4589.
Legalization takes 0.14 sec.
Worst slack before Replication Place is -1221.
Wirelength after replication placement is 4589.
Legalized cost -1221.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 4726.
Timing-driven detailed placement takes 1.28 sec.
Placement done.
Total placement takes 7.67 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is -494.
Processing design graph takes 0.20 sec.
Total memory for routing:
	63.873990 M.
Total nets for routing : 1220.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 takes 0.08 sec.
Unrouted nets 231 at the end of iteration 0.
Unrouted nets 158 at the end of iteration 1.
Unrouted nets 99 at the end of iteration 2.
Unrouted nets 82 at the end of iteration 3.
Unrouted nets 59 at the end of iteration 4.
Unrouted nets 50 at the end of iteration 5.
Unrouted nets 32 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 30 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 21 at the end of iteration 10.
Unrouted nets 23 at the end of iteration 11.
Unrouted nets 25 at the end of iteration 12.
Unrouted nets 23 at the end of iteration 13.
Unrouted nets 18 at the end of iteration 14.
Unrouted nets 19 at the end of iteration 15.
Unrouted nets 16 at the end of iteration 16.
Unrouted nets 18 at the end of iteration 17.
Unrouted nets 14 at the end of iteration 18.
Unrouted nets 14 at the end of iteration 19.
Unrouted nets 15 at the end of iteration 20.
Unrouted nets 12 at the end of iteration 21.
Unrouted nets 17 at the end of iteration 22.
Unrouted nets 12 at the end of iteration 23.
Unrouted nets 11 at the end of iteration 24.
Unrouted nets 15 at the end of iteration 25.
Unrouted nets 13 at the end of iteration 26.
Unrouted nets 10 at the end of iteration 27.
Unrouted nets 9 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 7 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 5 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 6 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 5 at the end of iteration 49.
Unrouted nets 4 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 8 at the end of iteration 52.
Unrouted nets 7 at the end of iteration 53.
Unrouted nets 6 at the end of iteration 54.
Unrouted nets 6 at the end of iteration 55.
Unrouted nets 6 at the end of iteration 56.
Unrouted nets 3 at the end of iteration 57.
Unrouted nets 3 at the end of iteration 58.
Unrouted nets 3 at the end of iteration 59.
Unrouted nets 5 at the end of iteration 60.
Unrouted nets 2 at the end of iteration 61.
Unrouted nets 3 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 3 at the end of iteration 64.
Unrouted nets 3 at the end of iteration 65.
Unrouted nets 3 at the end of iteration 66.
Unrouted nets 4 at the end of iteration 67.
Unrouted nets 3 at the end of iteration 68.
Unrouted nets 4 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 3 at the end of iteration 71.
Unrouted nets 4 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 3 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 2 at the end of iteration 92.
Unrouted nets 2 at the end of iteration 93.
Unrouted nets 6 at the end of iteration 94.
Unrouted nets 3 at the end of iteration 95.
Unrouted nets 5 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 3 at the end of iteration 98.
Unrouted nets 4 at the end of iteration 99.
Unrouted nets 1 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 2 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 4 at the end of iteration 113.
Unrouted nets 3 at the end of iteration 114.
Unrouted nets 4 at the end of iteration 115.
Unrouted nets 3 at the end of iteration 116.
Unrouted nets 3 at the end of iteration 117.
Unrouted nets 3 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 2 at the end of iteration 129.
Unrouted nets 3 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 2 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 2 at the end of iteration 134.
Unrouted nets 4 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 2 at the end of iteration 146.
Unrouted nets 3 at the end of iteration 147.
Unrouted nets 3 at the end of iteration 148.
Unrouted nets 3 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 4 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 2 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 1 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 4 at the end of iteration 176.
Unrouted nets 3 at the end of iteration 177.
Unrouted nets 3 at the end of iteration 178.
Unrouted nets 3 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 3 at the end of iteration 189.
Unrouted nets 1 at the end of iteration 190.
Unrouted nets 1 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 2 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 2 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 2 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 1 at the end of iteration 239.
Unrouted nets 1 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 1 at the end of iteration 242.
Unrouted nets 1 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 2 at the end of iteration 261.
Unrouted nets 2 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 3 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 2 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 2 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 2 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 2 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 5 at the end of iteration 320.
Unrouted nets 7 at the end of iteration 321.
Unrouted nets 7 at the end of iteration 322.
Unrouted nets 6 at the end of iteration 323.
Unrouted nets 6 at the end of iteration 324.
Unrouted nets 6 at the end of iteration 325.
Unrouted nets 4 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 2 at the end of iteration 345.
Unrouted nets 0 at the end of iteration 346.
Global Routing step 2 takes 14.28 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.05 sec.
Global routing takes 14.42 sec.
Total 1243 subnets.
    forward max bucket size 45095 , backward 156.
        Unrouted nets 519 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.531250 sec.
    forward max bucket size 44721 , backward 118.
        Unrouted nets 346 at the end of iteration 1.
    route iteration 1, CPU time elapsed 15.562500 sec.
    forward max bucket size 48 , backward 117.
        Unrouted nets 300 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 63.
        Unrouted nets 256 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 63.
        Unrouted nets 174 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 62.
        Unrouted nets 123 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 87.
        Unrouted nets 87 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 81.
        Unrouted nets 54 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 92.
        Unrouted nets 33 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 62.
        Unrouted nets 21 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 62.
        Unrouted nets 19 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 16 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 17 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 11 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 8 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 7 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 62.
        Unrouted nets 5 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 62.
        Unrouted nets 5 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 62.
        Unrouted nets 5 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 5 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 62.
        Unrouted nets 5 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 62.
        Unrouted nets 5 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    Unrouted nets 8 at the end of fading iteration 11.
    Unrouted nets 8 at the end of fading iteration 10.
    Unrouted nets 8 at the end of fading iteration 9.
    Unrouted nets 7 at the end of fading iteration 8.
    Unrouted nets 4 at the end of fading iteration 7.
    Unrouted nets 2 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 0 at the end of fading iteration 4.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 31.64 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in RCKB_243_66.
    Annotate routing result again.
Finish routing takes 0.45 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 48.63 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 185      | 3748          | 5                   
|   FF                     | 506      | 22488         | 2                   
|   LUT                    | 492      | 14992         | 3                   
|   LUT-FF pairs           | 269      | 14992         | 2                   
| Use of CLMS              | 80       | 1892          | 4                   
|   FF                     | 236      | 11352         | 2                   
|   LUT                    | 241      | 7568          | 3                   
|   LUT-FF pairs           | 165      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 44       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 1        | 16            | 6                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:56s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 62.000 sec
Action pnr: CPU time elapsed is 60.219 sec
Current time: Tue Dec 15 08:20:37 2020
Action pnr: Peak memory pool usage is 492,404,736 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:56s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:20:38 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:20:43 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      3.182                {0 1.591}           Declared                 543
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   314.268 MHz     210.881 MHz          3.182          4.742         -1.560
 DebugCore_JCLK              20.000 MHz     168.719 MHz         50.000          5.927         44.073
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.560    -20.654   18                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     44.256    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.860    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.527    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.244     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.957     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.326     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.384    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.188    -2.162    27                 398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.661     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.373     0.000     0                  543             
 DebugCore_CAPTURE                           49.369    0.000     0                  11              
 DebugCore_JCLK                              23.567    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.453    -3.539    16                 888             
 DebugCore_JCLK        DebugCore_CAPTURE     45.656    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        23.313    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.994    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.212     0.000     0                  888             
 DebugCore_JCLK        DebugCore_CAPTURE     3.160     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.278     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.580    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.497     0.000     0                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.572     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.672     0.000     0                  543             
 DebugCore_CAPTURE                           49.427    0.000     0                  11              
 DebugCore_JCLK                              23.655    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[9]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.118
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.700       8.070         data_fr_phyce[9]/n0
 CLMA_118_100/Y2                   td                    0.206       8.276 f       data_fr_phyce[9]/gateop_perm/Z
                                   net (fanout=1)        0.415       8.691         data_fr_phyce[9] 
 CLMA_118_108/CE                                                           f       data_fr_phy[9]/opit_0/CE

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.547ns(39.026%), Route: 2.417ns(60.974%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.078       7.300         mdo/n1           
 CLMA_118_108/CLK                                                          r       data_fr_phy[9]/opit_0/CLK
 clock pessimism                                         0.531       7.831                          
 clock uncertainty                                      -0.050       7.781                          

 Setup time                                             -0.650       7.131                          

 Data required time                                                  7.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.131                          
 Data arrival time                                                  -8.691                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.778       8.148         data_fr_phyce[9]/n0
 CLMA_114_116/Y2                   td                    0.206       8.354 f       data_fr_phyce[15]/gateop/Z
                                   net (fanout=1)        0.260       8.614         data_fr_phyce[15]
 CLMA_118_116/CE                                                           f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   8.614         Logic Levels: 4  
                                                                                   Logic: 1.547ns(39.799%), Route: 2.340ns(60.201%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       7.312         mdo/n1           
 CLMA_118_116/CLK                                                          r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.531       7.843                          
 clock uncertainty                                      -0.050       7.793                          

 Setup time                                             -0.650       7.143                          

 Data required time                                                  7.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.143                          
 Data arrival time                                                  -8.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.471                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[4]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  4.727
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.240       4.727         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.304       5.031 r       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.588       5.619         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.513       6.132 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.127       6.259         N_188            
 CLMA_118_104/Y3                   td                    0.302       6.561 r       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.587       7.148         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.222       7.370 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.764       8.134         data_fr_phyce[9]/n0
 CLMA_114_96/Y3                    td                    0.207       8.341 f       data_fr_phyce[4]/gateop_perm/Z
                                   net (fanout=1)        0.261       8.602         data_fr_phyce[4] 
 CLMS_114_101/CE                                                           f       data_fr_phy[4]/opit_0/CE

 Data arrival time                                                   8.602         Logic Levels: 4  
                                                                                   Logic: 1.548ns(39.948%), Route: 2.327ns(60.052%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.062       7.284         mdo/n1           
 CLMS_114_101/CLK                                                          r       data_fr_phy[4]/opit_0/CLK
 clock pessimism                                         0.561       7.845                          
 clock uncertainty                                      -0.050       7.795                          

 Setup time                                             -0.650       7.145                          

 Data required time                                                  7.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.145                          
 Data arrival time                                                  -8.602                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.064       4.104         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_122_96/Q3                    tco                   0.237       4.341 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.090       4.431         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.229       4.716         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.585       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Hold time                                               0.056       4.187                          

 Data required time                                                  4.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.187                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  4.092
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.052       4.092         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK

 CLMA_134_100/Q3                   tco                   0.237       4.329 f       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/Q
                                   net (fanout=1)        0.090       4.419         u_CORES/u_debug_core_0/trig0_d1 [13]
 CLMA_134_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.217       4.704         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK
 clock pessimism                                        -0.585       4.119                          
 clock uncertainty                                       0.000       4.119                          

 Hold time                                               0.056       4.175                          

 Data required time                                                  4.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.175                          
 Data arrival time                                                  -4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.711
  Launch Clock Delay      :  4.099
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.059       4.099         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK

 CLMA_110_100/Q3                   tco                   0.237       4.336 f       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/Q
                                   net (fanout=1)        0.090       4.426         u_CORES/u_debug_core_0/trig0_d1 [23]
 CLMA_110_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D

 Data arrival time                                                   4.426         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.224       4.711         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK
 clock pessimism                                        -0.585       4.126                          
 clock uncertainty                                       0.000       4.126                          

 Hold time                                               0.056       4.182                          

 Data required time                                                  4.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.182                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203      81.313         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.302      81.615 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.262      81.877         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.877         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.546%), Route: 0.262ns(46.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.052     126.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781     126.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.833                          
 clock uncertainty                                      -0.050     126.783                          

 Setup time                                             -0.650     126.133                          

 Data required time                                                126.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.133                          
 Data arrival time                                                 -81.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.594  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034     130.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_162_101/Q2                   tco                   0.240     130.944 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.229     131.173         u_CORES/id_o [4] 
 CLMA_158_100/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 131.173         Logic Levels: 0  
                                                                                   Logic: 0.240ns(51.173%), Route: 0.229ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                               0.056     127.216                          

 Data required time                                                127.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.216                          
 Data arrival time                                                -131.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.591  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.031     130.701         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.238     130.939 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.243     131.182         u_CORES/id_o [0] 
 CLMA_158_100/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.182         Logic Levels: 0  
                                                                                   Logic: 0.238ns(49.480%), Route: 0.243ns(50.520%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                              -0.033     127.127                          

 Data required time                                                127.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.127                          
 Data arrival time                                                -131.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.591  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.110
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.031     130.701         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.238     130.939 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.243     131.182         u_CORES/id_o [0] 
 CLMA_158_101/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 131.182         Logic Levels: 0  
                                                                                   Logic: 0.238ns(49.480%), Route: 0.243ns(50.520%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        1.257     126.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     126.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853     127.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.110                          
 clock uncertainty                                       0.050     127.160                          

 Hold time                                              -0.033     127.127                          

 Data required time                                                127.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.127                          
 Data arrival time                                                -131.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.704
  Launch Clock Delay      :  5.974
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.145       5.974         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.304       6.278 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.987       7.265         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   7.265         Logic Levels: 0  
                                                                                   Logic: 0.304ns(23.548%), Route: 0.987ns(76.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.034      30.704         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.939                          
 clock uncertainty                                      -0.050      30.889                          

 Setup time                                             -0.764      30.125                          

 Data required time                                                 30.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.125                          
 Data arrival time                                                  -7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.097
  Launch Clock Delay      :  5.424
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.102       5.424         ntclkbufg_0      
 CLMA_118_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_125/Q2                   tco                   0.240       5.664 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.754         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [15]
 CLMA_118_124/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.268       6.097         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.476                          
 clock uncertainty                                       0.000       5.476                          

 Hold time                                              -0.048       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.088
  Launch Clock Delay      :  5.416
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.094       5.416         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.240       5.656 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.746         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [27]
 CLMS_122_117/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.746         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.259       6.088         ntclkbufg_0      
 CLMS_122_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.467                          
 clock uncertainty                                       0.000       5.467                          

 Hold time                                              -0.048       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                  -5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.056
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.061       5.383         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_105/Q0                   tco                   0.238       5.621 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.711         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [95]
 CLMA_130_105/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.227       6.056         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.411                          
 clock uncertainty                                       0.000       5.411                          

 Hold time                                              -0.048       5.363                          

 Data required time                                                  5.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.363                          
 Data arrival time                                                  -5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.427      30.197         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_154_93/Y1                    td                    0.223      30.420 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.717      31.137         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_146_100/Y3                   td                    0.302      31.439 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.421      31.860         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMS_150_101/Y1                   td                    0.303      32.163 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.414      32.577         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_150_100/A0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.577         Logic Levels: 6  
                                                                                   Logic: 2.127ns(38.906%), Route: 3.340ns(61.094%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.205      55.104                          

 Data required time                                                 55.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.104                          
 Data arrival time                                                 -32.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.288      30.058         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.222      30.280 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.445      30.725         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_146_97/Y0                    td                    0.300      31.025 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.265      31.290         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_146_97/Y2                    td                    0.222      31.512 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.421      31.933         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_150_100/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.933         Logic Levels: 6  
                                                                                   Logic: 2.043ns(42.360%), Route: 2.780ns(57.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.418      54.891                          

 Data required time                                                 54.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.891                          
 Data arrival time                                                 -31.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.359
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.257      26.257         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.257 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.853      27.110         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.394      27.504 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.431      27.935         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.301      28.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.412      28.648         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.303      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.518      29.469         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.301      29.770 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.288      30.058         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.222      30.280 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.442      30.722         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_150_96/Y0                    td                    0.300      31.022 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.284      31.306         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_150_93/Y0                    td                    0.300      31.606 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.492      32.098         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_150_100/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.098         Logic Levels: 6  
                                                                                   Logic: 2.121ns(42.522%), Route: 2.867ns(57.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.037      55.359         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.359                          
 clock uncertainty                                      -0.050      55.309                          

 Setup time                                             -0.128      55.181                          

 Data required time                                                 55.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.181                          
 Data arrival time                                                 -32.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_158_100/Q0                   tco                   0.242      27.075 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.385      27.460         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_154_112/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.460         Logic Levels: 0  
                                                                                   Logic: 0.242ns(38.596%), Route: 0.385ns(61.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                              -0.020       6.076                          

 Data required time                                                  6.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.076                          
 Data arrival time                                                 -27.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_100/Q2                   tco                   0.244      27.077 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.385      27.462         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_112/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.462         Logic Levels: 0  
                                                                                   Logic: 0.244ns(38.792%), Route: 0.385ns(61.208%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                              -0.020       6.076                          

 Data required time                                                  6.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.076                          
 Data arrival time                                                 -27.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.046
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        1.052      26.052         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      26.052 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.781      26.833         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_158_100/Q1                   tco                   0.240      27.073 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.510      27.583         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_154_112/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.583         Logic Levels: 0  
                                                                                   Logic: 0.240ns(32.000%), Route: 0.510ns(68.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.217       6.046         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.046                          
 clock uncertainty                                       0.050       6.096                          

 Hold time                                               0.056       6.152                          

 Data required time                                                  6.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.152                          
 Data arrival time                                                 -27.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.051
  Launch Clock Delay      :  4.743
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.256       4.743         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.302       5.045 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      2.123       7.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   7.168         Logic Levels: 0  
                                                                                   Logic: 0.302ns(12.454%), Route: 2.123ns(87.546%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.979       4.161 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.161         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       4.212 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       5.222         n0               
 USCM_56_112/CLK_USCM              td                    0.000       5.222 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.011       7.233         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.447       7.680                          
 clock uncertainty                                      -0.050       7.630                          

 Recovery time                                          -0.650       6.980                          

 Data required time                                                  6.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.980                          
 Data arrival time                                                  -7.168                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  4.130
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.090       4.130         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.238       4.368 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.371       4.739         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.112       4.851 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.851         n30              
 CLMA_118_117/RSCO                 td                    0.112       4.963 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.963         n29              
 CLMA_118_121/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/RS

 Data arrival time                                                   4.963         Logic Levels: 2  
                                                                                   Logic: 0.462ns(55.462%), Route: 0.371ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.262       4.749         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv/CLK
 clock pessimism                                        -0.447       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Removal time                                            0.000       4.302                          

 Data required time                                                  4.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.302                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[7]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.244       4.731         mdo/n1           
 CLMA_118_109/CLK                                                          r       data_fr_phy[7]/opit_0/CLK

 CLMA_118_109/Q0                   tco                   0.304       5.035 r       data_fr_phy[7]/opit_0/Q
                                   net (fanout=3)        0.879       5.914         data_i_a2_0/n4   
 CLMA_122_100/Y3                   td                    0.493       6.407 r       data_i_a2_0/gateop_perm/Z
                                   net (fanout=1)        0.128       6.535         N_265_i/n2       
 CLMS_122_101/Y3                   td                    0.489       7.024 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        2.192       9.216         N_265_i_0        
 IOL_7_178/DO                      td                    0.146       9.362 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.362         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.094 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.094         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.094         Logic Levels: 4  
                                                                                   Logic: 5.164ns(61.748%), Route: 3.199ns(38.252%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      2.228       4.715         mdo/n1           
 CLMA_114_100/CLK                                                          r       Current_State[0]/opit_0/CLK

 CLMA_114_100/Y2                   tco                   0.394       5.109 r       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.727       5.836         g2_3/n0          
 CLMS_110_101/Y2                   td                    0.339       6.175 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.266       6.441         g0_1             
 CLMA_110_100/Y3                   td                    0.332       6.773 f       g0/gateop_perm/Z 
                                   net (fanout=1)        2.144       8.917         g0/n5            
 IOL_199_6/TO                      td                    0.146       9.063 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       9.063         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.795 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.795         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.795         Logic Levels: 4  
                                                                                   Logic: 4.943ns(61.176%), Route: 3.137ns(38.824%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.310       3.884         mdio_io_in       
 CLMA_110_104/M0                                                           f       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   3.884         Logic Levels: 2  
                                                                                   Logic: 1.574ns(40.525%), Route: 2.310ns(59.475%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.653       2.720         mdio_io_in       
 CLMS_110_97/M0                                                            r       data_fr_phy[5]/opit_0/D

 Data arrival time                                                   2.720         Logic Levels: 2  
                                                                                   Logic: 1.067ns(39.228%), Route: 1.653ns(60.772%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[4]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.686       2.753         mdio_io_in       
 CLMS_114_101/M0                                                           r       data_fr_phy[4]/opit_0/D

 Data arrival time                                                   2.753         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.758%), Route: 1.686ns(61.242%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.706       2.773         mdio_io_in       
 CLMA_114_96/M0                                                            r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.773         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.478%), Route: 1.706ns(61.522%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[9]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.170       5.207 r       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.520       5.727         data_fr_phyce[9]/n0
 CLMA_118_100/Y2                   td                    0.157       5.884 f       data_fr_phyce[9]/gateop_perm/Z
                                   net (fanout=1)        0.340       6.224         data_fr_phyce[9] 
 CLMA_118_108/CE                                                           f       data_fr_phy[9]/opit_0/CE

 Data arrival time                                                   6.224         Logic Levels: 4  
                                                                                   Logic: 1.183ns(38.851%), Route: 1.862ns(61.149%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.345       5.975         mdo/n1           
 CLMA_118_108/CLK                                                          r       data_fr_phy[9]/opit_0/CLK
 clock pessimism                                         0.343       6.318                          
 clock uncertainty                                      -0.050       6.268                          

 Setup time                                             -0.497       5.771                          

 Data required time                                                  5.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.771                          
 Data arrival time                                                  -6.224                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.453                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[15]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.157       5.194 f       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.609       5.803         data_fr_phyce[9]/n0
 CLMA_114_116/Y2                   td                    0.157       5.960 f       data_fr_phyce[15]/gateop/Z
                                   net (fanout=1)        0.213       6.173         data_fr_phyce[15]
 CLMA_118_116/CE                                                           f       data_fr_phy[15]/opit_0/CE

 Data arrival time                                                   6.173         Logic Levels: 4  
                                                                                   Logic: 1.170ns(39.078%), Route: 1.824ns(60.922%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       5.984         mdo/n1           
 CLMA_118_116/CLK                                                          r       data_fr_phy[15]/opit_0/CLK
 clock pessimism                                         0.343       6.327                          
 clock uncertainty                                      -0.050       6.277                          

 Setup time                                             -0.497       5.780                          

 Data required time                                                  5.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.780                          
 Data arrival time                                                  -6.173                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.393                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_INVQ/CLK
Endpoint    : data_fr_phy[4]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.438       3.179         mdo/n1           
 CLMS_114_109/CLK                                                          r       bit_cnt[3]/opit_0_INVQ/CLK

 CLMS_114_109/Q0                   tco                   0.231       3.410 f       bit_cnt[3]/opit_0_INVQ/Q
                                   net (fanout=18)       0.454       3.864         bit_cnt[3]       
 CLMA_118_104/Y2                   td                    0.393       4.257 r       un1_mdo_en16_5_i_0_0_o2/gateop_perm/Z
                                   net (fanout=2)        0.093       4.350         N_188            
 CLMA_118_104/Y3                   td                    0.232       4.582 f       un1_mdo_en16_5_i_0_0_a2_0_2/gateop_perm/Z
                                   net (fanout=1)        0.455       5.037         un1_mdo_en16_5_i_0_0/n4
 CLMS_114_101/Y2                   td                    0.157       5.194 f       un1_mdo_en16_5_i_0_0/gateop/Z
                                   net (fanout=16)       0.584       5.778         data_fr_phyce[9]/n0
 CLMA_114_96/Y3                    td                    0.158       5.936 f       data_fr_phyce[4]/gateop_perm/Z
                                   net (fanout=1)        0.213       6.149         data_fr_phyce[4] 
 CLMS_114_101/CE                                                           f       data_fr_phy[4]/opit_0/CE

 Data arrival time                                                   6.149         Logic Levels: 4  
                                                                                   Logic: 1.171ns(39.428%), Route: 1.799ns(60.572%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.332       5.962         mdo/n1           
 CLMS_114_101/CLK                                                          r       data_fr_phy[4]/opit_0/CLK
 clock pessimism                                         0.362       6.324                          
 clock uncertainty                                      -0.050       6.274                          

 Setup time                                             -0.497       5.777                          

 Data required time                                                  5.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.777                          
 Data arrival time                                                  -6.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.322       2.770         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK

 CLMA_134_100/Q3                   tco                   0.189       2.959 f       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/Q
                                   net (fanout=1)        0.078       3.037         u_CORES/u_debug_core_0/trig0_d1 [13]
 CLMA_134_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/D

 Data arrival time                                                   3.037         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.419       3.160         mdo/n1           
 CLMA_134_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK
 clock pessimism                                        -0.377       2.783                          
 clock uncertainty                                       0.000       2.783                          

 Hold time                                               0.042       2.825                          

 Data required time                                                  2.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.825                          
 Data arrival time                                                  -3.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.777
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.329       2.777         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK

 CLMA_110_100/Q3                   tco                   0.189       2.966 f       u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/Q
                                   net (fanout=1)        0.078       3.044         u_CORES/u_debug_core_0/trig0_d1 [23]
 CLMA_110_100/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/D

 Data arrival time                                                   3.044         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.426       3.167         mdo/n1           
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK
 clock pessimism                                        -0.377       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                               0.042       2.832                          

 Data required time                                                  2.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.832                          
 Data arrival time                                                  -3.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.335       2.783         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_122_96/Q3                    tco                   0.189       2.972 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.078       3.050         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_122_96/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   3.050         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.431       3.172         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.377       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.042       2.837                          

 Data required time                                                  2.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.837                          
 Data arrival time                                                  -3.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.265
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.406      79.616         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.231      79.847 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.215      80.062         u_CORES/conf_sel [0]
 CLMA_158_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.062         Logic Levels: 0  
                                                                                   Logic: 0.231ns(51.794%), Route: 0.215ns(48.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.754     125.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511     126.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.265                          
 clock uncertainty                                      -0.050     126.215                          

 Setup time                                             -0.497     125.718                          

 Data required time                                                125.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.718                          
 Data arrival time                                                 -80.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307     129.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_162_101/Q2                   tco                   0.192     129.477 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.195     129.672         u_CORES/id_o [4] 
 CLMA_158_100/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.672         Logic Levels: 0  
                                                                                   Logic: 0.192ns(49.612%), Route: 0.195ns(50.388%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                               0.042     126.512                          

 Data required time                                                126.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.512                          
 Data arrival time                                                -129.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307     129.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_162_101/Q3                   tco                   0.215     129.500 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.182     129.682         u_CORES/id_o [1] 
 CLMA_158_101/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.682         Logic Levels: 0  
                                                                                   Logic: 0.215ns(54.156%), Route: 0.182ns(45.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                              -0.014     126.456                          

 Data required time                                                126.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.456                          
 Data arrival time                                                -129.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.305     129.283         ntclkbufg_0      
 CLMA_158_97/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_158_97/Q0                    tco                   0.213     129.496 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.190     129.686         u_CORES/id_o [0] 
 CLMA_158_100/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.686         Logic Levels: 0  
                                                                                   Logic: 0.213ns(52.854%), Route: 0.190ns(47.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=1)        0.867     125.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000     125.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553     126.420         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.420                          
 clock uncertainty                                       0.050     126.470                          

 Hold time                                              -0.014     126.456                          

 Data required time                                                126.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.456                          
 Data arrival time                                                -129.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.087
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.357       4.087         ntclkbufg_0      
 CLMA_174_77/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_77/Q0                    tco                   0.231       4.318 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.777       5.095         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_162_101/RS                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.917%), Route: 0.777ns(77.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.307      29.285         ntclkbufg_0      
 CLMS_162_101/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.204      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.190
  Launch Clock Delay      :  3.825
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.363       3.825         ntclkbufg_0      
 CLMA_118_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_125/Q2                   tco                   0.192       4.017 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.095         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [15]
 CLMA_118_124/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.460       4.190         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.853                          
 clock uncertainty                                       0.000       3.853                          

 Hold time                                              -0.036       3.817                          

 Data required time                                                  3.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.817                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.184
  Launch Clock Delay      :  3.820
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.358       3.820         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.192       4.012 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.090         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [27]
 CLMS_122_117/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.090         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.454       4.184         ntclkbufg_0      
 CLMS_122_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.847                          
 clock uncertainty                                       0.000       3.847                          

 Hold time                                              -0.036       3.811                          

 Data required time                                                  3.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.811                          
 Data arrival time                                                  -4.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.755
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.462       2.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.293       3.755         ntclkbufg_0      
 CLMA_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_85/Q0                    tco                   0.190       3.945 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.023         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n2
 CLMA_146_85/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.023         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.390       4.120         ntclkbufg_0      
 CLMA_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.768                          
 clock uncertainty                                       0.000       3.768                          

 Hold time                                              -0.036       3.732                          

 Data required time                                                  3.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.732                          
 Data arrival time                                                  -4.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.327      28.767         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMS_154_93/Y1                    td                    0.170      28.937 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.534      29.471         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_146_100/Y3                   td                    0.232      29.703 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.325      30.028         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMS_150_101/Y1                   td                    0.234      30.262 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.303      30.565         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_150_100/A0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.565         Logic Levels: 6  
                                                                                   Logic: 1.640ns(39.566%), Route: 2.505ns(60.434%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.161      53.559                          

 Data required time                                                 53.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.559                          
 Data arrival time                                                 -30.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.217      28.657         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.157      28.814 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.348      29.162         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_146_97/Y0                    td                    0.236      29.398 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.197      29.595         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_146_97/Y2                    td                    0.157      29.752 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.330      30.082         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_150_100/A3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.082         Logic Levels: 6  
                                                                                   Logic: 1.554ns(42.436%), Route: 2.108ns(57.564%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.322      53.398                          

 Data required time                                                 53.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.398                          
 Data arrival time                                                 -30.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.867      25.867         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.867 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.553      26.420         n140             
 CLMA_158_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_158_101/Y2                   tco                   0.296      26.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.327      27.043         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_158_104/Y2                   td                    0.238      27.281 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.303      27.584         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_158_104/Y1                   td                    0.232      27.816 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.386      28.202         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_158_93/Y2                    td                    0.238      28.440 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.217      28.657         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_154_92/Y0                    td                    0.157      28.814 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.343      29.157         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_150_96/Y0                    td                    0.236      29.393 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.217      29.610         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_150_93/Y0                    td                    0.229      29.839 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.364      30.203         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_150_100/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.203         Logic Levels: 6  
                                                                                   Logic: 1.626ns(42.982%), Route: 2.157ns(57.018%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.462      52.462         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.462 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.308      53.770         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.770                          
 clock uncertainty                                      -0.050      53.720                          

 Setup time                                             -0.097      53.623                          

 Data required time                                                 53.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.623                          
 Data arrival time                                                 -30.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_158_100/Q0                   tco                   0.194      26.459 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.302      26.761         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_154_112/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.761         Logic Levels: 0  
                                                                                   Logic: 0.194ns(39.113%), Route: 0.302ns(60.887%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.415       4.145         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.014       4.181                          

 Data required time                                                  4.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.181                          
 Data arrival time                                                 -26.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.880  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_158_100/Q2                   tco                   0.195      26.460 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.302      26.762         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_154_112/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.762         Logic Levels: 0  
                                                                                   Logic: 0.195ns(39.235%), Route: 0.302ns(60.765%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.415       4.145         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.014       4.181                          

 Data required time                                                  4.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.181                          
 Data arrival time                                                 -26.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.141
  Launch Clock Delay      :  1.265
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=1)        0.754      25.754         u_CORES/capt_o   
 RCKB_243_66/CLK_OUT               td                    0.000      25.754 r       BUFROUTE_59/CLKOUT
                                   net (fanout=11)       0.511      26.265         n140             
 CLMA_158_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_158_100/Y0                   tco                   0.251      26.516 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.284      26.800         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_154_109/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.800         Logic Levels: 0  
                                                                                   Logic: 0.251ns(46.916%), Route: 0.284ns(53.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.730       2.730         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.730 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.411       4.141         ntclkbufg_0      
 CLMS_154_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.141                          
 clock uncertainty                                       0.050       4.191                          

 Hold time                                              -0.014       4.177                          

 Data required time                                                  4.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.177                          
 Data arrival time                                                 -26.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.451       3.192         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.231       3.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      1.745       5.168         u_CORES/u_debug_core_0/resetn_Z
 CLMA_146_80/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/RS

 Data arrival time                                                   5.168         Logic Levels: 0  
                                                                                   Logic: 0.231ns(11.690%), Route: 1.745ns(88.310%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            3.182       3.182 r                        
                                   net (fanout=1)        0.000       3.182         clk              
 IOBD_112_252/DIN                  td                    0.781       3.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.963         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       4.004 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.630         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.630 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.289       5.919         mdo/n1           
 CLMA_146_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK
 clock pessimism                                         0.293       6.212                          
 clock uncertainty                                      -0.050       6.162                          

 Recovery time                                          -0.497       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.354       2.802         mdo/n1           
 CLMA_118_129/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_129/Q0                   tco                   0.194       2.996 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=211)      0.283       3.279         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_113/RSCO                 td                    0.098       3.377 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.377         n30              
 CLMA_118_117/RSCO                 td                    0.098       3.475 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.475         n29              
 CLMA_118_121/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RS

 Data arrival time                                                   3.475         Logic Levels: 2  
                                                                                   Logic: 0.390ns(57.949%), Route: 0.283ns(42.051%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.455       3.196         mdo/n1           
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.293       2.903                          
 clock uncertainty                                       0.000       2.903                          

 Removal time                                            0.000       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                  -3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[7]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.442       3.183         mdo/n1           
 CLMA_118_109/CLK                                                          r       data_fr_phy[7]/opit_0/CLK

 CLMA_118_109/Q0                   tco                   0.231       3.414 f       data_fr_phy[7]/opit_0/Q
                                   net (fanout=3)        0.661       4.075         data_i_a2_0/n4   
 CLMA_122_100/Y3                   td                    0.377       4.452 r       data_i_a2_0/gateop_perm/Z
                                   net (fanout=1)        0.095       4.547         N_265_i/n2       
 CLMS_122_101/Y3                   td                    0.374       4.921 f       N_265_i/gateop_perm/Z
                                   net (fanout=1)        1.850       6.771         N_265_i_0        
 IOL_7_178/DO                      td                    0.111       6.882 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.882         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.743 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.743         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.743         Logic Levels: 4  
                                                                                   Logic: 3.954ns(60.274%), Route: 2.606ns(39.726%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=543)      1.429       3.170         mdo/n1           
 CLMA_114_100/CLK                                                          r       Current_State[0]/opit_0/CLK

 CLMA_114_100/Y2                   tco                   0.302       3.472 r       Current_State[0]/opit_0/Q
                                   net (fanout=13)       0.543       4.015         g2_3/n0          
 CLMS_110_101/Y2                   td                    0.276       4.291 f       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.197       4.488         g0_1             
 CLMA_110_100/Y3                   td                    0.254       4.742 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.779       6.521         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.632 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.632         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.493 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.493         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.493         Logic Levels: 4  
                                                                                   Logic: 3.804ns(60.161%), Route: 2.519ns(39.839%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.891       3.097         mdio_io_in       
 CLMA_110_104/M0                                                           f       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   3.097         Logic Levels: 2  
                                                                                   Logic: 1.206ns(38.941%), Route: 1.891ns(61.059%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.291       2.143         mdio_io_in       
 CLMS_110_97/M0                                                            r       data_fr_phy[5]/opit_0/D

 Data arrival time                                                   2.143         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.757%), Route: 1.291ns(60.243%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[4]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.314       2.166         mdio_io_in       
 CLMS_114_101/M0                                                           r       data_fr_phy[4]/opit_0/D

 Data arrival time                                                   2.166         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.335%), Route: 1.314ns(60.665%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.319       2.171         mdio_io_in       
 CLMA_114_96/M0                                                            r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.171         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.245%), Route: 1.319ns(60.755%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.719 sec
Current time: Tue Dec 15 08:20:43 2020
Action report_timing: Peak memory pool usage is 278,712,320 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:20:44 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.500000 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 10.109 sec
Current time: Tue Dec 15 08:20:55 2020
Action gen_bit_stream: Peak memory pool usage is 347,471,872 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Tue Dec 15 08:32:47 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 6 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL265 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Removing unused bit 16 of data_fr_phy_22[16:0]. Either assign all bits or reduce the width of the signal.
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 2.73ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 18.000 sec
Action synthesize: CPU time elapsed is 2.969 sec
Current time: Tue Dec 15 08:33:04 2020
Action synthesize: Peak memory pool usage is 127,590,400 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:33:05 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 20)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer-4007: Port CIN have no connected net.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:31)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  724          33840
        LUT                 724          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_874(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_875(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.312500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 742      | 33840         | 3                   
| LUT                   | 728      | 22560         | 4                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 26.000 sec
Action dev_map: CPU time elapsed is 4.188 sec
Current time: Tue Dec 15 08:33:30 2020
Action dev_map: Peak memory pool usage is 189,403,136 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:33:31 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_875/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_874/gopclkbufg to USCM_56_158.
Pre global placement takes 3.44 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 4%.
Global placement takes 1.17 sec.
Wirelength after global placement is 3751.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_874/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_875/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 3906.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 3500.
Post global placement takes 1.27 sec.
Wirelength after legalization is 4676.
Legalization takes 0.13 sec.
Worst slack before Replication Place is -1419.
Wirelength after replication placement is 4676.
Legalized cost -1419.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 5227.
Timing-driven detailed placement takes 1.31 sec.
Placement done.
Total placement takes 7.61 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.39 sec.
Worst slack is -357.
Processing design graph takes 0.22 sec.
Total memory for routing:
	63.870595 M.
Total nets for routing : 1230.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.00 sec.
Unrouted nets 204 at the end of iteration 0.
Unrouted nets 130 at the end of iteration 1.
Unrouted nets 85 at the end of iteration 2.
Unrouted nets 77 at the end of iteration 3.
Unrouted nets 53 at the end of iteration 4.
Unrouted nets 38 at the end of iteration 5.
Unrouted nets 30 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 19 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 16 at the end of iteration 11.
Unrouted nets 10 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 13 at the end of iteration 14.
Unrouted nets 12 at the end of iteration 15.
Unrouted nets 13 at the end of iteration 16.
Unrouted nets 16 at the end of iteration 17.
Unrouted nets 14 at the end of iteration 18.
Unrouted nets 12 at the end of iteration 19.
Unrouted nets 12 at the end of iteration 20.
Unrouted nets 8 at the end of iteration 21.
Unrouted nets 8 at the end of iteration 22.
Unrouted nets 10 at the end of iteration 23.
Unrouted nets 14 at the end of iteration 24.
Unrouted nets 14 at the end of iteration 25.
Unrouted nets 6 at the end of iteration 26.
Unrouted nets 8 at the end of iteration 27.
Unrouted nets 10 at the end of iteration 28.
Unrouted nets 6 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 5 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 5 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 7 at the end of iteration 50.
Unrouted nets 5 at the end of iteration 51.
Unrouted nets 3 at the end of iteration 52.
Unrouted nets 4 at the end of iteration 53.
Unrouted nets 4 at the end of iteration 54.
Unrouted nets 3 at the end of iteration 55.
Unrouted nets 3 at the end of iteration 56.
Unrouted nets 6 at the end of iteration 57.
Unrouted nets 4 at the end of iteration 58.
Unrouted nets 4 at the end of iteration 59.
Unrouted nets 4 at the end of iteration 60.
Unrouted nets 3 at the end of iteration 61.
Unrouted nets 3 at the end of iteration 62.
Unrouted nets 3 at the end of iteration 63.
Unrouted nets 3 at the end of iteration 64.
Unrouted nets 6 at the end of iteration 65.
Unrouted nets 7 at the end of iteration 66.
Unrouted nets 5 at the end of iteration 67.
Unrouted nets 6 at the end of iteration 68.
Unrouted nets 7 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 2 at the end of iteration 71.
Unrouted nets 2 at the end of iteration 72.
Unrouted nets 3 at the end of iteration 73.
Unrouted nets 3 at the end of iteration 74.
Unrouted nets 3 at the end of iteration 75.
Unrouted nets 4 at the end of iteration 76.
Unrouted nets 2 at the end of iteration 77.
Unrouted nets 4 at the end of iteration 78.
Unrouted nets 5 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 2 at the end of iteration 81.
Unrouted nets 2 at the end of iteration 82.
Unrouted nets 2 at the end of iteration 83.
Unrouted nets 2 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 2 at the end of iteration 87.
Unrouted nets 2 at the end of iteration 88.
Unrouted nets 3 at the end of iteration 89.
Unrouted nets 3 at the end of iteration 90.
Unrouted nets 2 at the end of iteration 91.
Unrouted nets 3 at the end of iteration 92.
Unrouted nets 2 at the end of iteration 93.
Unrouted nets 2 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 2 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 2 at the end of iteration 98.
Unrouted nets 2 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 2 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 2 at the end of iteration 106.
Unrouted nets 4 at the end of iteration 107.
Unrouted nets 2 at the end of iteration 108.
Unrouted nets 4 at the end of iteration 109.
Unrouted nets 2 at the end of iteration 110.
Unrouted nets 2 at the end of iteration 111.
Unrouted nets 3 at the end of iteration 112.
Unrouted nets 2 at the end of iteration 113.
Unrouted nets 1 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 2 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 2 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 0 at the end of iteration 129.
Global Routing step 2 takes 5.81 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.05 sec.
Global routing takes 5.88 sec.
Total 1270 subnets.
    forward max bucket size 44740 , backward 95.
        Unrouted nets 539 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.328125 sec.
    forward max bucket size 41686 , backward 79.
        Unrouted nets 397 at the end of iteration 1.
    route iteration 1, CPU time elapsed 15.187500 sec.
    forward max bucket size 899 , backward 23.
        Unrouted nets 287 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 38 , backward 23.
        Unrouted nets 210 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 51 , backward 44.
        Unrouted nets 146 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 48 , backward 59.
        Unrouted nets 121 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 50 , backward 77.
        Unrouted nets 91 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 50 , backward 36.
        Unrouted nets 71 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 50 , backward 63.
        Unrouted nets 60 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 50 , backward 84.
        Unrouted nets 34 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 15 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 14 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 17 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 8 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 6 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 6 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 6 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 11.
        Unrouted nets 4 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 4 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 4 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    Unrouted nets 4 at the end of fading iteration 11.
    Unrouted nets 0 at the end of fading iteration 10.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 31.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in RCKB_7_67.
    Annotate routing result again.
Finish routing takes 0.45 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 39.34 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 181      | 3748          | 5                   
|   FF                     | 482      | 22488         | 2                   
|   LUT                    | 509      | 14992         | 3                   
|   LUT-FF pairs           | 289      | 14992         | 2                   
| Use of CLMS              | 86       | 1892          | 5                   
|   FF                     | 260      | 11352         | 2                   
|   LUT                    | 223      | 7568          | 3                   
|   LUT-FF pairs           | 143      | 7568          | 2                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 51       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 1        | 16            | 6                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:47s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 52.000 sec
Action pnr: CPU time elapsed is 50.844 sec
Current time: Tue Dec 15 08:34:22 2020
Action pnr: Peak memory pool usage is 496,959,488 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:47s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:34:23 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:34:28 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      2.734                {0 1.367}           Declared                 540
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 190
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   365.764 MHz     262.605 MHz          2.734          3.808         -1.074
 DebugCore_JCLK              20.000 MHz     160.720 MHz         50.000          6.222         43.778
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.074    -17.210   24                 892             
 DebugCore_JCLK        DebugCore_CAPTURE     44.164    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.173    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.182    0.000     0                  89              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.237     0.000     0                  892             
 DebugCore_JCLK        DebugCore_CAPTURE     3.823     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.325     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        21.339    0.000     0                  89              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -2.035    -8.184    6                  398             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.620     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.149     0.000     0                  540             
 DebugCore_CAPTURE                           49.039    0.000     0                  11              
 DebugCore_JCLK                              23.595    0.000     0                  190             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.145    -0.530    8                  892             
 DebugCore_JCLK        DebugCore_CAPTURE     45.716    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.747    0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.562    0.000     0                  89              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.213     0.000     0                  892             
 DebugCore_JCLK        DebugCore_CAPTURE     2.917     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.276     0.000     0                  525             
 DebugCore_CAPTURE     DebugCore_JCLK        22.656    0.000     0                  89              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.870    -3.480    4                  398             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.531     0.000     0                  398             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.451     0.000     0                  540             
 DebugCore_CAPTURE                           49.077    0.000     0                  11              
 DebugCore_JCLK                              23.700    0.000     0                  190             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[7]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.110
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.233       4.720         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.303       5.023 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.137       5.160         g0/n1            
 CLMA_130_108/Y3                   td                    0.483       5.643 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.132       5.775         N_166            
 CLMA_130_109/Y3                   td                    0.222       5.997 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.442       6.439         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.222       6.661 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.595       7.256         data_fr_phy[5]/n2
 CLMA_122_100/Y1                   td                    0.306       7.562 f       data_fr_phyce[7]/gateop_perm/Z
                                   net (fanout=1)        0.103       7.665         data_fr_phyce[7] 
 CLMA_122_100/CE                                                           f       data_fr_phy[7]/opit_0/CE

 Data arrival time                                                   7.665         Logic Levels: 4  
                                                                                   Logic: 1.536ns(52.156%), Route: 1.409ns(47.844%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.070       6.844         mdo/n1           
 CLMA_122_100/CLK                                                          r       data_fr_phy[7]/opit_0/CLK
 clock pessimism                                         0.447       7.291                          
 clock uncertainty                                      -0.050       7.241                          

 Setup time                                             -0.650       6.591                          

 Data required time                                                  6.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.591                          
 Data arrival time                                                  -7.665                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.074                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[1]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.108
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.233       4.720         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.303       5.023 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.137       5.160         g0/n1            
 CLMA_130_108/Y3                   td                    0.483       5.643 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.132       5.775         N_166            
 CLMA_130_109/Y3                   td                    0.222       5.997 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.442       6.439         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.222       6.661 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.514       7.175         data_fr_phy[5]/n2
 CLMA_114_104/Y1                   td                    0.306       7.481 f       data_fr_phyce[1]/gateop_perm/Z
                                   net (fanout=1)        0.103       7.584         data_fr_phyce[1] 
 CLMS_114_105/CE                                                           f       data_fr_phy[1]/opit_0/CE

 Data arrival time                                                   7.584         Logic Levels: 4  
                                                                                   Logic: 1.536ns(53.631%), Route: 1.328ns(46.369%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.068       6.842         mdo/n1           
 CLMS_114_105/CLK                                                          r       data_fr_phy[1]/opit_0/CLK
 clock pessimism                                         0.447       7.289                          
 clock uncertainty                                      -0.050       7.239                          

 Setup time                                             -0.650       6.589                          

 Data required time                                                  6.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.589                          
 Data arrival time                                                  -7.584                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.995                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[11]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.233       4.720         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.303       5.023 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.137       5.160         g0/n1            
 CLMA_130_108/Y3                   td                    0.483       5.643 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.132       5.775         N_166            
 CLMA_130_109/Y3                   td                    0.222       5.997 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.442       6.439         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.222       6.661 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.528       7.189         data_fr_phy[5]/n2
 CLMA_118_113/Y1                   td                    0.306       7.495 f       data_fr_phyce[11]/gateop_perm/Z
                                   net (fanout=1)        0.103       7.598         data_fr_phyce[11]
 CLMA_118_112/CE                                                           f       data_fr_phy[11]/opit_0/CE

 Data arrival time                                                   7.598         Logic Levels: 4  
                                                                                   Logic: 1.536ns(53.370%), Route: 1.342ns(46.630%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.084       6.858         mdo/n1           
 CLMA_118_112/CLK                                                          r       data_fr_phy[11]/opit_0/CLK
 clock pessimism                                         0.447       7.305                          
 clock uncertainty                                      -0.050       7.255                          

 Setup time                                             -0.650       6.605                          

 Data required time                                                  6.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.605                          
 Data arrival time                                                  -7.598                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.728
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.065       4.105         mdo/n1           
 CLMS_126_105/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK

 CLMS_126_105/Q2                   tco                   0.240       4.345 f       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/Q
                                   net (fanout=1)        0.229       4.574         u_CORES/u_debug_core_0/trig0_d1 [12]
 CLMS_122_105/CD                                                           f       u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/D

 Data arrival time                                                   4.574         Logic Levels: 0  
                                                                                   Logic: 0.240ns(51.173%), Route: 0.229ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.241       4.728         mdo/n1           
 CLMS_122_105/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK
 clock pessimism                                        -0.447       4.281                          
 clock uncertainty                                       0.000       4.281                          

 Hold time                                               0.056       4.337                          

 Data required time                                                  4.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.337                          
 Data arrival time                                                  -4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][27]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DB0[10]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.080
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.040       4.080         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][27]/opit_0/CLK

 CLMA_102_92/Q0                    tco                   0.238       4.318 f       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][27]/opit_0/Q
                                   net (fanout=1)        0.228       4.546         u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0] [27]
 DRM_106_88/DB0[10]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DB0[10]

 Data arrival time                                                   4.546         Logic Levels: 0  
                                                                                   Logic: 0.238ns(51.073%), Route: 0.228ns(48.927%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.221       4.708         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.531       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.130       4.307                          

 Data required time                                                  4.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.307                          
 Data arrival time                                                  -4.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  4.126
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.086       4.126         mdo/n1           
 CLMS_114_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/CLK

 CLMS_114_129/Q3                   tco                   0.237       4.363 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/Q
                                   net (fanout=1)        0.090       4.453         u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1] [0]
 CLMS_114_129/AD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/D

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.252       4.739         mdo/n1           
 CLMS_114_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK
 clock pessimism                                        -0.585       4.154                          
 clock uncertainty                                       0.000       4.154                          

 Hold time                                               0.056       4.210                          

 Data required time                                                  4.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.210                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.887
  Launch Clock Delay      :  6.155
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.962      78.962         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.962 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.193      81.155         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.302      81.457 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.566      82.023         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.023         Logic Levels: 0  
                                                                                   Logic: 0.302ns(34.793%), Route: 0.566ns(65.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.887     126.887         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.887                          
 clock uncertainty                                      -0.050     126.837                          

 Setup time                                             -0.650     126.187                          

 Data required time                                                126.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.187                          
 Data arrival time                                                 -82.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.887
  Launch Clock Delay      :  6.155
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.962      78.962         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.962 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.193      81.155         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.302      81.457 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.566      82.023         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.023         Logic Levels: 0  
                                                                                   Logic: 0.302ns(34.793%), Route: 0.566ns(65.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.887     126.887         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.887                          
 clock uncertainty                                      -0.050     126.837                          

 Setup time                                             -0.650     126.187                          

 Data required time                                                126.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.187                          
 Data arrival time                                                 -82.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.887
  Launch Clock Delay      :  6.155
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.962      78.962         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.962 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.193      81.155         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.302      81.457 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.566      82.023         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.023         Logic Levels: 0  
                                                                                   Logic: 0.302ns(34.793%), Route: 0.566ns(65.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.887     126.887         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.887                          
 clock uncertainty                                      -0.050     126.837                          

 Setup time                                             -0.650     126.187                          

 Data required time                                                126.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.187                          
 Data arrival time                                                 -82.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.241
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.556     128.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.043     130.599         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_138_93/Q3                    tco                   0.237     130.836 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.334     131.170         u_CORES/id_o [4] 
 CLMS_134_89/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 131.170         Logic Levels: 0  
                                                                                   Logic: 0.237ns(41.506%), Route: 0.334ns(58.494%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.241     127.241         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.241                          
 clock uncertainty                                       0.050     127.291                          

 Hold time                                               0.056     127.347                          

 Data required time                                                127.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.347                          
 Data arrival time                                                -131.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.241
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.556     128.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.043     130.599         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMS_138_93/Q1                    tco                   0.268     130.867 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.229     131.096         u_CORES/id_o [2] 
 CLMS_134_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 131.096         Logic Levels: 0  
                                                                                   Logic: 0.268ns(53.924%), Route: 0.229ns(46.076%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.241     127.241         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.241                          
 clock uncertainty                                       0.050     127.291                          

 Hold time                                              -0.020     127.271                          

 Data required time                                                127.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.271                          
 Data arrival time                                                -131.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.241
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.556     128.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.043     130.599         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_138_93/Q2                    tco                   0.267     130.866 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.231     131.097         u_CORES/id_o [1] 
 CLMS_134_89/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 131.097         Logic Levels: 0  
                                                                                   Logic: 0.267ns(53.614%), Route: 0.231ns(46.386%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.241     127.241         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.241                          
 clock uncertainty                                       0.050     127.291                          

 Hold time                                              -0.020     127.271                          

 Data required time                                                127.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.271                          
 Data arrival time                                                -131.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.580
  Launch Clock Delay      :  5.868
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.180       5.868         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.302       6.170 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.582       7.752         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_84/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.302ns(16.030%), Route: 1.582ns(83.970%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.556      28.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.024      30.580         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.208      30.788                          
 clock uncertainty                                      -0.050      30.738                          

 Setup time                                             -0.813      29.925                          

 Data required time                                                 29.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.925                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.580
  Launch Clock Delay      :  5.868
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.180       5.868         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.302       6.170 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.582       7.752         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_84/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.302ns(16.030%), Route: 1.582ns(83.970%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.556      28.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.024      30.580         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.208      30.788                          
 clock uncertainty                                      -0.050      30.738                          

 Setup time                                             -0.813      29.925                          

 Data required time                                                 29.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.925                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.868
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.180       5.868         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.302       6.170 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.303       7.473         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_138_93/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   7.473         Logic Levels: 0  
                                                                                   Logic: 0.302ns(18.816%), Route: 1.303ns(81.184%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.556      28.556         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.556 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.043      30.599         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                         0.208      30.807                          
 clock uncertainty                                      -0.050      30.757                          

 Setup time                                             -0.813      29.944                          

 Data required time                                                 29.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.944                          
 Data arrival time                                                  -7.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.929
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.235       3.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.076       5.311         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_116/Q0                   tco                   0.238       5.549 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.639         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [50]
 CLMA_102_117/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.639         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.241       5.929         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.567       5.362                          
 clock uncertainty                                       0.000       5.362                          

 Hold time                                              -0.048       5.314                          

 Data required time                                                  5.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.314                          
 Data arrival time                                                  -5.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.903
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  -0.591

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.235       3.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.049       5.284         ntclkbufg_0      
 CLMA_130_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_96/Q0                    tco                   0.238       5.522 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.612         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2]
 CLMA_130_96/B4                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.612         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.215       5.903         ntclkbufg_0      
 CLMA_130_96/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.591       5.312                          
 clock uncertainty                                       0.000       5.312                          

 Hold time                                              -0.048       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.938
  Launch Clock Delay      :  5.319
  Clock Pessimism Removal :  -0.591

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.235       3.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.084       5.319         ntclkbufg_0      
 CLMA_118_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_133/Q0                   tco                   0.238       5.557 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.647         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [80]
 CLMA_118_133/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.647         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.250       5.938         ntclkbufg_0      
 CLMA_118_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.591       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Hold time                                              -0.048       5.299                          

 Data required time                                                  5.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.299                          
 Data arrival time                                                  -5.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  2.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.086      27.086         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.307      27.393 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.657      28.050         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.300      28.350 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.442      28.792         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.303      29.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.733      29.828         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.301      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.423      30.552         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_93/Y2                    td                    0.222      30.774 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.496      31.270         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_100/Y3                   td                    0.302      31.572 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/gateop_perm/Z
                                   net (fanout=1)        0.579      32.151         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3_Z
 CLMA_102_93/Y3                    td                    0.222      32.373 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.543      32.916         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_110_88/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.916         Logic Levels: 6  
                                                                                   Logic: 1.957ns(33.568%), Route: 3.873ns(66.432%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.235      53.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.041      55.276         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.276                          
 clock uncertainty                                      -0.050      55.226                          

 Setup time                                             -0.128      55.098                          

 Data required time                                                 55.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.098                          
 Data arrival time                                                 -32.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  2.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.086      27.086         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.307      27.393 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.657      28.050         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.300      28.350 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.442      28.792         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.303      29.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.733      29.828         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.301      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.423      30.552         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_93/Y2                    td                    0.222      30.774 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.129      30.903         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_92/Y0                    td                    0.222      31.125 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.508      31.633         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_81/Y0                    td                    0.300      31.933 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.608      32.541         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_110_88/A0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.541         Logic Levels: 6  
                                                                                   Logic: 1.955ns(35.839%), Route: 3.500ns(64.161%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.235      53.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.041      55.276         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.276                          
 clock uncertainty                                      -0.050      55.226                          

 Setup time                                             -0.205      55.021                          

 Data required time                                                 55.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.021                          
 Data arrival time                                                 -32.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.276
  Launch Clock Delay      :  2.086
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.086      27.086         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.307      27.393 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.657      28.050         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.300      28.350 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.442      28.792         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.303      29.095 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.733      29.828         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.301      30.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.429      30.558         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_85/Y1                    td                    0.303      30.861 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.289      31.150         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_89/Y1                    td                    0.223      31.373 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.386      31.759         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_110_88/Y2                    td                    0.222      31.981 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.126      32.107         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_110_88/A3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  32.107         Logic Levels: 6  
                                                                                   Logic: 1.959ns(39.016%), Route: 3.062ns(60.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.235      53.235         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.235 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.041      55.276         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.276                          
 clock uncertainty                                      -0.050      55.226                          

 Setup time                                             -0.418      54.808                          

 Data required time                                                 54.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.808                          
 Data arrival time                                                 -32.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.884
  Launch Clock Delay      :  1.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.760      26.760         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.240      27.000 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.240      27.240         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_138_88/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.240         Logic Levels: 0  
                                                                                   Logic: 0.240ns(50.000%), Route: 0.240ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.196       5.884         ntclkbufg_0      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       5.884                          
 clock uncertainty                                       0.050       5.934                          

 Hold time                                              -0.033       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                 -27.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.897
  Launch Clock Delay      :  1.887
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.887      26.887         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_134_89/Q0                    tco                   0.238      27.125 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.336      27.461         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_130_93/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.461         Logic Levels: 0  
                                                                                   Logic: 0.238ns(41.463%), Route: 0.336ns(58.537%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.209       5.897         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.897                          
 clock uncertainty                                       0.050       5.947                          

 Hold time                                               0.056       6.003                          

 Data required time                                                  6.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.003                          
 Data arrival time                                                 -27.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.891
  Launch Clock Delay      :  1.887
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.887      26.887         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_134_89/Y0                    tco                   0.304      27.191 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.240      27.431         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_130_88/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.431         Logic Levels: 0  
                                                                                   Logic: 0.304ns(55.882%), Route: 0.240ns(44.118%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.688       3.688         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.688 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      2.203       5.891         ntclkbufg_0      
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.891                          
 clock uncertainty                                       0.050       5.941                          

 Hold time                                              -0.033       5.908                          

 Data required time                                                  5.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.908                          
 Data arrival time                                                 -27.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  4.719
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.304       5.023 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.441       5.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.309       5.773 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       2.052       7.825         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       7.825 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.913       8.738         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.738         Logic Levels: 2  
                                                                                   Logic: 0.613ns(15.253%), Route: 3.406ns(84.747%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.098       6.872         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.403                          
 clock uncertainty                                      -0.050       7.353                          

 Recovery time                                          -0.650       6.703                          

 Data required time                                                  6.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.703                          
 Data arrival time                                                  -8.738                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  4.719
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.304       5.023 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.441       5.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.309       5.773 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       2.052       7.825         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       7.825 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.913       8.738         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.738         Logic Levels: 2  
                                                                                   Logic: 0.613ns(15.253%), Route: 3.406ns(84.747%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.098       6.872         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.403                          
 clock uncertainty                                      -0.050       7.353                          

 Recovery time                                          -0.650       6.703                          

 Data required time                                                  6.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.703                          
 Data arrival time                                                  -8.738                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  4.719
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.304       5.023 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.441       5.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.309       5.773 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       2.052       7.825         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       7.825 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.913       8.738         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.738         Logic Levels: 2  
                                                                                   Logic: 0.613ns(15.253%), Route: 3.406ns(84.747%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.098       6.872         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.403                          
 clock uncertainty                                      -0.050       7.353                          

 Recovery time                                          -0.650       6.703                          

 Data required time                                                  6.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.703                          
 Data arrival time                                                  -8.738                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.719
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.066       4.106         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.238       4.344 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.322       4.666         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.112       4.778 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.778         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv/RS

 Data arrival time                                                   4.778         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.083%), Route: 0.322ns(47.917%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.158                          
 clock uncertainty                                       0.000       4.158                          

 Removal time                                            0.000       4.158                          

 Data required time                                                  4.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.158                          
 Data arrival time                                                  -4.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.719
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.066       4.106         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.238       4.344 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.322       4.666         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.112       4.778 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.778         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/RS

 Data arrival time                                                   4.778         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.083%), Route: 0.322ns(47.917%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.158                          
 clock uncertainty                                       0.000       4.158                          

 Removal time                                            0.000       4.158                          

 Data required time                                                  4.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.158                          
 Data arrival time                                                  -4.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.719
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.066       4.106         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.238       4.344 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.322       4.666         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.112       4.778 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.778         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/RS

 Data arrival time                                                   4.778         Logic Levels: 1  
                                                                                   Logic: 0.350ns(52.083%), Route: 0.322ns(47.917%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.232       4.719         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.158                          
 clock uncertainty                                       0.000       4.158                          

 Removal time                                            0.000       4.158                          

 Data required time                                                  4.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.158                          
 Data arrival time                                                  -4.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[4]/opit_0_L5Q_perm/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.234       4.721         mdo/n1           
 CLMA_114_104/CLK                                                          r       data_fr_phy[4]/opit_0_L5Q_perm/CLK

 CLMA_114_104/Q0                   tco                   0.304       5.025 r       data_fr_phy[4]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.655       5.680         data_0/n1        
 CLMS_114_117/Y1                   td                    0.484       6.164 r       data_0/gateop_perm/Z
                                   net (fanout=1)        0.284       6.448         data_0_Z         
 CLMS_114_113/Y3                   td                    0.493       6.941 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        2.240       9.181         data_c           
 IOL_7_178/DO                      td                    0.146       9.327 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.327         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.059 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.059         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.059         Logic Levels: 4  
                                                                                   Logic: 5.159ns(61.873%), Route: 3.179ns(38.127%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      2.236       4.723         mdo/n1           
 CLMS_126_109/CLK                                                          r       Current_State[5]/opit_0/CLK

 CLMS_126_109/Q2                   tco                   0.306       5.029 r       Current_State[5]/opit_0/Q
                                   net (fanout=13)       0.589       5.618         g2_3/n2          
 CLMA_130_100/Y2                   td                    0.301       5.919 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.268       6.187         g0_1             
 CLMA_130_100/Y0                   td                    0.360       6.547 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.617       8.164         g0/n5            
 IOL_199_6/TO                      td                    0.146       8.310 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.310         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.042 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.042         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.042         Logic Levels: 4  
                                                                                   Logic: 4.845ns(66.198%), Route: 2.474ns(33.802%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.768       4.342         N_72_i/n3        
 CLMA_122_112/A3                                                           f       data_fr_phy[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.342         Logic Levels: 2  
                                                                                   Logic: 1.574ns(36.251%), Route: 2.768ns(63.749%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[1]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.731       2.798         N_72_i/n3        
 CLMS_114_105/M0                                                           r       data_fr_phy[1]/opit_0/D

 Data arrival time                                                   2.798         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.134%), Route: 1.731ns(61.866%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[3]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.737       2.804         N_72_i/n3        
 CLMS_110_105/A2                                                           r       data_fr_phy[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   2.804         Logic Levels: 2  
                                                                                   Logic: 1.067ns(38.053%), Route: 1.737ns(61.947%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.764       2.831         N_72_i/n3        
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.831         Logic Levels: 2  
                                                                                   Logic: 1.067ns(37.690%), Route: 1.764ns(62.310%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[7]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.787
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.431       3.172         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.232       3.404 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.102       3.506         g0/n1            
 CLMA_130_108/Y3                   td                    0.370       3.876 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.099       3.975         N_166            
 CLMA_130_109/Y3                   td                    0.158       4.133 f       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.346       4.479         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.158       4.637 f       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.455       5.092         data_fr_phy[5]/n2
 CLMA_122_100/Y1                   td                    0.234       5.326 f       data_fr_phyce[7]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.412         data_fr_phyce[7] 
 CLMA_122_100/CE                                                           f       data_fr_phy[7]/opit_0/CE

 Data arrival time                                                   5.412         Logic Levels: 4  
                                                                                   Logic: 1.152ns(51.429%), Route: 1.088ns(48.571%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.339       5.521         mdo/n1           
 CLMA_122_100/CLK                                                          r       data_fr_phy[7]/opit_0/CLK
 clock pessimism                                         0.293       5.814                          
 clock uncertainty                                      -0.050       5.764                          

 Setup time                                             -0.497       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.267                          
 Data arrival time                                                  -5.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.145                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[1]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.785
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.431       3.172         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.232       3.404 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.102       3.506         g0/n1            
 CLMA_130_108/Y3                   td                    0.370       3.876 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.099       3.975         N_166            
 CLMA_130_109/Y3                   td                    0.158       4.133 f       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.346       4.479         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.170       4.649 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.381       5.030         data_fr_phy[5]/n2
 CLMA_114_104/Y1                   td                    0.234       5.264 f       data_fr_phyce[1]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.350         data_fr_phyce[1] 
 CLMS_114_105/CE                                                           f       data_fr_phy[1]/opit_0/CE

 Data arrival time                                                   5.350         Logic Levels: 4  
                                                                                   Logic: 1.164ns(53.444%), Route: 1.014ns(46.556%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.337       5.519         mdo/n1           
 CLMS_114_105/CLK                                                          r       data_fr_phy[1]/opit_0/CLK
 clock pessimism                                         0.293       5.812                          
 clock uncertainty                                      -0.050       5.762                          

 Setup time                                             -0.497       5.265                          

 Data required time                                                  5.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.265                          
 Data arrival time                                                  -5.350                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.085                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[3]/opit_0/CLK
Endpoint    : data_fr_phy[11]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.798
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.431       3.172         mdo/n1           
 CLMA_130_108/CLK                                                          r       Current_State[3]/opit_0/CLK

 CLMA_130_108/Q3                   tco                   0.232       3.404 r       Current_State[3]/opit_0/Q
                                   net (fanout=13)       0.102       3.506         g0/n1            
 CLMA_130_108/Y3                   td                    0.370       3.876 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.099       3.975         N_166            
 CLMA_130_109/Y3                   td                    0.158       4.133 f       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.346       4.479         un1_mdo_en16_5_i_a3/n4
 CLMS_122_105/Y3                   td                    0.170       4.649 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.394       5.043         data_fr_phy[5]/n2
 CLMA_118_113/Y1                   td                    0.234       5.277 f       data_fr_phyce[11]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.363         data_fr_phyce[11]
 CLMA_118_112/CE                                                           f       data_fr_phy[11]/opit_0/CE

 Data arrival time                                                   5.363         Logic Levels: 4  
                                                                                   Logic: 1.164ns(53.126%), Route: 1.027ns(46.874%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.350       5.532         mdo/n1           
 CLMA_118_112/CLK                                                          r       data_fr_phy[11]/opit_0/CLK
 clock pessimism                                         0.293       5.825                          
 clock uncertainty                                      -0.050       5.775                          

 Setup time                                             -0.497       5.278                          

 Data required time                                                  5.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.278                          
 Data arrival time                                                  -5.363                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.799
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.351       2.799         mdo/n1           
 CLMS_114_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/CLK

 CLMS_114_129/Q3                   tco                   0.189       2.988 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][0]/opit_0_inv/Q
                                   net (fanout=1)        0.078       3.066         u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1] [0]
 CLMS_114_129/AD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/D

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.447       3.188         mdo/n1           
 CLMS_114_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.811                          
 clock uncertainty                                       0.000       2.811                          

 Hold time                                               0.042       2.853                          

 Data required time                                                  2.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.853                          
 Data arrival time                                                  -3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][8]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][8]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.192
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.354       2.802         mdo/n1           
 CLMA_118_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][8]/opit_0_inv/CLK

 CLMA_118_128/Q2                   tco                   0.192       2.994 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][8]/opit_0_inv/Q
                                   net (fanout=2)        0.078       3.072         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[8]/n0
 CLMA_118_128/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][8]/opit_0_inv/D

 Data arrival time                                                   3.072         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.451       3.192         mdo/n1           
 CLMA_118_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][8]/opit_0_inv/CLK
 clock pessimism                                        -0.377       2.815                          
 clock uncertainty                                       0.000       2.815                          

 Hold time                                               0.042       2.857                          

 Data required time                                                  2.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.857                          
 Data arrival time                                                  -3.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.777
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.329       2.777         mdo/n1           
 CLMS_126_101/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/CLK

 CLMS_126_101/Q2                   tco                   0.192       2.969 f       u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/Q
                                   net (fanout=1)        0.078       3.047         u_CORES/u_debug_core_0/trig0_d1 [30]
 CLMS_126_101/CD                                                           f       u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/D

 Data arrival time                                                   3.047         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.426       3.167         mdo/n1           
 CLMS_126_101/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/CLK
 clock pessimism                                        -0.377       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                               0.042       2.832                          

 Data required time                                                  2.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.832                          
 Data arrival time                                                  -3.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.450
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.094      78.094         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.094 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.397      79.491         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.231      79.722 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.465      80.187         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.187         Logic Levels: 0  
                                                                                   Logic: 0.231ns(33.190%), Route: 0.465ns(66.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.450     126.450         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.450                          
 clock uncertainty                                      -0.050     126.400                          

 Setup time                                             -0.497     125.903                          

 Data required time                                                125.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.903                          
 Data arrival time                                                 -80.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.450
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.094      78.094         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.094 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.397      79.491         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.231      79.722 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.465      80.187         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.187         Logic Levels: 0  
                                                                                   Logic: 0.231ns(33.190%), Route: 0.465ns(66.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.450     126.450         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.450                          
 clock uncertainty                                      -0.050     126.400                          

 Setup time                                             -0.497     125.903                          

 Data required time                                                125.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.903                          
 Data arrival time                                                 -80.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.450
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.094      78.094         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.094 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.397      79.491         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.231      79.722 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.465      80.187         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.187         Logic Levels: 0  
                                                                                   Logic: 0.231ns(33.190%), Route: 0.465ns(66.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.450     126.450         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.450                          
 clock uncertainty                                      -0.050     126.400                          

 Setup time                                             -0.497     125.903                          

 Data required time                                                125.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.903                          
 Data arrival time                                                 -80.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.641
  Launch Clock Delay      :  4.198
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.886     127.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.312     129.198         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMS_138_93/Q1                    tco                   0.215     129.413 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.181     129.594         u_CORES/id_o [2] 
 CLMS_134_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.594         Logic Levels: 0  
                                                                                   Logic: 0.215ns(54.293%), Route: 0.181ns(45.707%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.641     126.641         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.641                          
 clock uncertainty                                       0.050     126.691                          

 Hold time                                              -0.014     126.677                          

 Data required time                                                126.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.677                          
 Data arrival time                                                -129.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.641
  Launch Clock Delay      :  4.198
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.886     127.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.312     129.198         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_138_93/Q2                    tco                   0.213     129.411 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.183     129.594         u_CORES/id_o [1] 
 CLMS_134_89/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.594         Logic Levels: 0  
                                                                                   Logic: 0.213ns(53.788%), Route: 0.183ns(46.212%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.641     126.641         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.641                          
 clock uncertainty                                       0.050     126.691                          

 Hold time                                              -0.014     126.677                          

 Data required time                                                126.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.677                          
 Data arrival time                                                -129.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.641
  Launch Clock Delay      :  4.198
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.886     127.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.312     129.198         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_138_93/Q3                    tco                   0.189     129.387 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.290     129.677         u_CORES/id_o [4] 
 CLMS_134_89/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.677         Logic Levels: 0  
                                                                                   Logic: 0.189ns(39.457%), Route: 0.290ns(60.543%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.641     126.641         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.641                          
 clock uncertainty                                       0.050     126.691                          

 Hold time                                               0.042     126.733                          

 Data required time                                                126.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.733                          
 Data arrival time                                                -129.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.184
  Launch Clock Delay      :  4.026
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.385       4.026         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.231       4.257 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.306       5.563         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_84/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.231ns(15.029%), Route: 1.306ns(84.971%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.886      27.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.298      29.184         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                        -0.201      28.983                          
 clock uncertainty                                      -0.050      28.933                          

 Setup time                                             -0.623      28.310                          

 Data required time                                                 28.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.310                          
 Data arrival time                                                  -5.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.184
  Launch Clock Delay      :  4.026
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.385       4.026         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.231       4.257 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.306       5.563         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_146_84/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.231ns(15.029%), Route: 1.306ns(84.971%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.886      27.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.298      29.184         ntclkbufg_0      
 CLMA_146_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201      28.983                          
 clock uncertainty                                      -0.050      28.933                          

 Setup time                                             -0.623      28.310                          

 Data required time                                                 28.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.310                          
 Data arrival time                                                  -5.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.198
  Launch Clock Delay      :  4.026
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.385       4.026         ntclkbufg_0      
 CLMS_162_29/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_162_29/Q0                    tco                   0.231       4.257 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.075       5.332         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_138_93/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   5.332         Logic Levels: 0  
                                                                                   Logic: 0.231ns(17.688%), Route: 1.075ns(82.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.886      27.886         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.886 f       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.312      29.198         ntclkbufg_0      
 CLMS_138_93/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                        -0.201      28.997                          
 clock uncertainty                                      -0.050      28.947                          

 Setup time                                             -0.623      28.324                          

 Data required time                                                 28.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.324                          
 Data arrival time                                                  -5.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  3.751
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.411       2.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.340       3.751         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_116/Q0                   tco                   0.190       3.941 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.019         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [50]
 CLMA_102_117/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.019         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.437       4.078         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.299       3.779                          
 clock uncertainty                                       0.000       3.779                          

 Hold time                                              -0.036       3.743                          

 Data required time                                                  3.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.743                          
 Data arrival time                                                  -4.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.085
  Launch Clock Delay      :  3.758
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.411       2.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.347       3.758         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.192       3.950 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.028         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [10]
 CLMA_126_128/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.444       4.085         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.314       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Hold time                                              -0.035       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                  -4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.087
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.411       2.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.350       3.761         ntclkbufg_0      
 CLMA_102_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_124/Q0                   tco                   0.190       3.951 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.029         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [40]
 CLMA_102_124/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.029         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.446       4.087         ntclkbufg_0      
 CLMA_102_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.314       3.773                          
 clock uncertainty                                       0.000       3.773                          

 Hold time                                              -0.036       3.737                          

 Data required time                                                  3.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.737                          
 Data arrival time                                                  -4.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  1.528
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.528      26.528         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.233      26.761 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.491      27.252         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.236      27.488 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.346      27.834         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.234      28.068 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.580      28.648         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.238      28.886 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.319      29.205         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_93/Y2                    td                    0.170      29.375 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.368      29.743         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_100/Y3                   td                    0.232      29.975 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/gateop_perm/Z
                                   net (fanout=1)        0.464      30.439         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3_Z
 CLMA_102_93/Y3                    td                    0.170      30.609 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.408      31.017         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_110_88/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.017         Logic Levels: 6  
                                                                                   Logic: 1.513ns(33.705%), Route: 2.976ns(66.295%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.411      52.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.315      53.726         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.726                          
 clock uncertainty                                      -0.050      53.676                          

 Setup time                                             -0.097      53.579                          

 Data required time                                                 53.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.579                          
 Data arrival time                                                 -31.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  1.528
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.528      26.528         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.233      26.761 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.491      27.252         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.236      27.488 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.346      27.834         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.234      28.068 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.580      28.648         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.238      28.886 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.319      29.205         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_93/Y2                    td                    0.170      29.375 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_32/gateop_perm/Z
                                   net (fanout=4)        0.095      29.470         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_3/n0
 CLMA_102_92/Y0                    td                    0.170      29.640 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_107/gateop_perm/Z
                                   net (fanout=1)        0.377      30.017         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n2
 CLMA_102_81/Y0                    td                    0.236      30.253 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.463      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_110_88/A0                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.716         Logic Levels: 6  
                                                                                   Logic: 1.517ns(36.223%), Route: 2.671ns(63.777%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.411      52.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.315      53.726         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.726                          
 clock uncertainty                                      -0.050      53.676                          

 Setup time                                             -0.161      53.515                          

 Data required time                                                 53.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.515                          
 Data arrival time                                                 -30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  1.528
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.528      26.528         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.233      26.761 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.491      27.252         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_89/Y0                    td                    0.236      27.488 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.346      27.834         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_126_88/Y1                    td                    0.234      28.068 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=5)        0.580      28.648         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_98_88/Y2                     td                    0.238      28.886 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_52/gateop_perm/Z
                                   net (fanout=4)        0.331      29.217         u_CORES/u_debug_core_0/u_rd_addr_gen/un1_rst_conf_2_i_0_0/n1
 CLMA_102_85/Y1                    td                    0.234      29.451 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_35/gateop_perm/Z
                                   net (fanout=3)        0.217      29.668         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n0
 CLMA_102_89/Y1                    td                    0.170      29.838 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105/gateop_perm/Z
                                   net (fanout=1)        0.293      30.131         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_105_Z
 CLMA_110_88/Y2                    td                    0.170      30.301 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_5_0/gateop_perm/Z
                                   net (fanout=1)        0.094      30.395         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n3
 CLMA_110_88/A3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.395         Logic Levels: 6  
                                                                                   Logic: 1.515ns(39.178%), Route: 2.352ns(60.822%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.411      52.411         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.411 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.315      53.726         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.726                          
 clock uncertainty                                      -0.050      53.676                          

 Setup time                                             -0.320      53.356                          

 Data required time                                                 53.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.356                          
 Data arrival time                                                 -30.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  1.354
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.354      26.354         u_CORES/capt_o   
 CLMS_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_138_85/Q1                    tco                   0.196      26.550 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.184      26.734         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_138_88/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.734         Logic Levels: 0  
                                                                                   Logic: 0.196ns(51.579%), Route: 0.184ns(48.421%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.401       4.042         ntclkbufg_0      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       4.042                          
 clock uncertainty                                       0.050       4.092                          

 Hold time                                              -0.014       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                 -26.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  1.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.450      26.450         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_134_89/Q0                    tco                   0.194      26.644 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.275      26.919         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_130_93/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.919         Logic Levels: 0  
                                                                                   Logic: 0.194ns(41.365%), Route: 0.275ns(58.635%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.413       4.054         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.054                          
 clock uncertainty                                       0.050       4.104                          

 Hold time                                               0.035       4.139                          

 Data required time                                                  4.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.139                          
 Data arrival time                                                 -26.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.049
  Launch Clock Delay      :  1.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.450      26.450         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_134_89/Y0                    tco                   0.251      26.701 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.189      26.890         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_130_88/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.890         Logic Levels: 0  
                                                                                   Logic: 0.251ns(57.045%), Route: 0.189ns(42.955%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.641       2.641         clkbufg_874/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.641 r       clkbufg_874/gopclkbufg/CLKOUT
                                   net (fanout=190)      1.408       4.049         ntclkbufg_0      
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.049                          
 clock uncertainty                                       0.050       4.099                          

 Hold time                                              -0.014       4.085                          

 Data required time                                                  4.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.085                          
 Data arrival time                                                 -26.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.170
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.231       3.401 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.330       3.731         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.236       3.967 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       1.642       5.609         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       5.609 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.599       6.208         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.208         Logic Levels: 2  
                                                                                   Logic: 0.467ns(15.372%), Route: 2.571ns(84.628%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.360       5.542         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.885                          
 clock uncertainty                                      -0.050       5.835                          

 Recovery time                                          -0.497       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -6.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.170
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.231       3.401 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.330       3.731         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.236       3.967 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       1.642       5.609         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       5.609 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.599       6.208         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.208         Logic Levels: 2  
                                                                                   Logic: 0.467ns(15.372%), Route: 2.571ns(84.628%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.360       5.542         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[0].match_single[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.885                          
 clock uncertainty                                      -0.050       5.835                          

 Recovery time                                          -0.497       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -6.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.170
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.231       3.401 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.330       3.731         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_108/Y0                   td                    0.236       3.967 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=28)       1.642       5.609         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 RCKB_7_67/CLK_OUT                 td                    0.000       5.609 f       BUFROUTE_67/CLKOUT
                                   net (fanout=4)        0.599       6.208         n156             
 CLMS_114_125/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.208         Logic Levels: 2  
                                                                                   Logic: 0.467ns(15.372%), Route: 2.571ns(84.628%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.360       5.542         mdo/n1           
 CLMS_114_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[1].match_single[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.885                          
 clock uncertainty                                      -0.050       5.835                          

 Recovery time                                          -0.497       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -6.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.332       2.780         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.190       2.970 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.279       3.249         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.090       3.339 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.339         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/RS

 Data arrival time                                                   3.339         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.089%), Route: 0.279ns(49.911%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.808                          
 clock uncertainty                                       0.000       2.808                          

 Removal time                                            0.000       2.808                          

 Data required time                                                  2.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.808                          
 Data arrival time                                                  -3.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][13]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.332       2.780         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.190       2.970 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.279       3.249         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.090       3.339 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.339         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][13]/opit_0_inv/RS

 Data arrival time                                                   3.339         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.089%), Route: 0.279ns(49.911%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][13]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.808                          
 clock uncertainty                                       0.000       2.808                          

 Removal time                                            0.000       2.808                          

 Data required time                                                  2.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.808                          
 Data arrival time                                                  -3.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][15]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.332       2.780         mdo/n1           
 CLMS_98_113/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_98_113/Q0                    tco                   0.190       2.970 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=218)      0.279       3.249         u_CORES/u_debug_core_0/resetn_Z
 CLMA_98_108/RSCO                  td                    0.090       3.339 r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.339         n8               
 CLMA_98_112/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][15]/opit_0_inv/RS

 Data arrival time                                                   3.339         Logic Levels: 1  
                                                                                   Logic: 0.280ns(50.089%), Route: 0.279ns(49.911%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.429       3.170         mdo/n1           
 CLMA_98_112/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][15]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.808                          
 clock uncertainty                                       0.000       2.808                          

 Removal time                                            0.000       2.808                          

 Data required time                                                  2.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.808                          
 Data arrival time                                                  -3.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.531                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[6]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.432       3.173         mdo/n1           
 CLMA_118_101/CLK                                                          r       data_fr_phy[6]/opit_0/CLK

 CLMA_118_101/Q0                   tco                   0.231       3.404 f       data_fr_phy[6]/opit_0/Q
                                   net (fanout=3)        0.501       3.905         data_0/n3        
 CLMS_114_117/Y1                   td                    0.377       4.282 f       data_0/gateop_perm/Z
                                   net (fanout=1)        0.217       4.499         data_0_Z         
 CLMS_114_113/Y3                   td                    0.377       4.876 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        1.856       6.732         data_c           
 IOL_7_178/DO                      td                    0.111       6.843 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.843         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.704 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.704         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.704         Logic Levels: 4  
                                                                                   Logic: 3.957ns(60.588%), Route: 2.574ns(39.412%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_875/gopclkbufg/CLKOUT
                                   net (fanout=540)      1.435       3.176         mdo/n1           
 CLMS_126_109/CLK                                                          r       Current_State[5]/opit_0/CLK

 CLMS_126_109/Q2                   tco                   0.233       3.409 f       Current_State[5]/opit_0/Q
                                   net (fanout=13)       0.453       3.862         g2_3/n2          
 CLMA_130_100/Y2                   td                    0.238       4.100 f       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.197       4.297         g0_1             
 CLMA_130_100/Y0                   td                    0.276       4.573 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.345       5.918         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.029 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.029         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       8.890 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       8.890         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   8.890         Logic Levels: 4  
                                                                                   Logic: 3.719ns(65.086%), Route: 1.995ns(34.914%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[5]/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.274       3.480         N_72_i/n3        
 CLMA_122_112/A3                                                           f       data_fr_phy[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.480         Logic Levels: 2  
                                                                                   Logic: 1.206ns(34.655%), Route: 2.274ns(65.345%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[3]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.352       2.204         N_72_i/n3        
 CLMS_110_105/A2                                                           r       data_fr_phy[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   2.204         Logic Levels: 2  
                                                                                   Logic: 0.852ns(38.657%), Route: 1.352ns(61.343%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[1]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.354       2.206         N_72_i/n3        
 CLMS_114_105/M0                                                           r       data_fr_phy[1]/opit_0/D

 Data arrival time                                                   2.206         Logic Levels: 2  
                                                                                   Logic: 0.852ns(38.622%), Route: 1.354ns(61.378%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[14]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.373       2.225         N_72_i/n3        
 CLMA_126_100/M0                                                           r       data_fr_phy[14]/opit_0/D

 Data arrival time                                                   2.225         Logic Levels: 2  
                                                                                   Logic: 0.852ns(38.292%), Route: 1.373ns(61.708%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.656 sec
Current time: Tue Dec 15 08:34:28 2020
Action report_timing: Peak memory pool usage is 279,654,400 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:34:30 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.531250 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.937500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 10.063 sec
Current time: Tue Dec 15 08:34:40 2020
Action gen_bit_stream: Peak memory pool usage is 348,704,768 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Tue Dec 15 08:38:58 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 7 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL265 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Removing unused bit 16 of data_fr_phy_22[16:0]. Either assign all bits or reduce the width of the signal.
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: CL305 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 17 sequential elements including mdo. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 2.69ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 18.000 sec
Action synthesize: CPU time elapsed is 2.938 sec
Current time: Tue Dec 15 08:39:16 2020
Action synthesize: Peak memory pool usage is 127,414,272 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:39:16 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 20)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer-4007: Port CIN have no connected net.
Elaborating design 'mdio'.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: UserConstraintEditor-2001: [F:/mdio_1214/synthesize/synplify.lcf(line number: 16)] IO Direction INOUT is incorrect, change it to OUTPUT.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.694 -waveform {0.000 1.347} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.694 -waveform {0.000 1.347} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
E: Inserter-0006: Debug Core 0 Trigger Port 0 is unconnected.
E: Inserter-0008: Debug Core 0 Data Port width is 0.
Open Inserter...
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Tue Dec 15 08:39:51 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 20)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer-4007: Port CIN have no connected net.
Elaborating design 'mdio'.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: UserConstraintEditor-2001: [F:/mdio_1214/synthesize/synplify.lcf(line number: 16)] IO Direction INOUT is incorrect, change it to OUTPUT.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.694 -waveform {0.000 1.347} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.694 -waveform {0.000 1.347} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  449          33840
        LUT                 492          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_670(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_671(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.265625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 462      | 33840         | 2                   
| LUT                   | 533      | 22560         | 3                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 25.000 sec
Action dev_map: CPU time elapsed is 4.188 sec
Current time: Tue Dec 15 08:40:15 2020
Action dev_map: Peak memory pool usage is 196,751,360 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:40:15 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_671/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_670/gopclkbufg to USCM_56_158.
Pre global placement takes 3.23 sec.
Run super clustering :
	Initial slack -5401.
	1 iterations finished.
	Final slack -5401.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.84 sec.
Wirelength after global placement is 2520.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_670/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_671/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_obuft/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 2569.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5401.
	1 iterations finished.
	Final slack -5401.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 2622.
Post global placement takes 0.81 sec.
Wirelength after legalization is 3362.
Legalization takes 0.09 sec.
Worst slack before Replication Place is -951.
Wirelength after replication placement is 3362.
Legalized cost -951.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3495.
Timing-driven detailed placement takes 1.02 sec.
Placement done.
Total placement takes 6.22 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.50 sec.
Worst slack is -216.
Processing design graph takes 0.19 sec.
Total memory for routing:
	63.665532 M.
Total nets for routing : 866.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 200 at the end of iteration 0.
Unrouted nets 136 at the end of iteration 1.
Unrouted nets 91 at the end of iteration 2.
Unrouted nets 69 at the end of iteration 3.
Unrouted nets 51 at the end of iteration 4.
Unrouted nets 48 at the end of iteration 5.
Unrouted nets 34 at the end of iteration 6.
Unrouted nets 32 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 25 at the end of iteration 9.
Unrouted nets 22 at the end of iteration 10.
Unrouted nets 25 at the end of iteration 11.
Unrouted nets 17 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 8 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 7 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 8 at the end of iteration 19.
Unrouted nets 9 at the end of iteration 20.
Unrouted nets 8 at the end of iteration 21.
Unrouted nets 9 at the end of iteration 22.
Unrouted nets 10 at the end of iteration 23.
Unrouted nets 14 at the end of iteration 24.
Unrouted nets 9 at the end of iteration 25.
Unrouted nets 9 at the end of iteration 26.
Unrouted nets 10 at the end of iteration 27.
Unrouted nets 10 at the end of iteration 28.
Unrouted nets 10 at the end of iteration 29.
Unrouted nets 9 at the end of iteration 30.
Unrouted nets 9 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 6 at the end of iteration 34.
Unrouted nets 5 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 8 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 5 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 7 at the end of iteration 47.
Unrouted nets 6 at the end of iteration 48.
Unrouted nets 12 at the end of iteration 49.
Unrouted nets 6 at the end of iteration 50.
Unrouted nets 3 at the end of iteration 51.
Unrouted nets 3 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 3 at the end of iteration 54.
Unrouted nets 3 at the end of iteration 55.
Unrouted nets 4 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 2 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 1 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 3 at the end of iteration 80.
Unrouted nets 3 at the end of iteration 81.
Unrouted nets 3 at the end of iteration 82.
Unrouted nets 3 at the end of iteration 83.
Unrouted nets 4 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 0 at the end of iteration 88.
Global Routing step 2 takes 4.92 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.02 sec.
Global routing takes 4.95 sec.
Total 873 subnets.
    forward max bucket size 45031 , backward 101.
        Unrouted nets 348 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.718750 sec.
    forward max bucket size 450 , backward 66.
        Unrouted nets 272 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 34.
        Unrouted nets 204 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 27.
        Unrouted nets 140 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 36 , backward 100.
        Unrouted nets 90 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 47.
        Unrouted nets 64 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 19.
        Unrouted nets 36 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 89.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 64.
        Unrouted nets 13 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 8 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 8 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 7 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 4 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 4 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 9.
        Unrouted nets 4 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 7.
        Unrouted nets 5 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 8.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 1.
        Unrouted nets 2 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    Unrouted nets 5 at the end of fading iteration 11.
    Unrouted nets 3 at the end of fading iteration 10.
    Unrouted nets 5 at the end of fading iteration 9.
    Unrouted nets 8 at the end of fading iteration 8.
    Unrouted nets 2 at the end of fading iteration 7.
    Unrouted nets 2 at the end of fading iteration 6.
    Unrouted nets 0 at the end of fading iteration 5.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 16.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.34 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 23.47 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 128      | 3748          | 3                   
|   FF                     | 323      | 22488         | 1                   
|   LUT                    | 376      | 14992         | 3                   
|   LUT-FF pairs           | 201      | 14992         | 1                   
| Use of CLMS              | 59       | 1892          | 3                   
|   FF                     | 139      | 11352         | 1                   
|   LUT                    | 158      | 7568          | 2                   
|   LUT-FF pairs           | 73       | 7568          | 1                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 49       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:30s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 36.000 sec
Action pnr: CPU time elapsed is 34.016 sec
Current time: Tue Dec 15 08:40:50 2020
Action pnr: Peak memory pool usage is 508,858,368 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:30s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:40:51 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:40:56 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      2.694                {0 1.347}           Declared                 312
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 138
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   371.195 MHz     270.124 MHz          2.694          3.702         -1.008
 DebugCore_JCLK              20.000 MHz     158.655 MHz         50.000          6.303         43.697
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.008    -7.103    27                 546             
 DebugCore_JCLK        DebugCore_CAPTURE     43.692    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.486    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.503    0.000     0                  86              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.178     0.000     0                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     3.546     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.348     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.547    0.000     0                  86              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.115    -0.338    4                  226             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.832     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.129     0.000     0                  312             
 DebugCore_CAPTURE                           49.045    0.000     0                  11              
 DebugCore_JCLK                              23.568    0.000     0                  138             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.112    -0.112    1                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     45.424    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        23.014    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.072    0.000     0                  86              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.177     0.000     0                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     2.695     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.291     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.863    0.000     0                  86              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.521     0.000     0                  226             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.707     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.431     0.000     0                  312             
 DebugCore_CAPTURE                           49.060    0.000     0                  11              
 DebugCore_JCLK                              23.661    0.000     0                  138             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt_fast[6]/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  4.692
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.205       4.692         mdo/n1           
 CLMS_82_105/CLK                                                           r       bit_cnt_fast[6]/opit_0/CLK

 CLMS_82_105/Q0                    tco                   0.304       4.996 r       bit_cnt_fast[6]/opit_0/Q
                                   net (fanout=7)        0.428       5.424         bit_cnt_fast[6]  
 CLMA_82_108/Y3                    td                    0.483       5.907 r       Next_State_1_6_0_.g2_0_3/gateop_perm/Z
                                   net (fanout=1)        0.392       6.299         Next_State_1_6_0_.g0_5/n1
 CLMA_90_109/Y3                    td                    0.222       6.521 r       Next_State_1_6_0_.g0_5/gateop_perm/Z
                                   net (fanout=1)        0.283       6.804         Next_State_1_6_0_.g0/n1
 CLMA_90_105/Y3                    td                    0.302       7.106 r       Next_State_1_6_0_.g0/gateop/Z
                                   net (fanout=1)        0.440       7.546         Next_State_1_6_0_.g0/n5
 CLMA_90_97/Y3                     td                    0.302       7.848 r       Next_State_1_6_0_.mdo_cl_2_iv/gateop_perm/Z
                                   net (fanout=1)        0.285       8.133         mdo_cl_e/n4      
 CLMS_94_97/A4                                                             r       mdo_cl/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.133         Logic Levels: 4  
                                                                                   Logic: 1.613ns(46.876%), Route: 1.828ns(53.124%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.038       6.772         mdo/n1           
 CLMS_94_97/CLK                                                            r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.303                          
 clock uncertainty                                      -0.050       7.253                          

 Setup time                                             -0.128       7.125                          

 Data required time                                                  7.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.125                          
 Data arrival time                                                  -8.133                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.008                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_fast[3]/opit_0/CLK
Endpoint    : mdo/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.686
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.199       4.686         mdo/n1           
 CLMA_82_100/CLK                                                           r       bit_cnt_fast[3]/opit_0/CLK

 CLMA_82_100/Q1                    tco                   0.307       4.993 r       bit_cnt_fast[3]/opit_0/Q
                                   net (fanout=6)        0.423       5.416         bit_cnt_fast[3]  
 CLMS_78_97/Y0                     td                    0.513       5.929 r       Next_State_1_6_0_.g0_i_m2_0_o4_2/gateop_perm/Z
                                   net (fanout=1)        0.127       6.056         N_9              
 CLMA_78_96/Y0                     td                    0.300       6.356 r       Next_State_1_6_0_.g0_i_m2_0_o4/gateop_perm/Z
                                   net (fanout=2)        0.634       6.990         N_13             
 CLMA_90_92/Y0                     td                    0.300       7.290 r       Next_State_1_6_0_.g0_3/gateop_perm/Z
                                   net (fanout=1)        0.288       7.578         Next_State_1_6_0_.mdo_0_1
 CLMA_90_96/A0                                                             r       mdo/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.578         Logic Levels: 3  
                                                                                   Logic: 1.420ns(49.101%), Route: 1.472ns(50.899%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.035       6.769         mdo/n1           
 CLMA_90_96/CLK                                                            r       mdo/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Setup time                                             -0.205       7.045                          

 Data required time                                                  7.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.045                          
 Data arrival time                                                  -7.578                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.533                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_1_rep1/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  4.686
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.199       4.686         mdo/n1           
 CLMA_82_100/CLK                                                           r       bit_cnt_1_rep1/opit_0/CLK

 CLMA_82_100/Q0                    tco                   0.304       4.990 r       bit_cnt_1_rep1/opit_0/Q
                                   net (fanout=5)        0.431       5.421         bit_cnt_1_rep1_Z 
 CLMS_82_97/Y3                     td                    0.302       5.723 r       Next_State_1_6_0_.g0_7/gateop_perm/Z
                                   net (fanout=3)        0.612       6.335         N_114            
 CLMA_90_92/Y1                     td                    0.303       6.638 r       Next_State_1_6_0_.m90/gateop_perm/Z
                                   net (fanout=2)        0.131       6.769         N_130_mux        
 CLMA_90_92/Y2                     td                    0.301       7.070 r       Next_State_1_6_0_.m112/gateop_perm/Z
                                   net (fanout=2)        0.423       7.493         mdo_cl_e/n2      
 CLMS_94_97/A0                                                             r       mdo_cl/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.493         Logic Levels: 3  
                                                                                   Logic: 1.210ns(43.107%), Route: 1.597ns(56.893%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.038       6.772         mdo/n1           
 CLMS_94_97/CLK                                                            r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.303                          
 clock uncertainty                                      -0.050       7.253                          

 Setup time                                             -0.205       7.048                          

 Data required time                                                  7.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.048                          
 Data arrival time                                                  -7.493                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[8]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.053       4.093         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q3                    tco                   0.237       4.330 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.247       4.577         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_106_88/ADA0[8]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[8]

 Data arrival time                                                   4.577         Logic Levels: 0  
                                                                                   Logic: 0.237ns(48.967%), Route: 0.247ns(51.033%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.221       4.708         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.531       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.222       4.399                          

 Data required time                                                  4.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.399                          
 Data arrival time                                                  -4.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.053       4.093         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q1                    tco                   0.240       4.333 f       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.247       4.580         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_106_88/ADA0[11]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[11]

 Data arrival time                                                   4.580         Logic Levels: 0  
                                                                                   Logic: 0.240ns(49.281%), Route: 0.247ns(50.719%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.221       4.708         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.531       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.222       4.399                          

 Data required time                                                  4.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.399                          
 Data arrival time                                                  -4.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.685
  Launch Clock Delay      :  4.072
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.032       4.072         mdo/n1           
 CLMS_94_93/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK

 CLMS_94_93/Q3                     tco                   0.237       4.309 f       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/Q
                                   net (fanout=1)        0.090       4.399         u_CORES/u_debug_core_0/trig0_d1 [0]
 CLMS_94_93/AD                                                             f       u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/D

 Data arrival time                                                   4.399         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.198       4.685         mdo/n1           
 CLMS_94_93/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK
 clock pessimism                                        -0.585       4.100                          
 clock uncertainty                                       0.000       4.100                          

 Hold time                                               0.056       4.156                          

 Data required time                                                  4.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.156                          
 Data arrival time                                                  -4.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.208      81.318         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.334      81.652 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.666      82.318         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.194      82.512 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      82.512         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.512         Logic Levels: 1  
                                                                                   Logic: 0.528ns(44.221%), Route: 0.666ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.022     127.022         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.022                          
 clock uncertainty                                      -0.050     126.972                          

 Setup time                                             -0.768     126.204                          

 Data required time                                                126.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.204                          
 Data arrival time                                                 -82.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.208      81.318         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.334      81.652 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.666      82.318         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.194      82.512 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      82.512         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  82.512         Logic Levels: 1  
                                                                                   Logic: 0.528ns(44.221%), Route: 0.666ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.022     127.022         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.022                          
 clock uncertainty                                      -0.050     126.972                          

 Setup time                                             -0.768     126.204                          

 Data required time                                                126.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.204                          
 Data arrival time                                                 -82.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.208      81.318         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.334      81.652 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.666      82.318         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.194      82.512 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      82.512         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.512         Logic Levels: 1  
                                                                                   Logic: 0.528ns(44.221%), Route: 0.666ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.022     127.022         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.022                          
 clock uncertainty                                      -0.050     126.972                          

 Setup time                                             -0.768     126.204                          

 Data required time                                                126.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.204                          
 Data arrival time                                                 -82.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  5.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.042     130.712         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_110_85/Q0                    tco                   0.267     130.979 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.270     131.249         u_CORES/id_o [0] 
 CLMS_110_101/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 131.249         Logic Levels: 0  
                                                                                   Logic: 0.267ns(49.721%), Route: 0.270ns(50.279%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.673     127.673         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.673                          
 clock uncertainty                                       0.050     127.723                          

 Hold time                                              -0.020     127.703                          

 Data required time                                                127.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.703                          
 Data arrival time                                                -131.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  5.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.042     130.712         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_110_85/Q1                    tco                   0.240     130.952 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=2)        0.533     131.485         u_CORES/id_o [4] 
 CLMS_110_101/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 131.485         Logic Levels: 0  
                                                                                   Logic: 0.240ns(31.048%), Route: 0.533ns(68.952%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.673     127.673         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.673                          
 clock uncertainty                                       0.050     127.723                          

 Hold time                                               0.056     127.779                          

 Data required time                                                127.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.779                          
 Data arrival time                                                -131.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  5.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.042     130.712         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_110_85/Q0                    tco                   0.267     130.979 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.230     131.209         u_CORES/id_o [0] 
 CLMA_114_88/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.209         Logic Levels: 0  
                                                                                   Logic: 0.267ns(53.722%), Route: 0.230ns(46.278%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.440     127.440         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                              -0.020     127.470                          

 Data required time                                                127.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.470                          
 Data arrival time                                                -131.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.712
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.170       5.999         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.302       6.301 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.221       7.522         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_110_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   7.522         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.829%), Route: 1.221ns(80.171%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.042      30.712         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.871                          
 clock uncertainty                                      -0.050      30.821                          

 Setup time                                             -0.813      30.008                          

 Data required time                                                 30.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.008                          
 Data arrival time                                                  -7.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.712
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.170       5.999         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.302       6.301 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.221       7.522         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_110_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.522         Logic Levels: 0  
                                                                                   Logic: 0.302ns(19.829%), Route: 1.221ns(80.171%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.042      30.712         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.871                          
 clock uncertainty                                      -0.050      30.821                          

 Setup time                                             -0.813      30.008                          

 Data required time                                                 30.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.008                          
 Data arrival time                                                  -7.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.706
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.170       5.999         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.302       6.301 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.088       7.389         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_110_80/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/RS

 Data arrival time                                                   7.389         Logic Levels: 0  
                                                                                   Logic: 0.302ns(21.727%), Route: 1.088ns(78.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.036      30.706         ntclkbufg_0      
 CLMA_110_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.865                          
 clock uncertainty                                      -0.050      30.815                          

 Setup time                                             -0.813      30.002                          

 Data required time                                                 30.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.002                          
 Data arrival time                                                  -7.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.045
  Launch Clock Delay      :  5.372
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.050       5.372         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_104/Q0                    tco                   0.238       5.610 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.700         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [2]
 CLMA_94_104/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.700         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.216       6.045         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.400                          
 clock uncertainty                                       0.000       5.400                          

 Hold time                                              -0.048       5.352                          

 Data required time                                                  5.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.352                          
 Data arrival time                                                  -5.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.045
  Launch Clock Delay      :  5.372
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.050       5.372         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_104/Q1                    tco                   0.240       5.612 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.702         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [1]
 CLMA_94_104/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.702         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.216       6.045         ntclkbufg_0      
 CLMA_94_104/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.400                          
 clock uncertainty                                       0.000       5.400                          

 Hold time                                              -0.046       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                  -5.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.065
  Launch Clock Delay      :  5.393
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.071       5.393         ntclkbufg_0      
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_109/Q1                   tco                   0.240       5.633 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.090       5.723         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n2
 CLMS_126_109/C4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.723         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.236       6.065         ntclkbufg_0      
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.420                          
 clock uncertainty                                       0.000       5.420                          

 Hold time                                              -0.046       5.374                          

 Data required time                                                  5.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.374                          
 Data arrival time                                                  -5.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.673      27.673         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.394      28.067 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.426      28.493         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.222      28.715 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.650      29.365         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y2                    td                    0.301      29.666 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.879      30.545         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_122_97/Y1                    td                    0.303      30.848 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.128      30.976         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_122_96/Y1                    td                    0.493      31.469 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.131      31.600         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMS_122_97/Y0                    td                    0.504      32.104 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.289      32.393         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMA_126_96/Y1                    td                    0.303      32.696 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.127      32.823         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMA_126_96/Y0                    td                    0.504      33.327 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.284      33.611         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_126_92/A0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.611         Logic Levels: 7  
                                                                                   Logic: 3.024ns(50.926%), Route: 2.914ns(49.074%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.047      55.369         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.369                          
 clock uncertainty                                      -0.050      55.319                          

 Setup time                                             -0.205      55.114                          

 Data required time                                                 55.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.114                          
 Data arrival time                                                 -33.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.673      27.673         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.394      28.067 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.426      28.493         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.222      28.715 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.512      29.227         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y3                    td                    0.302      29.529 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.830      30.359         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_130_97/Y3                    td                    0.222      30.581 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.583      31.164         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMA_126_100/Y0                   td                    0.300      31.464 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.129      31.593         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMA_126_100/Y1                   td                    0.223      31.816 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.445      32.261         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_126_92/Y3                    td                    0.222      32.483 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.264      32.747         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_126_92/A1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.747         Logic Levels: 6  
                                                                                   Logic: 1.885ns(37.150%), Route: 3.189ns(62.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.047      55.369         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.369                          
 clock uncertainty                                      -0.050      55.319                          

 Setup time                                             -0.243      55.076                          

 Data required time                                                 55.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.076                          
 Data arrival time                                                 -32.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.369
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.673      27.673         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.394      28.067 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.426      28.493         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.222      28.715 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.512      29.227         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y3                    td                    0.302      29.529 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.811      30.340         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_122_93/Y2                    td                    0.301      30.641 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.428      31.069         u_CORES/u_debug_core_0/u_rd_addr_gen/N_130
 CLMS_122_97/Y2                    td                    0.222      31.291 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.127      31.418         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMA_122_96/Y0                    td                    0.222      31.640 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.426      32.066         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_122_92/Y3                    td                    0.302      32.368 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.285      32.653         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_126_92/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.653         Logic Levels: 6  
                                                                                   Logic: 1.965ns(39.458%), Route: 3.015ns(60.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.047      55.369         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.369                          
 clock uncertainty                                      -0.050      55.319                          

 Setup time                                             -0.128      55.191                          

 Data required time                                                 55.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.191                          
 Data arrival time                                                 -32.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.779  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.053
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.274      27.274         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_110_101/Q0                   tco                   0.238      27.512 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.090      27.602         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_110_100/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.602         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.224       6.053         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.053                          
 clock uncertainty                                       0.050       6.103                          

 Hold time                                              -0.048       6.055                          

 Data required time                                                  6.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.055                          
 Data arrival time                                                 -27.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.059
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.022      27.022         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_92/Q1                    tco                   0.240      27.262 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.398      27.660         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_110_104/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.660         Logic Levels: 0  
                                                                                   Logic: 0.240ns(37.618%), Route: 0.398ns(62.382%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.230       6.059         ntclkbufg_0      
 CLMA_110_104/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.059                          
 clock uncertainty                                       0.050       6.109                          

 Hold time                                              -0.048       6.061                          

 Data required time                                                  6.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.061                          
 Data arrival time                                                 -27.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.779  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.053
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.274      27.274         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_110_101/Q2                   tco                   0.240      27.514 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.090      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_110_100/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.604         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.224       6.053         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.053                          
 clock uncertainty                                       0.050       6.103                          

 Hold time                                              -0.145       5.958                          

 Data required time                                                  5.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.958                          
 Data arrival time                                                 -27.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  4.728
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.241       4.728         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.304       5.032 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.463       5.495         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.520       6.015 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.706       6.721         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_101/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.721         Logic Levels: 1  
                                                                                   Logic: 0.824ns(41.345%), Route: 1.169ns(58.655%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.041       6.775         mdo/n1           
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.306                          
 clock uncertainty                                      -0.050       7.256                          

 Recovery time                                          -0.650       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                  -6.721                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  4.728
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.241       4.728         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.304       5.032 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.463       5.495         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.520       6.015 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.706       6.721         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_101/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.721         Logic Levels: 1  
                                                                                   Logic: 0.824ns(41.345%), Route: 1.169ns(58.655%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.041       6.775         mdo/n1           
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.306                          
 clock uncertainty                                      -0.050       7.256                          

 Recovery time                                          -0.650       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                  -6.721                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.728
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.241       4.728         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.304       5.032 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.463       5.495         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.520       6.015 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.685       6.700         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_82_117/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.700         Logic Levels: 1  
                                                                                   Logic: 0.824ns(41.785%), Route: 1.148ns(58.215%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.979       3.673 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.673         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.724 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.734         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.734 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.058       6.792         mdo/n1           
 CLMS_82_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.323                          
 clock uncertainty                                      -0.050       7.273                          

 Recovery time                                          -0.650       6.623                          

 Data required time                                                  6.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.623                          
 Data arrival time                                                  -6.700                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  4.116
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.076       4.116         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.238       4.354 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.572       4.926         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_108/RSCO                 td                    0.112       5.038 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.038         n42              
 CLMA_118_112/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.038         Logic Levels: 1  
                                                                                   Logic: 0.350ns(37.961%), Route: 0.572ns(62.039%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.250       4.737         mdo/n1           
 CLMA_118_112/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       4.206                          
 clock uncertainty                                       0.000       4.206                          

 Removal time                                            0.000       4.206                          

 Data required time                                                  4.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.206                          
 Data arrival time                                                  -5.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.703
  Launch Clock Delay      :  4.116
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.076       4.116         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.238       4.354 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.550       4.904         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_101/RSCO                  td                    0.112       5.016 r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.016         n12              
 CLMS_94_105/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   5.016         Logic Levels: 1  
                                                                                   Logic: 0.350ns(38.889%), Route: 0.550ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.216       4.703         mdo/n1           
 CLMS_94_105/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.172                          
 clock uncertainty                                       0.000       4.172                          

 Removal time                                            0.000       4.172                          

 Data required time                                                  4.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.172                          
 Data arrival time                                                  -5.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.723
  Launch Clock Delay      :  4.116
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.076       4.116         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.238       4.354 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.495       4.849         u_CORES/u_debug_core_0/resetn_Z
 CLMA_90_112/RSCO                  td                    0.112       4.961 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.961         n7               
 CLMA_90_116/RSCO                  td                    0.112       5.073 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       5.073         n6               
 CLMA_90_120/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][5]/opit_0_inv/RS

 Data arrival time                                                   5.073         Logic Levels: 2  
                                                                                   Logic: 0.462ns(48.276%), Route: 0.495ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.236       4.723         mdo/n1           
 CLMA_90_120/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][5]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.192                          
 clock uncertainty                                       0.000       4.192                          

 Removal time                                            0.000       4.192                          

 Data required time                                                  4.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.192                          
 Data arrival time                                                  -5.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.188       4.675         mdo/n1           
 CLMA_90_88/CLK                                                            r       Current_State[0]/opit_0/CLK

 CLMA_90_88/Q0                     tco                   0.304       4.979 r       Current_State[0]/opit_0/Q
                                   net (fanout=9)        0.498       5.477         N_107_iso/n0     
 CLMA_90_96/Y2                     td                    0.518       5.995 f       Next_State_1_6_0_.m35/gateop_perm/Z
                                   net (fanout=4)        0.446       6.441         mdo/n3           
 CLMA_90_80/Y0                     td                    0.360       6.801 f       Next_State_1_6_0_.un1_mdo_cl_i/gateop_perm/Z
                                   net (fanout=1)        2.209       9.010         un1_mdo_cl_i_0   
 IOL_199_6/TO                      td                    0.146       9.156 f       mdio_io_obuft/opit_1/T
                                   net (fanout=1)        0.000       9.156         mdio_io_obuft/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.888 f       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000      12.888         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.888         Logic Levels: 4  
                                                                                   Logic: 5.060ns(61.610%), Route: 3.153ns(38.390%)
====================================================================================================

====================================================================================================

Startpoint  : mdo/opit_0_L5Q_perm/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      2.035       4.075         mdo/n1           
 CLMA_90_96/CLK                                                            r       mdo/opit_0_L5Q_perm/CLK

 CLMA_90_96/Q0                     tco                   0.242       4.317 r       mdo/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.918       6.235         mdo_Z            
 IOL_199_6/DO                      td                    0.093       6.328 r       mdio_io_obuft/opit_1/O
                                   net (fanout=1)        0.000       6.328         mdio_io_obuft/ntO
 IOBD_197_0/PAD                    td                    2.692       9.020 r       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000       9.020         mdio_io          
 N9                                                                        r       mdio_io (port)   

 Data arrival time                                                   9.020         Logic Levels: 2  
                                                                                   Logic: 3.027ns(61.213%), Route: 1.918ns(38.787%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt_fast[6]/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.759
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.406       3.147         mdo/n1           
 CLMS_82_105/CLK                                                           r       bit_cnt_fast[6]/opit_0/CLK

 CLMS_82_105/Q0                    tco                   0.231       3.378 f       bit_cnt_fast[6]/opit_0/Q
                                   net (fanout=7)        0.325       3.703         bit_cnt_fast[6]  
 CLMA_82_108/Y3                    td                    0.370       4.073 r       Next_State_1_6_0_.g2_0_3/gateop_perm/Z
                                   net (fanout=1)        0.298       4.371         Next_State_1_6_0_.g0_5/n1
 CLMA_90_109/Y3                    td                    0.170       4.541 r       Next_State_1_6_0_.g0_5/gateop_perm/Z
                                   net (fanout=1)        0.206       4.747         Next_State_1_6_0_.g0/n1
 CLMA_90_105/Y3                    td                    0.232       4.979 f       Next_State_1_6_0_.g0/gateop/Z
                                   net (fanout=1)        0.343       5.322         Next_State_1_6_0_.g0/n5
 CLMA_90_97/Y3                     td                    0.231       5.553 r       Next_State_1_6_0_.mdo_cl_2_iv/gateop_perm/Z
                                   net (fanout=1)        0.208       5.761         mdo_cl_e/n4      
 CLMS_94_97/A4                                                             r       mdo_cl/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.761         Logic Levels: 4  
                                                                                   Logic: 1.234ns(47.207%), Route: 1.380ns(52.793%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.311       5.453         mdo/n1           
 CLMS_94_97/CLK                                                            r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.796                          
 clock uncertainty                                      -0.050       5.746                          

 Setup time                                             -0.097       5.649                          

 Data required time                                                  5.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.649                          
 Data arrival time                                                  -5.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.112                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_fast[3]/opit_0/CLK
Endpoint    : mdo/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  3.142
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.401       3.142         mdo/n1           
 CLMA_82_100/CLK                                                           r       bit_cnt_fast[3]/opit_0/CLK

 CLMA_82_100/Q1                    tco                   0.233       3.375 f       bit_cnt_fast[3]/opit_0/Q
                                   net (fanout=6)        0.328       3.703         bit_cnt_fast[3]  
 CLMS_78_97/Y0                     td                    0.393       4.096 r       Next_State_1_6_0_.g0_i_m2_0_o4_2/gateop_perm/Z
                                   net (fanout=1)        0.094       4.190         N_9              
 CLMA_78_96/Y0                     td                    0.236       4.426 f       Next_State_1_6_0_.g0_i_m2_0_o4/gateop_perm/Z
                                   net (fanout=2)        0.494       4.920         N_13             
 CLMA_90_92/Y0                     td                    0.236       5.156 f       Next_State_1_6_0_.g0_3/gateop_perm/Z
                                   net (fanout=1)        0.217       5.373         Next_State_1_6_0_.mdo_0_1
 CLMA_90_96/A0                                                             f       mdo/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.373         Logic Levels: 3  
                                                                                   Logic: 1.098ns(49.216%), Route: 1.133ns(50.784%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.307       5.449         mdo/n1           
 CLMA_90_96/CLK                                                            r       mdo/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.792                          
 clock uncertainty                                      -0.050       5.742                          

 Setup time                                             -0.161       5.581                          

 Data required time                                                  5.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.581                          
 Data arrival time                                                  -5.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt_1_rep1/opit_0/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.759
  Launch Clock Delay      :  3.142
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.401       3.142         mdo/n1           
 CLMA_82_100/CLK                                                           r       bit_cnt_1_rep1/opit_0/CLK

 CLMA_82_100/Q0                    tco                   0.231       3.373 f       bit_cnt_1_rep1/opit_0/Q
                                   net (fanout=5)        0.325       3.698         bit_cnt_1_rep1_Z 
 CLMS_82_97/Y3                     td                    0.232       3.930 f       Next_State_1_6_0_.g0_7/gateop_perm/Z
                                   net (fanout=3)        0.473       4.403         N_114            
 CLMA_90_92/Y1                     td                    0.232       4.635 r       Next_State_1_6_0_.m90/gateop_perm/Z
                                   net (fanout=2)        0.097       4.732         N_130_mux        
 CLMA_90_92/Y2                     td                    0.238       4.970 f       Next_State_1_6_0_.m112/gateop_perm/Z
                                   net (fanout=2)        0.319       5.289         mdo_cl_e/n2      
 CLMS_94_97/A0                                                             f       mdo_cl/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.289         Logic Levels: 3  
                                                                                   Logic: 0.933ns(43.456%), Route: 1.214ns(56.544%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.311       5.453         mdo/n1           
 CLMS_94_97/CLK                                                            r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.796                          
 clock uncertainty                                      -0.050       5.746                          

 Setup time                                             -0.161       5.585                          

 Data required time                                                  5.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.585                          
 Data arrival time                                                  -5.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[8]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.163
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.324       2.772         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q3                    tco                   0.194       2.966 r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.204       3.170         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_106_88/ADA0[8]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.170         Logic Levels: 0  
                                                                                   Logic: 0.194ns(48.744%), Route: 0.204ns(51.256%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.422       3.163         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.343       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                               0.173       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                  -3.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.163
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.324       2.772         mdo/n1           
 CLMS_110_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_97/Q1                    tco                   0.196       2.968 r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.209       3.177         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_106_88/ADA0[11]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[11]

 Data arrival time                                                   3.177         Logic Levels: 0  
                                                                                   Logic: 0.196ns(48.395%), Route: 0.209ns(51.605%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.422       3.163         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.343       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                               0.173       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                  -3.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  2.754
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.306       2.754         mdo/n1           
 CLMA_94_92/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK

 CLMA_94_92/Q3                     tco                   0.189       2.943 f       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/Q
                                   net (fanout=1)        0.078       3.021         u_CORES/u_debug_core_0/trig0_d1 [14]
 CLMA_94_92/AD                                                             f       u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/D

 Data arrival time                                                   3.021         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.403       3.144         mdo/n1           
 CLMA_94_92/CLK                                                            r       u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK
 clock pessimism                                        -0.377       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                               0.042       2.809                          

 Data required time                                                  2.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.809                          
 Data arrival time                                                  -3.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.575
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.406      79.616         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.256      79.872 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.493      80.365         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.148      80.513 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      80.513         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 1  
                                                                                   Logic: 0.404ns(45.039%), Route: 0.493ns(54.961%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.575     126.575         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.575                          
 clock uncertainty                                      -0.050     126.525                          

 Setup time                                             -0.588     125.937                          

 Data required time                                                125.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.937                          
 Data arrival time                                                 -80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.575
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.406      79.616         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.256      79.872 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.493      80.365         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.148      80.513 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      80.513         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 1  
                                                                                   Logic: 0.404ns(45.039%), Route: 0.493ns(54.961%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.575     126.575         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.575                          
 clock uncertainty                                      -0.050     126.525                          

 Setup time                                             -0.588     125.937                          

 Data required time                                                125.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.937                          
 Data arrival time                                                 -80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.575
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.406      79.616         ntclkbufg_0      
 CLMA_130_84/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.256      79.872 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.493      80.365         u_CORES/conf_sel [0]
 CLMA_114_88/CECO                  td                    0.148      80.513 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000      80.513         n52              
 CLMA_114_92/CECI                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 1  
                                                                                   Logic: 0.404ns(45.039%), Route: 0.493ns(54.961%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.575     126.575         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.575                          
 clock uncertainty                                      -0.050     126.525                          

 Setup time                                             -0.588     125.937                          

 Data required time                                                125.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.937                          
 Data arrival time                                                 -80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.309     129.287         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_110_85/Q0                    tco                   0.213     129.500 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.207     129.707         u_CORES/id_o [0] 
 CLMS_110_101/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.707         Logic Levels: 0  
                                                                                   Logic: 0.213ns(50.714%), Route: 0.207ns(49.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.976     126.976         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.976                          
 clock uncertainty                                       0.050     127.026                          

 Hold time                                              -0.014     127.012                          

 Data required time                                                127.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.012                          
 Data arrival time                                                -129.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.802
  Launch Clock Delay      :  4.287
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.309     129.287         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMS_110_85/Q0                    tco                   0.213     129.500 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.183     129.683         u_CORES/id_o [0] 
 CLMA_114_88/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.683         Logic Levels: 0  
                                                                                   Logic: 0.213ns(53.788%), Route: 0.183ns(46.212%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.802     126.802         u_CORES/capt_o   
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.802                          
 clock uncertainty                                       0.050     126.852                          

 Hold time                                              -0.014     126.838                          

 Data required time                                                126.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.838                          
 Data arrival time                                                -129.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.976
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.305     129.283         ntclkbufg_0      
 CLMA_110_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_110_80/Q1                    tco                   0.215     129.498 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.379     129.877         u_CORES/id_o [2] 
 CLMS_110_101/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.877         Logic Levels: 0  
                                                                                   Logic: 0.215ns(36.195%), Route: 0.379ns(63.805%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.976     126.976         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.976                          
 clock uncertainty                                       0.050     127.026                          

 Hold time                                              -0.014     127.012                          

 Data required time                                                127.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.012                          
 Data arrival time                                                -129.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.381       4.113         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.231       4.344 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.010       5.354         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_110_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   5.354         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.614%), Route: 1.010ns(81.386%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.309      29.287         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.041                          
 clock uncertainty                                      -0.050      28.991                          

 Setup time                                             -0.623      28.368                          

 Data required time                                                 28.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.368                          
 Data arrival time                                                  -5.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.381       4.113         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.231       4.344 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.010       5.354         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMS_110_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.354         Logic Levels: 0  
                                                                                   Logic: 0.231ns(18.614%), Route: 1.010ns(81.386%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.309      29.287         ntclkbufg_0      
 CLMS_110_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.041                          
 clock uncertainty                                      -0.050      28.991                          

 Setup time                                             -0.623      28.368                          

 Data required time                                                 28.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.368                          
 Data arrival time                                                  -5.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.283
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.381       4.113         ntclkbufg_0      
 CLMA_146_45/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_45/Q0                    tco                   0.231       4.344 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.896       5.240         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_110_80/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.240         Logic Levels: 0  
                                                                                   Logic: 0.231ns(20.497%), Route: 0.896ns(79.503%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.305      29.283         ntclkbufg_0      
 CLMA_110_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.037                          
 clock uncertainty                                      -0.050      28.987                          

 Setup time                                             -0.623      28.364                          

 Data required time                                                 28.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.364                          
 Data arrival time                                                  -5.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.167
  Launch Clock Delay      :  3.802
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.338       3.802         ntclkbufg_0      
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_109/Q0                   tco                   0.190       3.992 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.078       4.070         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N_39_i/n1
 CLMS_126_109/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.070         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.435       4.167         ntclkbufg_0      
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.815                          
 clock uncertainty                                       0.000       3.815                          

 Hold time                                              -0.036       3.779                          

 Data required time                                                  3.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.779                          
 Data arrival time                                                  -4.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.162
  Launch Clock Delay      :  3.798
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.334       3.798         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_104/Q0                   tco                   0.190       3.988 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.066         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]
 CLMA_126_104/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.430       4.162         ntclkbufg_0      
 CLMA_126_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.810                          
 clock uncertainty                                       0.000       3.810                          

 Hold time                                              -0.036       3.774                          

 Data required time                                                  3.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.774                          
 Data arrival time                                                  -4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.169
  Launch Clock Delay      :  3.804
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.340       3.804         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_117/Q1                   tco                   0.192       3.996 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.074         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_102_117/C4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.074         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.437       4.169         ntclkbufg_0      
 CLMA_102_117/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.817                          
 clock uncertainty                                       0.000       3.817                          

 Hold time                                              -0.035       3.782                          

 Data required time                                                  3.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.782                          
 Data arrival time                                                  -4.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.808  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.784
  Launch Clock Delay      :  1.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.976      26.976         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.296      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.328      27.600         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.170      27.770 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.481      28.251         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y2                    td                    0.238      28.489 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[21]/gateop_perm/Z
                                   net (fanout=13)       0.661      29.150         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMS_122_97/Y1                    td                    0.232      29.382 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.095      29.477         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_122_96/Y1                    td                    0.377      29.854 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.097      29.951         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMS_122_97/Y0                    td                    0.395      30.346 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.217      30.563         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMA_126_96/Y1                    td                    0.232      30.795 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.094      30.889         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMA_126_96/Y0                    td                    0.395      31.284 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.217      31.501         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_126_92/A0                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.501         Logic Levels: 7  
                                                                                   Logic: 2.335ns(51.602%), Route: 2.190ns(48.398%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.320      53.784         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.784                          
 clock uncertainty                                      -0.050      53.734                          

 Setup time                                             -0.161      53.573                          

 Data required time                                                 53.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.573                          
 Data arrival time                                                 -31.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.808  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.784
  Launch Clock Delay      :  1.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.976      26.976         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.296      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.328      27.600         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.170      27.770 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.381      28.151         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y3                    td                    0.232      28.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.621      29.004         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_130_97/Y3                    td                    0.158      29.162 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.451      29.613         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMA_126_100/Y0                   td                    0.229      29.842 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.096      29.938         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMA_126_100/Y1                   td                    0.158      30.096 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.345      30.441         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_126_92/Y3                    td                    0.158      30.599 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.196      30.795         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_126_92/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.795         Logic Levels: 6  
                                                                                   Logic: 1.401ns(36.685%), Route: 2.418ns(63.315%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.320      53.784         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.784                          
 clock uncertainty                                      -0.050      53.734                          

 Setup time                                             -0.200      53.534                          

 Data required time                                                 53.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.534                          
 Data arrival time                                                 -30.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.808  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.784
  Launch Clock Delay      :  1.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.976      26.976         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_110_101/Y2                   tco                   0.296      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.328      27.600         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_110_96/Y3                    td                    0.170      27.770 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.381      28.151         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_110_84/Y3                    td                    0.232      28.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.609      28.992         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMS_122_93/Y2                    td                    0.238      29.230 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.327      29.557         u_CORES/u_debug_core_0/u_rd_addr_gen/N_130
 CLMS_122_97/Y2                    td                    0.170      29.727 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.095      29.822         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMA_122_96/Y0                    td                    0.157      29.979 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.330      30.309         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_122_92/Y3                    td                    0.231      30.540 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.209      30.749         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_126_92/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.749         Logic Levels: 6  
                                                                                   Logic: 1.494ns(39.597%), Route: 2.279ns(60.403%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.320      53.784         ntclkbufg_0      
 CLMA_126_92/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.784                          
 clock uncertainty                                      -0.050      53.734                          

 Setup time                                             -0.097      53.637                          

 Data required time                                                 53.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.637                          
 Data arrival time                                                 -30.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  1.767
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.767      26.767         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_110_101/Q0                   tco                   0.190      26.957 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=4)        0.078      27.035         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [0]
 CLMA_110_100/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.035         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.426       4.158         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.158                          
 clock uncertainty                                       0.050       4.208                          

 Hold time                                              -0.036       4.172                          

 Data required time                                                  4.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.172                          
 Data arrival time                                                 -27.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.162
  Launch Clock Delay      :  1.575
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.575      26.575         u_CORES/capt_o   
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_114_92/Q1                    tco                   0.192      26.767 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.347      27.114         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_110_104/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.114         Logic Levels: 0  
                                                                                   Logic: 0.192ns(35.622%), Route: 0.347ns(64.378%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.430       4.162         ntclkbufg_0      
 CLMA_110_104/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.162                          
 clock uncertainty                                       0.050       4.212                          

 Hold time                                              -0.036       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                 -27.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.158
  Launch Clock Delay      :  1.767
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.767      26.767         u_CORES/capt_o   
 CLMS_110_101/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_110_101/Q2                   tco                   0.192      26.959 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.078      27.037         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_110_100/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.037         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.426       4.158         ntclkbufg_0      
 CLMA_110_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.158                          
 clock uncertainty                                       0.050       4.208                          

 Hold time                                              -0.110       4.098                          

 Data required time                                                  4.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.098                          
 Data arrival time                                                 -27.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.178
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.437       3.178         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.231       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.343       3.752         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.399       4.151 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.578       4.729         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_101/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.729         Logic Levels: 1  
                                                                                   Logic: 0.630ns(40.619%), Route: 0.921ns(59.381%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.312       5.454         mdo/n1           
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.797                          
 clock uncertainty                                      -0.050       5.747                          

 Recovery time                                          -0.497       5.250                          

 Data required time                                                  5.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.250                          
 Data arrival time                                                  -4.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.760
  Launch Clock Delay      :  3.178
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.437       3.178         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.231       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.343       3.752         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.399       4.151 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.578       4.729         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_90_101/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.729         Logic Levels: 1  
                                                                                   Logic: 0.630ns(40.619%), Route: 0.921ns(59.381%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.312       5.454         mdo/n1           
 CLMA_90_101/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[4].match_single[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.797                          
 clock uncertainty                                      -0.050       5.747                          

 Recovery time                                          -0.497       5.250                          

 Data required time                                                  5.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.250                          
 Data arrival time                                                  -4.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  3.178
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.437       3.178         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.231       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.343       3.752         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_109/Y2                   td                    0.399       4.151 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.566       4.717         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_82_117/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.717         Logic Levels: 1  
                                                                                   Logic: 0.630ns(40.936%), Route: 0.909ns(59.064%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.694       2.694 r                        
                                   net (fanout=1)        0.000       2.694         clk              
 IOBD_112_252/DIN                  td                    0.781       3.475 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.475         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.516 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.142         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.142 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.323       5.465         mdo/n1           
 CLMS_82_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.808                          
 clock uncertainty                                      -0.050       5.758                          

 Recovery time                                          -0.497       5.261                          

 Data required time                                                  5.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.261                          
 Data arrival time                                                  -4.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.340       2.788         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.194       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.471       3.453         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_108/RSCO                 td                    0.098       3.551 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.551         n42              
 CLMA_118_112/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.551         Logic Levels: 1  
                                                                                   Logic: 0.292ns(38.270%), Route: 0.471ns(61.730%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.446       3.187         mdo/n1           
 CLMA_118_112/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       2.844                          
 clock uncertainty                                       0.000       2.844                          

 Removal time                                            0.000       2.844                          

 Data required time                                                  2.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.844                          
 Data arrival time                                                  -3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.157
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.340       2.788         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.194       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.449       3.431         u_CORES/u_debug_core_0/resetn_Z
 CLMS_94_101/RSCO                  td                    0.098       3.529 f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][14]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.529         n12              
 CLMS_94_105/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   3.529         Logic Levels: 1  
                                                                                   Logic: 0.292ns(39.406%), Route: 0.449ns(60.594%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.416       3.157         mdo/n1           
 CLMS_94_105/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.814                          
 clock uncertainty                                       0.000       2.814                          

 Removal time                                            0.000       2.814                          

 Data required time                                                  2.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.814                          
 Data arrival time                                                  -3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.340       2.788         mdo/n1           
 CLMA_102_116/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.194       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=139)      0.426       3.408         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_84/RSCO                  td                    0.098       3.506 f       u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.506         n27              
 CLMA_102_88/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.506         Logic Levels: 1  
                                                                                   Logic: 0.292ns(40.669%), Route: 0.426ns(59.331%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.405       3.146         mdo/n1           
 CLMA_102_88/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.362       2.784                          
 clock uncertainty                                       0.000       2.784                          

 Removal time                                            0.000       2.784                          

 Data required time                                                  2.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.784                          
 Data arrival time                                                  -3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[0]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.394       3.135         mdo/n1           
 CLMA_90_88/CLK                                                            r       Current_State[0]/opit_0/CLK

 CLMA_90_88/Q0                     tco                   0.233       3.368 r       Current_State[0]/opit_0/Q
                                   net (fanout=9)        0.370       3.738         N_107_iso/n0     
 CLMA_90_96/Y2                     td                    0.396       4.134 f       Next_State_1_6_0_.m35/gateop_perm/Z
                                   net (fanout=4)        0.373       4.507         mdo/n3           
 CLMA_90_80/Y0                     td                    0.276       4.783 f       Next_State_1_6_0_.un1_mdo_cl_i/gateop_perm/Z
                                   net (fanout=1)        1.834       6.617         un1_mdo_cl_i_0   
 IOL_199_6/TO                      td                    0.111       6.728 f       mdio_io_obuft/opit_1/T
                                   net (fanout=1)        0.000       6.728         mdio_io_obuft/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.589 f       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000       9.589         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.589         Logic Levels: 4  
                                                                                   Logic: 3.877ns(60.071%), Route: 2.577ns(39.929%)
====================================================================================================

====================================================================================================

Startpoint  : mdo/opit_0_L5Q_perm/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.307       2.755         mdo/n1           
 CLMA_90_96/CLK                                                            r       mdo/opit_0_L5Q_perm/CLK

 CLMA_90_96/Q0                     tco                   0.194       2.949 r       mdo/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.508       4.457         mdo_Z            
 IOL_199_6/DO                      td                    0.074       4.531 r       mdio_io_obuft/opit_1/O
                                   net (fanout=1)        0.000       4.531         mdio_io_obuft/ntO
 IOBD_197_0/PAD                    td                    2.150       6.681 r       mdio_io_obuft/opit_0/O
                                   net (fanout=1)        0.000       6.681         mdio_io          
 N9                                                                        r       mdio_io (port)   

 Data arrival time                                                   6.681         Logic Levels: 2  
                                                                                   Logic: 2.418ns(61.589%), Route: 1.508ns(38.411%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.531 sec
Current time: Tue Dec 15 08:40:56 2020
Action report_timing: Peak memory pool usage is 281,600,000 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:40:57 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.421875 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.296875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 9.578 sec
Current time: Tue Dec 15 08:41:07 2020
Action gen_bit_stream: Peak memory pool usage is 350,269,440 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
C: Flow-2002: Design file modified: "F:/mdio_1214/source/mdio.v". 


Process "Synthesize" started.
Current time: Tue Dec 15 08:42:39 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 6 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL265 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Removing unused bit 16 of data_fr_phy_22[16:0]. Either assign all bits or reduce the width of the signal.
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 2.73ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 19.000 sec
Action synthesize: CPU time elapsed is 3.141 sec
Current time: Tue Dec 15 08:42:57 2020
Action synthesize: Peak memory pool usage is 127,672,320 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:42:57 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 20)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer-4007: Port CIN have no connected net.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:31)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                  449          33840
        LUT                 492          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_670(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_671(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.281250 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 467      | 33840         | 2                   
| LUT                   | 535      | 22560         | 3                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 1        | 60            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 24.000 sec
Action dev_map: CPU time elapsed is 4.188 sec
Current time: Tue Dec 15 08:43:20 2020
Action dev_map: Peak memory pool usage is 196,067,328 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:43:21 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_671/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_670/gopclkbufg to USCM_56_158.
Pre global placement takes 3.25 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 3%.
Global placement takes 0.78 sec.
Wirelength after global placement is 2570.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_670/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_671/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 2632.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 2586.
Post global placement takes 0.83 sec.
Wirelength after legalization is 3213.
Legalization takes 0.09 sec.
Worst slack before Replication Place is -1416.
Wirelength after replication placement is 3213.
Legalized cost -1416.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3437.
Timing-driven detailed placement takes 0.91 sec.
Placement done.
Total placement takes 6.11 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.45 sec.
Worst slack is -346.
Processing design graph takes 0.19 sec.
Total memory for routing:
	63.666528 M.
Total nets for routing : 857.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 164 at the end of iteration 0.
Unrouted nets 100 at the end of iteration 1.
Unrouted nets 76 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 48 at the end of iteration 4.
Unrouted nets 42 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 15 at the end of iteration 8.
Unrouted nets 17 at the end of iteration 9.
Unrouted nets 15 at the end of iteration 10.
Unrouted nets 19 at the end of iteration 11.
Unrouted nets 22 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 13 at the end of iteration 14.
Unrouted nets 11 at the end of iteration 15.
Unrouted nets 13 at the end of iteration 16.
Unrouted nets 10 at the end of iteration 17.
Unrouted nets 10 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 5 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 8 at the end of iteration 27.
Unrouted nets 5 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 9 at the end of iteration 30.
Unrouted nets 9 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 7 at the end of iteration 33.
Unrouted nets 6 at the end of iteration 34.
Unrouted nets 6 at the end of iteration 35.
Unrouted nets 5 at the end of iteration 36.
Unrouted nets 5 at the end of iteration 37.
Unrouted nets 6 at the end of iteration 38.
Unrouted nets 8 at the end of iteration 39.
Unrouted nets 5 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 5 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 3 at the end of iteration 46.
Unrouted nets 3 at the end of iteration 47.
Unrouted nets 3 at the end of iteration 48.
Unrouted nets 3 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 4 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 4 at the end of iteration 71.
Unrouted nets 1 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 3 at the end of iteration 74.
Unrouted nets 2 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 1 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 1 at the end of iteration 95.
Unrouted nets 4 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 3 at the end of iteration 100.
Unrouted nets 3 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 1 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 2 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 3 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 3 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 2 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 0 at the end of iteration 169.
Global Routing step 2 takes 5.70 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.02 sec.
Global routing takes 5.73 sec.
Total 871 subnets.
    forward max bucket size 45165 , backward 63.
        Unrouted nets 373 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.796875 sec.
    forward max bucket size 451 , backward 60.
        Unrouted nets 288 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 50.
        Unrouted nets 214 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 35.
        Unrouted nets 155 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 49.
        Unrouted nets 110 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 55.
        Unrouted nets 84 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 51.
        Unrouted nets 59 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 70.
        Unrouted nets 33 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 69.
        Unrouted nets 14 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 26.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 12 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 10 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 5 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 11.
        Unrouted nets 6 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 6 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 13.
        Unrouted nets 3 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.015625 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 1.
        Unrouted nets 3 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    Unrouted nets 3 at the end of fading iteration 11.
    Unrouted nets 4 at the end of fading iteration 10.
    Unrouted nets 2 at the end of fading iteration 9.
    Unrouted nets 2 at the end of fading iteration 8.
    Unrouted nets 2 at the end of fading iteration 7.
    Unrouted nets 2 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 2 at the end of fading iteration 4.
    Unrouted nets 0 at the end of fading iteration 3.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 16.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.36 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 24.23 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 127      | 3748          | 3                   
|   FF                     | 330      | 22488         | 1                   
|   LUT                    | 360      | 14992         | 2                   
|   LUT-FF pairs           | 192      | 14992         | 1                   
| Use of CLMS              | 59       | 1892          | 3                   
|   FF                     | 137      | 11352         | 1                   
|   LUT                    | 176      | 7568          | 2                   
|   LUT-FF pairs           | 85       | 7568          | 1                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 1        | 60            | 2                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 48       | 3480          | 1                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:31s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 35.000 sec
Action pnr: CPU time elapsed is 34.359 sec
Current time: Tue Dec 15 08:43:55 2020
Action pnr: Peak memory pool usage is 504,692,736 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:31s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:43:57 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:44:01 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      2.734                {0 1.367}           Declared                 317
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  11
 DebugCore_JCLK               50.000                   {0 25}           Declared                 138
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   365.764 MHz     248.509 MHz          2.734          4.024         -1.290
 DebugCore_JCLK              20.000 MHz     153.539 MHz         50.000          6.513         43.487
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -1.290    -16.094   24                 546             
 DebugCore_JCLK        DebugCore_CAPTURE     44.390    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        22.657    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.923    0.000     0                  86              
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.326     0.000     0                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     3.862     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.324     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        21.168    0.000     0                  86              
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.144    -1.295    11                 226             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.933     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.149     0.000     0                  317             
 DebugCore_CAPTURE                           49.015    0.000     0                  11              
 DebugCore_JCLK                              23.568    0.000     0                  138             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.314    -0.639    6                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     45.923    0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        23.163    0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.285    0.000     0                  86              
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.279     0.000     0                  546             
 DebugCore_JCLK        DebugCore_CAPTURE     2.942     0.000     0                  16              
 DebugCore_JCLK        DebugCore_JCLK        0.276     0.000     0                  370             
 DebugCore_CAPTURE     DebugCore_JCLK        22.548    0.000     0                  86              
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.496     0.000     0                  226             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.741     0.000     0                  226             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.451     0.000     0                  317             
 DebugCore_CAPTURE                           49.055    0.000     0                  11              
 DebugCore_JCLK                              23.661    0.000     0                  138             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.066
  Launch Clock Delay      :  4.657
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.170       4.657         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.307       4.964 r       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.436       5.400         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.222       5.622 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.131       5.753         N_166            
 CLMA_90_81/Y1                     td                    0.223       5.976 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.285       6.261         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.300       6.561 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.894       7.455         data_fr_phy[5]/n2
 CLMA_94_84/Y3                     td                    0.207       7.662 f       data_fr_phyce[14]/gateop/Z
                                   net (fanout=1)        0.259       7.921         data_fr_phyce[14]
 CLMA_94_88/CE                                                             f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   7.921         Logic Levels: 4  
                                                                                   Logic: 1.259ns(38.572%), Route: 2.005ns(61.428%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.026       6.800         mdo/n1           
 CLMA_94_88/CLK                                                            r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.531       7.331                          
 clock uncertainty                                      -0.050       7.281                          

 Setup time                                             -0.650       6.631                          

 Data required time                                                  6.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.631                          
 Data arrival time                                                  -7.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.290                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[6]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.040
  Launch Clock Delay      :  4.657
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.170       4.657         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.307       4.964 r       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.436       5.400         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.222       5.622 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.131       5.753         N_166            
 CLMA_90_81/Y1                     td                    0.223       5.976 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.285       6.261         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.300       6.561 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.681       7.242         data_fr_phy[5]/n2
 CLMS_78_81/Y1                     td                    0.306       7.548 f       data_fr_phyce[6]/gateop_perm/Z
                                   net (fanout=1)        0.103       7.651         data_fr_phyce[6] 
 CLMA_78_80/CE                                                             f       data_fr_phy[6]/opit_0/CE

 Data arrival time                                                   7.651         Logic Levels: 4  
                                                                                   Logic: 1.358ns(45.357%), Route: 1.636ns(54.643%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.000       6.774         mdo/n1           
 CLMA_78_80/CLK                                                            r       data_fr_phy[6]/opit_0/CLK
 clock pessimism                                         0.531       7.305                          
 clock uncertainty                                      -0.050       7.255                          

 Setup time                                             -0.650       6.605                          

 Data required time                                                  6.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.605                          
 Data arrival time                                                  -7.651                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.046                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[13]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.040
  Launch Clock Delay      :  4.657
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.170       4.657         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.307       4.964 r       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.436       5.400         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.222       5.622 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.131       5.753         N_166            
 CLMA_90_81/Y1                     td                    0.223       5.976 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.285       6.261         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.300       6.561 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.694       7.255         data_fr_phy[5]/n2
 CLMA_78_80/Y1                     td                    0.207       7.462 f       data_fr_phyce[13]/gateop_perm/Z
                                   net (fanout=1)        0.103       7.565         data_fr_phyce[13]
 CLMS_78_81/CE                                                             f       data_fr_phy[13]/opit_0/CE

 Data arrival time                                                   7.565         Logic Levels: 4  
                                                                                   Logic: 1.259ns(43.294%), Route: 1.649ns(56.706%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.000       6.774         mdo/n1           
 CLMS_78_81/CLK                                                            r       data_fr_phy[13]/opit_0/CLK
 clock pessimism                                         0.531       7.305                          
 clock uncertainty                                      -0.050       7.255                          

 Setup time                                             -0.650       6.605                          

 Data required time                                                  6.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.605                          
 Data arrival time                                                  -7.565                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.719
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.066       4.106         mdo/n1           
 CLMA_118_100/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK

 CLMA_118_100/Q2                   tco                   0.240       4.346 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/Q
                                   net (fanout=3)        0.090       4.436         u_CORES/u_debug_core_0/u_Storage_Condition/status_1[4]/n0
 CLMA_118_101/A4                                                           f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.436         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.232       4.719         mdo/n1           
 CLMA_118_101/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.561       4.158                          
 clock uncertainty                                       0.000       4.158                          

 Hold time                                              -0.048       4.110                          

 Data required time                                                  4.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.110                          
 Data arrival time                                                  -4.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/D
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.701
  Launch Clock Delay      :  4.088
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.048       4.088         mdo/n1           
 CLMA_118_89/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_89/Q2                    tco                   0.240       4.328 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.199       4.527         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/n0
 CLMA_118_88/AD                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/D

 Data arrival time                                                   4.527         Logic Levels: 0  
                                                                                   Logic: 0.240ns(54.670%), Route: 0.199ns(45.330%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.214       4.701         mdo/n1           
 CLMA_118_88/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.140                          
 clock uncertainty                                       0.000       4.140                          

 Hold time                                               0.056       4.196                          

 Data required time                                                  4.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.196                          
 Data arrival time                                                  -4.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[7]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.064       4.104         mdo/n1           
 CLMA_122_96/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_96/Q0                    tco                   0.242       4.346 r       u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.397       4.743         u_CORES/u_debug_core_0/ram_wadr [3]
 DRM_106_88/ADA0[7]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRA[7]

 Data arrival time                                                   4.743         Logic Levels: 0  
                                                                                   Logic: 0.242ns(37.872%), Route: 0.397ns(62.128%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.221       4.708         mdo/n1           
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA
 clock pessimism                                        -0.531       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.226       4.403                          

 Data required time                                                  4.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.403                          
 Data arrival time                                                  -4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.945
  Launch Clock Delay      :  6.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.182      81.292         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.302      81.594 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      81.855         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.855         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.641%), Route: 0.261ns(46.359%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.945     126.945         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.945                          
 clock uncertainty                                      -0.050     126.895                          

 Setup time                                             -0.650     126.245                          

 Data required time                                                126.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.245                          
 Data arrival time                                                 -81.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.945
  Launch Clock Delay      :  6.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.182      81.292         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.302      81.594 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      81.855         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.855         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.641%), Route: 0.261ns(46.359%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.945     126.945         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.945                          
 clock uncertainty                                      -0.050     126.895                          

 Setup time                                             -0.650     126.245                          

 Data required time                                                126.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.245                          
 Data arrival time                                                 -81.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.945
  Launch Clock Delay      :  6.292
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.182      81.292         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.302      81.594 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.261      81.855         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.855         Logic Levels: 0  
                                                                                   Logic: 0.302ns(53.641%), Route: 0.261ns(46.359%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.945     126.945         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.945                          
 clock uncertainty                                      -0.050     126.895                          

 Setup time                                             -0.650     126.245                          

 Data required time                                                126.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.245                          
 Data arrival time                                                 -81.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013     130.683         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_118_61/Q1                    tco                   0.240     130.923 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.240     131.163         u_CORES/id_o [0] 
 CLMS_114_61/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 131.163         Logic Levels: 0  
                                                                                   Logic: 0.240ns(50.000%), Route: 0.240ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.284     127.284         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.284                          
 clock uncertainty                                       0.050     127.334                          

 Hold time                                              -0.033     127.301                          

 Data required time                                                127.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.301                          
 Data arrival time                                                -131.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013     130.683         ntclkbufg_0      
 CLMA_118_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_118_60/Q0                    tco                   0.238     130.921 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.334     131.255         u_CORES/id_o [2] 
 CLMS_114_61/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 131.255         Logic Levels: 0  
                                                                                   Logic: 0.238ns(41.608%), Route: 0.334ns(58.392%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.284     127.284         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.284                          
 clock uncertainty                                       0.050     127.334                          

 Hold time                                               0.056     127.390                          

 Data required time                                                127.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.390                          
 Data arrival time                                                -131.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.478  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.205
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013     130.683         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.267     130.950 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.228     131.178         u_CORES/conf_sel [0]
 CLMS_114_69/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 131.178         Logic Levels: 0  
                                                                                   Logic: 0.267ns(53.939%), Route: 0.228ns(46.061%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       2.205     127.205         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.205                          
 clock uncertainty                                       0.050     127.255                          

 Hold time                                              -0.020     127.235                          

 Data required time                                                127.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.235                          
 Data arrival time                                                -131.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.044
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.215       6.044         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.302       6.346 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.976       7.322         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_61/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.322         Logic Levels: 0  
                                                                                   Logic: 0.302ns(23.631%), Route: 0.976ns(76.369%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013      30.683         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.159      30.842                          
 clock uncertainty                                      -0.050      30.792                          

 Setup time                                             -0.813      29.979                          

 Data required time                                                 29.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.979                          
 Data arrival time                                                  -7.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.044
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.215       6.044         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.302       6.346 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.976       7.322         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_61/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/RS

 Data arrival time                                                   7.322         Logic Levels: 0  
                                                                                   Logic: 0.302ns(23.631%), Route: 0.976ns(76.369%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013      30.683         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.842                          
 clock uncertainty                                      -0.050      30.792                          

 Setup time                                             -0.813      29.979                          

 Data required time                                                 29.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.979                          
 Data arrival time                                                  -7.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.044
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.215       6.044         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.302       6.346 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.976       7.322         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_61/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.322         Logic Levels: 0  
                                                                                   Logic: 0.302ns(23.631%), Route: 0.976ns(76.369%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.013      30.683         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.159      30.842                          
 clock uncertainty                                      -0.050      30.792                          

 Setup time                                             -0.813      29.979                          

 Data required time                                                 29.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.979                          
 Data arrival time                                                  -7.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  5.340
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.018       5.340         ntclkbufg_0      
 CLMA_118_68/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_118_68/Q0                    tco                   0.238       5.578 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.090       5.668         u_CORES/u_jtag_hub/N_45_i/n0
 CLMA_118_69/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.184       6.013         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.392                          
 clock uncertainty                                       0.000       5.392                          

 Hold time                                              -0.048       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                  -5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.017
  Launch Clock Delay      :  5.345
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.023       5.345         ntclkbufg_0      
 CLMS_110_77/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_77/Q0                    tco                   0.238       5.583 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.673         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [37]
 CLMA_110_76/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.673         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.188       6.017         ntclkbufg_0      
 CLMA_110_76/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.396                          
 clock uncertainty                                       0.000       5.396                          

 Hold time                                              -0.048       5.348                          

 Data required time                                                  5.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.348                          
 Data arrival time                                                  -5.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.025
  Launch Clock Delay      :  5.352
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.030       5.352         ntclkbufg_0      
 CLMS_98_89/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_89/Q0                     tco                   0.238       5.590 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.680         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [23]
 CLMS_98_89/B4                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.680         Logic Levels: 0  
                                                                                   Logic: 0.238ns(72.561%), Route: 0.090ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.196       6.025         ntclkbufg_0      
 CLMS_98_89/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       5.380                          
 clock uncertainty                                       0.000       5.380                          

 Hold time                                              -0.048       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                  -5.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.366
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.284      27.284         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.307      27.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.633      28.224         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.301      28.525 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.289      28.814         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_81/Y2                    td                    0.222      29.036 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/gateop_perm/Z
                                   net (fanout=21)       0.620      29.656         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_110_100/Y0                   td                    0.300      29.956 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.130      30.086         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_110_100/Y2                   td                    0.504      30.590 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.128      30.718         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMA_110_100/Y1                   td                    0.320      31.038 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.128      31.166         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMA_110_100/Y3                   td                    0.319      31.485 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.823      32.308         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMS_110_97/Y2                    td                    0.301      32.609 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.579      33.188         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_114_88/A0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.188         Logic Levels: 7  
                                                                                   Logic: 2.574ns(43.598%), Route: 3.330ns(56.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.044      55.366         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.366                          
 clock uncertainty                                      -0.050      55.316                          

 Setup time                                             -0.205      55.111                          

 Data required time                                                 55.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.111                          
 Data arrival time                                                 -33.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.366
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.284      27.284         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.307      27.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.633      28.224         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.301      28.525 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.131      28.656         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_85/Y1                    td                    0.320      28.976 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.621      29.597         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_110_104/Y1                   td                    0.223      29.820 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.428      30.248         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMS_110_101/Y1                   td                    0.303      30.551 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.355      30.906         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMS_110_93/Y1                    td                    0.493      31.399 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.283      31.682         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_89/Y1                    td                    0.223      31.905 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.421      32.326         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_114_88/A1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.326         Logic Levels: 6  
                                                                                   Logic: 2.170ns(43.038%), Route: 2.872ns(56.962%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.044      55.366         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.366                          
 clock uncertainty                                      -0.050      55.316                          

 Setup time                                             -0.243      55.073                          

 Data required time                                                 55.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.073                          
 Data arrival time                                                 -32.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.366
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       2.284      27.284         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.307      27.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.633      28.224         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.301      28.525 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.131      28.656         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_85/Y1                    td                    0.320      28.976 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.501      29.477         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_110_92/Y2                    td                    0.301      29.778 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.426      30.204         u_CORES/u_debug_core_0/u_rd_addr_gen/N_130
 CLMA_110_88/Y0                    td                    0.300      30.504 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.286      30.790         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMA_110_92/Y1                    td                    0.303      31.093 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop/Z
                                   net (fanout=1)        0.426      31.519         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_114_92/Y3                    td                    0.302      31.821 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.282      32.103         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_114_88/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.103         Logic Levels: 6  
                                                                                   Logic: 2.134ns(44.283%), Route: 2.685ns(55.717%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.044      55.366         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.366                          
 clock uncertainty                                      -0.050      55.316                          

 Setup time                                             -0.128      55.188                          

 Data required time                                                 55.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.188                          
 Data arrival time                                                 -32.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.009
  Launch Clock Delay      :  1.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.854      26.854         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_114_69/Q3                    tco                   0.237      27.091 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=3)        0.090      27.181         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [4]
 CLMA_114_68/D4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.181         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.180       6.009         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.009                          
 clock uncertainty                                       0.050       6.059                          

 Hold time                                              -0.046       6.013                          

 Data required time                                                  6.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.013                          
 Data arrival time                                                 -27.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.009
  Launch Clock Delay      :  1.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.854      26.854         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_114_69/Q1                    tco                   0.240      27.094 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.090      27.184         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_114_68/C0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.184         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.180       6.009         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.009                          
 clock uncertainty                                       0.050       6.059                          

 Hold time                                              -0.128       5.931                          

 Data required time                                                  5.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.931                          
 Data arrival time                                                 -27.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.009
  Launch Clock Delay      :  1.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.854      26.854         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_114_69/Q1                    tco                   0.240      27.094 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.090      27.184         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_114_68/D1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.184         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      2.180       6.009         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.009                          
 clock uncertainty                                       0.050       6.059                          

 Hold time                                              -0.145       5.914                          

 Data required time                                                  5.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.914                          
 Data arrival time                                                 -27.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.723
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.236       4.723         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.307       5.030 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.705       5.735         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.303       6.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.735       6.773         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.773         Logic Levels: 1  
                                                                                   Logic: 0.610ns(29.756%), Route: 1.440ns(70.244%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.024       6.798         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.329                          
 clock uncertainty                                      -0.050       7.279                          

 Recovery time                                          -0.650       6.629                          

 Data required time                                                  6.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.629                          
 Data arrival time                                                  -6.773                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.723
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.236       4.723         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.307       5.030 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.705       5.735         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.303       6.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.735       6.773         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.773         Logic Levels: 1  
                                                                                   Logic: 0.610ns(29.756%), Route: 1.440ns(70.244%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.024       6.798         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.329                          
 clock uncertainty                                      -0.050       7.279                          

 Recovery time                                          -0.650       6.629                          

 Data required time                                                  6.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.629                          
 Data arrival time                                                  -6.773                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.723
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.236       4.723         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.307       5.030 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.705       5.735         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.303       6.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.735       6.773         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.773         Logic Levels: 1  
                                                                                   Logic: 0.610ns(29.756%), Route: 1.440ns(70.244%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.024       6.798         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.329                          
 clock uncertainty                                      -0.050       7.279                          

 Recovery time                                          -0.650       6.629                          

 Data required time                                                  6.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.629                          
 Data arrival time                                                  -6.773                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.071       4.111         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.240       4.351 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.646       4.997         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.112       5.109 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.109         n26              
 CLMA_118_93/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS

 Data arrival time                                                   5.109         Logic Levels: 1  
                                                                                   Logic: 0.352ns(35.271%), Route: 0.646ns(64.729%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.220       4.707         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Removal time                                            0.000       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                  -5.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.071       4.111         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.240       4.351 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.646       4.997         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.112       5.109 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.109         n26              
 CLMA_118_93/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/RS

 Data arrival time                                                   5.109         Logic Levels: 1  
                                                                                   Logic: 0.352ns(35.271%), Route: 0.646ns(64.729%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.220       4.707         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Removal time                                            0.000       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                  -5.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.071       4.111         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.240       4.351 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.646       4.997         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.112       5.109 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.109         n26              
 CLMA_118_93/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   5.109         Logic Levels: 1  
                                                                                   Logic: 0.352ns(35.271%), Route: 0.646ns(64.729%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.220       4.707         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                        -0.531       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Removal time                                            0.000       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                  -5.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[5]/opit_0_L5Q_perm/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.186       4.673         mdo/n1           
 CLMS_94_85/CLK                                                            r       data_fr_phy[5]/opit_0_L5Q_perm/CLK

 CLMS_94_85/Q1                     tco                   0.307       4.980 r       data_fr_phy[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.704       5.684         data_0/n2        
 CLMA_78_88/Y0                     td                    0.513       6.197 r       data_0/gateop_perm/Z
                                   net (fanout=1)        0.577       6.774         data_0_Z         
 CLMS_78_89/Y0                     td                    0.516       7.290 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        2.132       9.422         data_c           
 IOL_7_178/DO                      td                    0.146       9.568 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.568         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.300 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.300         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.300         Logic Levels: 4  
                                                                                   Logic: 5.214ns(60.438%), Route: 3.413ns(39.562%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      2.170       4.657         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[5]/opit_0/CLK

 CLMA_90_76/Q2                     tco                   0.306       4.963 r       Current_State[5]/opit_0/Q
                                   net (fanout=13)       0.596       5.559         g2_3/n2          
 CLMA_90_68/Y1                     td                    0.303       5.862 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.126       5.988         g0_1             
 CLMA_90_68/Y0                     td                    0.516       6.504 f       g0/gateop_perm/Z 
                                   net (fanout=1)        2.150       8.654         g0/n5            
 IOL_199_6/TO                      td                    0.146       8.800 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.800         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.532 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.532         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.532         Logic Levels: 4  
                                                                                   Logic: 5.003ns(63.530%), Route: 2.872ns(36.470%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[13]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       2.722       4.296         N_72_i/n3        
 CLMS_78_81/M0                                                             f       data_fr_phy[13]/opit_0/D

 Data arrival time                                                   4.296         Logic Levels: 2  
                                                                                   Logic: 1.574ns(36.639%), Route: 2.722ns(63.361%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[15]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       1.934       3.001         N_72_i/n3        
 CLMA_94_80/M0                                                             r       data_fr_phy[15]/opit_0/D

 Data arrival time                                                   3.001         Logic Levels: 2  
                                                                                   Logic: 1.067ns(35.555%), Route: 1.934ns(64.445%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       1.962       3.029         N_72_i/n3        
 CLMA_90_88/M0                                                             r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   3.029         Logic Levels: 2  
                                                                                   Logic: 1.067ns(35.226%), Route: 1.962ns(64.774%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[2]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       2.061       3.128         N_72_i/n3        
 CLMA_90_89/A2                                                             r       data_fr_phy[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.128         Logic Levels: 2  
                                                                                   Logic: 1.067ns(34.111%), Route: 2.061ns(65.889%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[14]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.749
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.381       3.122         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.233       3.355 f       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.325       3.680         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.170       3.850 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.096       3.946         N_166            
 CLMA_90_81/Y1                     td                    0.170       4.116 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.209       4.325         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.229       4.554 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.666       5.220         data_fr_phy[5]/n2
 CLMA_94_84/Y3                     td                    0.158       5.378 f       data_fr_phyce[14]/gateop/Z
                                   net (fanout=1)        0.215       5.593         data_fr_phyce[14]
 CLMA_94_88/CE                                                             f       data_fr_phy[14]/opit_0/CE

 Data arrival time                                                   5.593         Logic Levels: 4  
                                                                                   Logic: 0.960ns(38.851%), Route: 1.511ns(61.149%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.301       5.483         mdo/n1           
 CLMA_94_88/CLK                                                            r       data_fr_phy[14]/opit_0/CLK
 clock pessimism                                         0.343       5.826                          
 clock uncertainty                                      -0.050       5.776                          

 Setup time                                             -0.497       5.279                          

 Data required time                                                  5.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.279                          
 Data arrival time                                                  -5.593                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.314                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[6]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.381       3.122         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.233       3.355 f       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.325       3.680         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.170       3.850 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.096       3.946         N_166            
 CLMA_90_81/Y1                     td                    0.170       4.116 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.209       4.325         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.236       4.561 f       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.537       5.098         data_fr_phy[5]/n2
 CLMS_78_81/Y1                     td                    0.234       5.332 f       data_fr_phyce[6]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.418         data_fr_phyce[6] 
 CLMA_78_80/CE                                                             f       data_fr_phy[6]/opit_0/CE

 Data arrival time                                                   5.418         Logic Levels: 4  
                                                                                   Logic: 1.043ns(45.427%), Route: 1.253ns(54.573%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.278       5.460         mdo/n1           
 CLMA_78_80/CLK                                                            r       data_fr_phy[6]/opit_0/CLK
 clock pessimism                                         0.343       5.803                          
 clock uncertainty                                      -0.050       5.753                          

 Setup time                                             -0.497       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.418                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.162                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[1]/opit_0/CLK
Endpoint    : data_fr_phy[13]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.726
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.381       3.122         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[1]/opit_0/CLK

 CLMA_90_76/Q1                     tco                   0.233       3.355 f       Current_State[1]/opit_0/Q
                                   net (fanout=10)       0.325       3.680         g2_3/n1          
 CLMA_90_81/Y0                     td                    0.170       3.850 r       g0_0/gateop_perm/Z
                                   net (fanout=4)        0.096       3.946         N_166            
 CLMA_90_81/Y1                     td                    0.170       4.116 r       un1_mdo_en16_5_i_a3_0/gateop_perm/Z
                                   net (fanout=1)        0.209       4.325         un1_mdo_en16_5_i_a3/n4
 CLMA_90_85/Y0                     td                    0.229       4.554 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.524       5.078         data_fr_phy[5]/n2
 CLMA_78_80/Y1                     td                    0.158       5.236 f       data_fr_phyce[13]/gateop_perm/Z
                                   net (fanout=1)        0.086       5.322         data_fr_phyce[13]
 CLMS_78_81/CE                                                             f       data_fr_phy[13]/opit_0/CE

 Data arrival time                                                   5.322         Logic Levels: 4  
                                                                                   Logic: 0.960ns(43.636%), Route: 1.240ns(56.364%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.278       5.460         mdo/n1           
 CLMS_78_81/CLK                                                            r       data_fr_phy[13]/opit_0/CLK
 clock pessimism                                         0.343       5.803                          
 clock uncertainty                                      -0.050       5.753                          

 Setup time                                             -0.497       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.322                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.173
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.336       2.784         mdo/n1           
 CLMA_118_100/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/CLK

 CLMA_118_100/Q2                   tco                   0.192       2.976 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv/Q
                                   net (fanout=3)        0.078       3.054         u_CORES/u_debug_core_0/u_Storage_Condition/status_1[4]/n0
 CLMA_118_101/A4                                                           f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.054         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.432       3.173         mdo/n1           
 CLMA_118_101/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.362       2.811                          
 clock uncertainty                                       0.000       2.811                          

 Hold time                                              -0.036       2.775                          

 Data required time                                                  2.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.775                          
 Data arrival time                                                  -3.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.155
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.317       2.765         mdo/n1           
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK

 CLMA_118_84/Q0                    tco                   0.190       2.955 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.078       3.033         u_CORES/u_debug_core_0/u_Storage_Condition/ram_wdat0_cZ/n3
 CLMA_118_84/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.033         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.414       3.155         mdo/n1           
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.377       2.778                          
 clock uncertainty                                       0.000       2.778                          

 Hold time                                              -0.036       2.742                          

 Data required time                                                  2.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.742                          
 Data arrival time                                                  -3.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/L4
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  2.757
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.309       2.757         mdo/n1           
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_93/Q0                     tco                   0.190       2.947 f       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.078       3.025         u_CORES/u_debug_core_0/data_pipe[2] [3]
 CLMS_98_93/B4                                                             f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.025         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.406       3.147         mdo/n1           
 CLMS_98_93/CLK                                                            r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.377       2.770                          
 clock uncertainty                                       0.000       2.770                          

 Hold time                                              -0.036       2.734                          

 Data required time                                                  2.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.734                          
 Data arrival time                                                  -3.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.509
  Launch Clock Delay      :  4.595
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.385      79.595         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.231      79.826 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.213      80.039         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.039         Logic Levels: 0  
                                                                                   Logic: 0.231ns(52.027%), Route: 0.213ns(47.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.509     126.509         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.509                          
 clock uncertainty                                      -0.050     126.459                          

 Setup time                                             -0.497     125.962                          

 Data required time                                                125.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.962                          
 Data arrival time                                                 -80.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.509
  Launch Clock Delay      :  4.595
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.385      79.595         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.231      79.826 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.213      80.039         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.039         Logic Levels: 0  
                                                                                   Logic: 0.231ns(52.027%), Route: 0.213ns(47.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.509     126.509         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.509                          
 clock uncertainty                                      -0.050     126.459                          

 Setup time                                             -0.497     125.962                          

 Data required time                                                125.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.962                          
 Data arrival time                                                 -80.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.509
  Launch Clock Delay      :  4.595
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.385      79.595         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_61/Q0                    tco                   0.231      79.826 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.213      80.039         u_CORES/conf_sel [0]
 CLMS_114_61/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.039         Logic Levels: 0  
                                                                                   Logic: 0.231ns(52.027%), Route: 0.213ns(47.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.509     126.509         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.509                          
 clock uncertainty                                      -0.050     126.459                          

 Setup time                                             -0.497     125.962                          

 Data required time                                                125.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.962                          
 Data arrival time                                                 -80.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.685
  Launch Clock Delay      :  4.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286     129.264         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/CLK

 CLMA_118_61/Q1                    tco                   0.215     129.479 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv/Q
                                   net (fanout=2)        0.184     129.663         u_CORES/id_o [0] 
 CLMS_114_61/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.663         Logic Levels: 0  
                                                                                   Logic: 0.215ns(53.885%), Route: 0.184ns(46.115%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.685     126.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.685                          
 clock uncertainty                                       0.050     126.735                          

 Hold time                                              -0.014     126.721                          

 Data required time                                                126.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.721                          
 Data arrival time                                                -129.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.685
  Launch Clock Delay      :  4.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286     129.264         ntclkbufg_0      
 CLMA_118_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK

 CLMA_118_60/Q0                    tco                   0.190     129.454 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/Q
                                   net (fanout=2)        0.288     129.742         u_CORES/id_o [2] 
 CLMS_114_61/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.742         Logic Levels: 0  
                                                                                   Logic: 0.190ns(39.749%), Route: 0.288ns(60.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.685     126.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.685                          
 clock uncertainty                                       0.050     126.735                          

 Hold time                                               0.042     126.777                          

 Data required time                                                126.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.777                          
 Data arrival time                                                -129.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.685
  Launch Clock Delay      :  4.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286     129.264         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMA_118_61/Y2                    tco                   0.267     129.531 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=2)        0.186     129.717         u_CORES/id_o [1] 
 CLMS_114_61/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.717         Logic Levels: 0  
                                                                                   Logic: 0.267ns(58.940%), Route: 0.186ns(41.060%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=11)       1.685     126.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.685                          
 clock uncertainty                                       0.050     126.735                          

 Hold time                                              -0.014     126.721                          

 Data required time                                                126.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.721                          
 Data arrival time                                                -129.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.264
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.417       4.149         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.802       5.182         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_61/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.362%), Route: 0.802ns(77.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286      29.264         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.018                          
 clock uncertainty                                      -0.050      28.968                          

 Setup time                                             -0.623      28.345                          

 Data required time                                                 28.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.345                          
 Data arrival time                                                  -5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.264
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.417       4.149         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.802       5.182         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_61/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/RS

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.362%), Route: 0.802ns(77.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286      29.264         ntclkbufg_0      
 CLMA_118_61/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.018                          
 clock uncertainty                                      -0.050      28.968                          

 Setup time                                             -0.623      28.345                          

 Data required time                                                 28.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.345                          
 Data arrival time                                                  -5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.264
  Launch Clock Delay      :  4.149
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.417       4.149         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_130_24/Q0                    tco                   0.231       4.380 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.802       5.182         u_CORES/u_jtag_hub/tdo_out_0/n0
 CLMA_118_60/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.231ns(22.362%), Route: 0.802ns(77.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.286      29.264         ntclkbufg_0      
 CLMA_118_60/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.246      29.018                          
 clock uncertainty                                      -0.050      28.968                          

 Setup time                                             -0.623      28.345                          

 Data required time                                                 28.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.345                          
 Data arrival time                                                  -5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  3.763
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.299       3.763         ntclkbufg_0      
 CLMA_118_68/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK

 CLMA_118_68/Q0                    tco                   0.190       3.953 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.078       4.031         u_CORES/u_jtag_hub/N_45_i/n0
 CLMA_118_69/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.031         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.396       4.128         ntclkbufg_0      
 CLMA_118_69/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Hold time                                              -0.036       3.755                          

 Data required time                                                  3.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.755                          
 Data arrival time                                                  -4.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.765
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.301       3.765         ntclkbufg_0      
 CLMS_110_77/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_77/Q0                    tco                   0.190       3.955 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.033         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [37]
 CLMA_110_76/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.033         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.398       4.130         ntclkbufg_0      
 CLMA_110_76/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.793                          
 clock uncertainty                                       0.000       3.793                          

 Hold time                                              -0.036       3.757                          

 Data required time                                                  3.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.757                          
 Data arrival time                                                  -4.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.135
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.306       3.770         ntclkbufg_0      
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_80/Q0                    tco                   0.190       3.960 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.038         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [40]
 CLMA_110_80/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.038         Logic Levels: 0  
                                                                                   Logic: 0.190ns(70.896%), Route: 0.078ns(29.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.403       4.135         ntclkbufg_0      
 CLMA_110_80/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       3.783                          
 clock uncertainty                                       0.000       3.783                          

 Hold time                                              -0.036       3.747                          

 Data required time                                                  3.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.747                          
 Data arrival time                                                  -4.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.783
  Launch Clock Delay      :  1.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.685      26.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.233      26.918 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.522      27.440         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.238      27.678 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.217      27.895         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_81/Y2                    td                    0.157      28.052 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/gateop_perm/Z
                                   net (fanout=21)       0.502      28.554         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_110_100/Y0                   td                    0.229      28.783 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_24/gateop_perm/Z
                                   net (fanout=2)        0.096      28.879         u_CORES/u_debug_core_0/u_rd_addr_gen/N_138
 CLMA_110_100/Y2                   td                    0.396      29.275 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8_1/gateop_perm/Z
                                   net (fanout=1)        0.087      29.362         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/n1
 CLMA_110_100/Y1                   td                    0.255      29.617 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_8/gateop_perm/Z
                                   net (fanout=1)        0.087      29.704         u_CORES/u_debug_core_0/u_rd_addr_gen/N_73
 CLMA_110_100/Y3                   td                    0.254      29.958 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.635      30.593         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMS_110_97/Y2                    td                    0.238      30.831 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.456      31.287         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_114_88/A0                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.287         Logic Levels: 7  
                                                                                   Logic: 2.000ns(43.459%), Route: 2.602ns(56.541%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.319      53.783         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.783                          
 clock uncertainty                                      -0.050      53.733                          

 Setup time                                             -0.161      53.572                          

 Data required time                                                 53.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.572                          
 Data arrival time                                                 -31.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.783
  Launch Clock Delay      :  1.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.685      26.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.233      26.918 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.522      27.440         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.229      27.669 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.096      27.765         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_85/Y1                    td                    0.255      28.020 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.503      28.523         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_110_104/Y1                   td                    0.158      28.681 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.330      29.011         u_CORES/u_debug_core_0/u_rd_addr_gen/N_132
 CLMS_110_101/Y1                   td                    0.232      29.243 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.266      29.509         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMS_110_93/Y1                    td                    0.377      29.886 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.217      30.103         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMS_110_89/Y1                    td                    0.158      30.261 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.320      30.581         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_114_88/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.581         Logic Levels: 6  
                                                                                   Logic: 1.642ns(42.146%), Route: 2.254ns(57.854%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.319      53.783         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.783                          
 clock uncertainty                                      -0.050      53.733                          

 Setup time                                             -0.200      53.533                          

 Data required time                                                 53.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.533                          
 Data arrival time                                                 -30.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.783
  Launch Clock Delay      :  1.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.685      26.685         u_CORES/capt_o   
 CLMS_114_61/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_114_61/Q1                    tco                   0.233      26.918 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.522      27.440         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_110_85/Y2                    td                    0.229      27.669 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.096      27.765         u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMS_110_85/Y1                    td                    0.255      28.020 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=7)        0.366      28.386         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_110_92/Y2                    td                    0.238      28.624 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.320      28.944         u_CORES/u_debug_core_0/u_rd_addr_gen/N_130
 CLMA_110_88/Y0                    td                    0.236      29.180 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.217      29.397         u_CORES/u_debug_core_0/u_rd_addr_gen/N_144
 CLMA_110_92/Y1                    td                    0.234      29.631 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop/Z
                                   net (fanout=1)        0.326      29.957         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_114_92/Y3                    td                    0.231      30.188 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.206      30.394         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_114_88/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.394         Logic Levels: 6  
                                                                                   Logic: 1.656ns(44.648%), Route: 2.053ns(55.352%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.319      53.783         ntclkbufg_0      
 CLMA_114_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.783                          
 clock uncertainty                                      -0.050      53.733                          

 Setup time                                             -0.097      53.636                          

 Data required time                                                 53.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.636                          
 Data arrival time                                                 -30.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.420      26.420         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_114_69/Q3                    tco                   0.189      26.609 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=3)        0.078      26.687         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [4]
 CLMA_114_68/D4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.687         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.392       4.124         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.050       4.174                          

 Hold time                                              -0.035       4.139                          

 Data required time                                                  4.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.139                          
 Data arrival time                                                 -26.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.420      26.420         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_114_69/Q1                    tco                   0.192      26.612 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.078      26.690         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_114_68/C0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.690         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.392       4.124         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.050       4.174                          

 Hold time                                              -0.097       4.077                          

 Data required time                                                  4.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.077                          
 Data arrival time                                                 -26.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  1.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=11)       1.420      26.420         u_CORES/capt_o   
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_114_69/Q1                    tco                   0.192      26.612 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=4)        0.078      26.690         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [2]
 CLMA_114_68/D1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.690         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         clkbufg_670/n0   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_670/gopclkbufg/CLKOUT
                                   net (fanout=138)      1.392       4.124         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.050       4.174                          

 Hold time                                              -0.110       4.064                          

 Data required time                                                  4.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.064                          
 Data arrival time                                                 -26.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  3.176
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.435       3.176         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.233       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.539       3.948         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.232       4.180 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.602       4.782         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.782         Logic Levels: 1  
                                                                                   Logic: 0.465ns(28.954%), Route: 1.141ns(71.046%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.300       5.482         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[5].match_single[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.825                          
 clock uncertainty                                      -0.050       5.775                          

 Recovery time                                          -0.497       5.278                          

 Data required time                                                  5.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.278                          
 Data arrival time                                                  -4.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  3.176
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.435       3.176         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.233       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.539       3.948         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.232       4.180 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.602       4.782         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.782         Logic Levels: 1  
                                                                                   Logic: 0.465ns(28.954%), Route: 1.141ns(71.046%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.300       5.482         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[7].match_single[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.825                          
 clock uncertainty                                      -0.050       5.775                          

 Recovery time                                          -0.497       5.278                          

 Data required time                                                  5.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.278                          
 Data arrival time                                                  -4.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  3.176
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.435       3.176         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.233       3.409 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.539       3.948         u_CORES/u_debug_core_0/resetn_Z
 CLMA_110_84/Y3                    td                    0.232       4.180 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=18)       0.602       4.782         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_98_85/RS                                                             f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.782         Logic Levels: 1  
                                                                                   Logic: 0.465ns(28.954%), Route: 1.141ns(71.046%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.300       5.482         mdo/n1           
 CLMS_98_85/CLK                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[6].match_single[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.825                          
 clock uncertainty                                      -0.050       5.775                          

 Recovery time                                          -0.497       5.278                          

 Data required time                                                  5.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.278                          
 Data arrival time                                                  -4.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.164
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.338       2.786         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.196       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.482       3.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.098       3.562 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.562         n26              
 CLMA_118_93/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv/RS

 Data arrival time                                                   3.562         Logic Levels: 1  
                                                                                   Logic: 0.294ns(37.887%), Route: 0.482ns(62.113%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.423       3.164         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.821                          
 clock uncertainty                                       0.000       2.821                          

 Removal time                                            0.000       2.821                          

 Data required time                                                  2.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.821                          
 Data arrival time                                                  -3.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.164
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.338       2.786         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.196       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.482       3.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.098       3.562 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.562         n26              
 CLMA_118_93/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS

 Data arrival time                                                   3.562         Logic Levels: 1  
                                                                                   Logic: 0.294ns(37.887%), Route: 0.482ns(62.113%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.423       3.164         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.821                          
 clock uncertainty                                       0.000       2.821                          

 Removal time                                            0.000       2.821                          

 Data required time                                                  2.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.821                          
 Data arrival time                                                  -3.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.164
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.338       2.786         mdo/n1           
 CLMA_110_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_108/Q1                   tco                   0.196       2.982 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=151)      0.482       3.464         u_CORES/u_debug_core_0/resetn_Z
 CLMA_118_89/RSCO                  td                    0.098       3.562 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.562         n26              
 CLMA_118_93/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/RS

 Data arrival time                                                   3.562         Logic Levels: 1  
                                                                                   Logic: 0.294ns(37.887%), Route: 0.482ns(62.113%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.423       3.164         mdo/n1           
 CLMA_118_93/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv/CLK
 clock pessimism                                        -0.343       2.821                          
 clock uncertainty                                       0.000       2.821                          

 Removal time                                            0.000       2.821                          

 Data required time                                                  2.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.821                          
 Data arrival time                                                  -3.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[5]/opit_0_L5Q_perm/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.393       3.134         mdo/n1           
 CLMS_94_85/CLK                                                            r       data_fr_phy[5]/opit_0_L5Q_perm/CLK

 CLMS_94_85/Q1                     tco                   0.233       3.367 f       data_fr_phy[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.530       3.897         data_0/n2        
 CLMA_78_88/Y0                     td                    0.397       4.294 f       data_0/gateop_perm/Z
                                   net (fanout=1)        0.453       4.747         data_0_Z         
 CLMS_78_89/Y0                     td                    0.395       5.142 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        1.770       6.912         data_c           
 IOL_7_178/DO                      td                    0.111       7.023 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.023         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.884 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.884         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.884         Logic Levels: 4  
                                                                                   Logic: 3.997ns(59.215%), Route: 2.753ns(40.785%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_671/gopclkbufg/CLKOUT
                                   net (fanout=317)      1.381       3.122         mdo/n1           
 CLMA_90_76/CLK                                                            r       Current_State[5]/opit_0/CLK

 CLMA_90_76/Q2                     tco                   0.233       3.355 f       Current_State[5]/opit_0/Q
                                   net (fanout=13)       0.454       3.809         g2_3/n2          
 CLMA_90_68/Y1                     td                    0.232       4.041 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.094       4.135         g0_1             
 CLMA_90_68/Y0                     td                    0.395       4.530 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.780       6.310         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.421 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.421         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.282 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.282         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.282         Logic Levels: 4  
                                                                                   Logic: 3.832ns(62.208%), Route: 2.328ns(37.792%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[13]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       2.227       3.433         N_72_i/n3        
 CLMS_78_81/M0                                                             f       data_fr_phy[13]/opit_0/D

 Data arrival time                                                   3.433         Logic Levels: 2  
                                                                                   Logic: 1.206ns(35.130%), Route: 2.227ns(64.870%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[15]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       1.515       2.367         N_72_i/n3        
 CLMA_94_80/M0                                                             r       data_fr_phy[15]/opit_0/D

 Data arrival time                                                   2.367         Logic Levels: 2  
                                                                                   Logic: 0.852ns(35.995%), Route: 1.515ns(64.005%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       1.539       2.391         N_72_i/n3        
 CLMA_90_88/M0                                                             r       data_fr_phy[0]/opit_0/D

 Data arrival time                                                   2.391         Logic Levels: 2  
                                                                                   Logic: 0.852ns(35.634%), Route: 1.539ns(64.366%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[12]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=16)       1.613       2.465         N_72_i/n3        
 CLMA_90_80/M0                                                             r       data_fr_phy[12]/opit_0/D

 Data arrival time                                                   2.465         Logic Levels: 2  
                                                                                   Logic: 0.852ns(34.564%), Route: 1.613ns(65.436%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 4.375 sec
Current time: Tue Dec 15 08:44:02 2020
Action report_timing: Peak memory pool usage is 280,834,048 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:44:03 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.437500 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 6.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 9.375 sec
Current time: Tue Dec 15 08:44:13 2020
Action gen_bit_stream: Peak memory pool usage is 349,921,280 bytes
Process "Generate Bitstream" done.
Open Inserter...
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
C: Flow-2006: Fic file modified: "F:/mdio_1214/mdio_inserter.fic". 
Process exit normally.


Process "Synthesize" started.
Current time: Tue Dec 15 08:46:51 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
Building architecture floorplan logic view.
Starting synthesize. Please be patient as this can take several minutes...
W: Flow-4056: There are 6 warnings found in log file: F:/mdio_1214/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow-4060: @W: CS133 :"F:\mdio_1214\source\mdio.v":20:46:20:53|Ignoring property syn_keep
W: Flow-4060: @W: CL265 :"F:\mdio_1214\source\mdio.v":102:0:102:5|Removing unused bit 16 of data_fr_phy_22[16:0]. Either assign all bits or reduce the width of the signal.
W: Flow-4060: @W: CL118 :"F:\mdio_1214\source\mdio.v":56:0:56:3|Latch generated from always block for signal Next_State[6:0]; possible missing assignment in an if or case statement.
W: Flow-4060: @W: MT531 :"f:\mdio_1214\source\mdio.v":56:0:56:3|Found signal identified as System clock which controls 7 sequential elements including Next_State[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow-4060: @W: MT529 :"f:\mdio_1214\source\mdio.v":102:0:102:5|Found inferred clock mdio|clk which controls 32 sequential elements including data_fr_phy[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow-4060: @W: MT420 |Found inferred clock mdio|clk with period 2.73ns. Please declare a user-defined clock on port clk.
Synthesize completed successfully.
Action synthesize: Real time elapsed is 19.000 sec
Action synthesize: CPU time elapsed is 3.078 sec
Current time: Tue Dec 15 08:47:09 2020
Action synthesize: Peak memory pool usage is 127,438,848 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Dec 15 08:47:09 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 73392

Building architecture floorplan logic view.
Compiling file "F:/mdio_1214/synthesize/mdio.vm"
W: CompilerVer-4003: [F:/mdio_1214/synthesize/mdio.vm(line number: 20)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer-4007: Port CIN have no connected net.
Elaborating design 'mdio'.
C: UserConstraintEditor-2003: [F:/mdio_1214/synthesize/mdio.vm (line number:31)] Attribute 'syn_tristate ' is not supported. It's ignored.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/synthesize/synplify.lcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [F:/mdio_1214/synthesize/synplify.lcf(line number: 15)] | Input or inout mdio_io is not allowed in share pin loc.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk]
Executing : create_clock -period 2.734 -waveform {0.000 1.367} -name mdio|clk [get_ports clk] successfully.
Design 'mdio' has been translated successfully.
License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Generating core DebugCore1...
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_0.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trig_unit_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_condition_v1_3.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_trigger_output_v1_2.vp".
W: Inserter-4018: The currently used file is from: "C:/pango/PDS_2020.1-SP4/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_jtag_hub_v1_3.vp".
  >Running synthesis for debugcore...
  >Making net connections...
Core Insertion Complete.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_CAPTURE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:CAPDR] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER successfully.
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER]
Executing : create_clock -period 50.000 -waveform {0.000 25.000} -name DebugCore_JCLK [get_pins u_CORES:u_GTP_SCANCHAIN_PG:TCK_USER] successfully.
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR
Executing : get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR successfully.
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR]
Executing : create_clock -period 100.000 -waveform {25.000 75.000} -name DebugCore_UPDATE [get_pins u_CORES:u_GTP_SCANCHAIN_PG:UPDR] successfully.
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}
Executing : get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}]
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group [get_clocks {DebugCore_CAPTURE DebugCore_JCLK DebugCore_UPDATE}] successfully.

-Device Utilization----------------------------------

   Logic Utilization       Used        Available
        FF                 1141          33840
        LUT                1188          22560

-----------------------------------------------------

Flattening design 'mdio'
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_jtag_hub/cs.conf_sel[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_1492(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_1493(GTP_CLKBUFG) has been inserted on the net clk_c in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance Current_State[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.437500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                   
| IOCKDLY               | 0        | 32            | 0                   
| FF                    | 1160     | 33840         | 4                   
| LUT                   | 1165     | 22560         | 6                   
| Distributed RAM       | 0        | 7568          | 0                   
| DLL                   | 0        | 8             | 0                   
| DQSL                  | 0        | 12            | 0                   
| DRM                   | 2        | 60            | 4                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 4        | 186           | 3                   
| IOCKDIV               | 0        | 16            | 0                   
| IOCKGATE              | 0        | 16            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 4             | 0                   
| RCKB                  | 0        | 16            | 0                   
| SCANCHAIN             | 1        | 2             | 50                  
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 30            | 7                   
| OSC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 4             | 0                   
| RESCAL                | 0        | 4             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'mdio' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/mdio_1214/device_map/mdio.pcf has been covered.
Action dev_map: Real time elapsed is 29.000 sec
Action dev_map: CPU time elapsed is 4.688 sec
Current time: Tue Dec 15 08:47:37 2020
Action dev_map: Peak memory pool usage is 216,727,552 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Dec 15 08:47:38 2020
Compiling architecture definition.
Analyzing project file 'F:/mdio_1214/mdio_1209.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
I: Parameter configuration file F:/mdio_1214/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [F:/mdio_1214/device_map/mdio.pcf(line number: 3)] | Input or inout mdio_io is not allowed in share pin loc.
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdio_io lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdio_io -LOC N9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port data lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port data -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2006: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [F:/mdio_1214/device_map/mdio.pcf] Port mdc lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port mdc -LOC T6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f F:/mdio_1214/device_map/mdio.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693


Placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_241_0.
Mapping instance clkbufg_1493/gopclkbufg to USCM_56_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_241_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_1492/gopclkbufg to USCM_56_158.
Pre global placement takes 4.31 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 6%.
Global placement takes 1.73 sec.
Wirelength after global placement is 5367.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_115_250.
Placed fixed instance clkbufg_1492/gopclkbufg on USCM_56_158.
Placed fixed instance clkbufg_1493/gopclkbufg on USCM_56_112.
Placed fixed group with base inst data_obuf/opit_1 on IOL_7_178.
Placed fixed group with base inst mdc_obuf/opit_1 on IOL_83_5.
Placed fixed group with base inst mdio_io_iobuf/opit_1 on IOL_199_6.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_241_0.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Wirelength after Macro cell placement is 5948.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack -5751.
	1 iterations finished.
	Final slack -5751.
Super clustering done.
Design Utilization : 6%.
Wirelength after post global placement is 5242.
Post global placement takes 1.80 sec.
Wirelength after legalization is 6691.
Legalization takes 0.16 sec.
Worst slack before Replication Place is -1334.
Wirelength after replication placement is 6691.
Legalized cost -1334.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 6954.
Timing-driven detailed placement takes 1.80 sec.
Placement done.
Total placement takes 10.20 sec.
Finished placement. (CPU time elapsed 0h:00m:10s)

Routing started.
Building routing graph takes 1.50 sec.
Worst slack is -599.
Processing design graph takes 0.25 sec.
Total memory for routing:
	64.263909 M.
Total nets for routing : 1945.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 144 at the end of iteration 0.
Unrouted nets 89 at the end of iteration 1.
Unrouted nets 58 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 21 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 14 at the end of iteration 12.
Unrouted nets 13 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 7 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 8 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 3 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 5 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 7 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 3 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 3 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 3 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 2 at the end of iteration 59.
Unrouted nets 2 at the end of iteration 60.
Unrouted nets 3 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 2 at the end of iteration 64.
Unrouted nets 3 at the end of iteration 65.
Unrouted nets 2 at the end of iteration 66.
Unrouted nets 4 at the end of iteration 67.
Unrouted nets 2 at the end of iteration 68.
Unrouted nets 2 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 2 at the end of iteration 71.
Unrouted nets 3 at the end of iteration 72.
Unrouted nets 2 at the end of iteration 73.
Unrouted nets 2 at the end of iteration 74.
Unrouted nets 2 at the end of iteration 75.
Unrouted nets 2 at the end of iteration 76.
Unrouted nets 2 at the end of iteration 77.
Unrouted nets 3 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 2 at the end of iteration 81.
Unrouted nets 2 at the end of iteration 82.
Unrouted nets 2 at the end of iteration 83.
Unrouted nets 2 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 2 at the end of iteration 87.
Unrouted nets 2 at the end of iteration 88.
Unrouted nets 2 at the end of iteration 89.
Unrouted nets 2 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 1 at the end of iteration 95.
Unrouted nets 1 at the end of iteration 96.
Unrouted nets 1 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 1 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 2 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 0 at the end of iteration 113.
Global Routing step 2 takes 4.16 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 takes 0.05 sec.
Global routing takes 4.25 sec.
Total 1990 subnets.
    forward max bucket size 44970 , backward 72.
        Unrouted nets 1050 at the end of iteration 0.
    route iteration 0, CPU time elapsed 15.781250 sec.
    forward max bucket size 668 , backward 19.
        Unrouted nets 798 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.140625 sec.
    forward max bucket size 43 , backward 44.
        Unrouted nets 584 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093750 sec.
    forward max bucket size 28 , backward 23.
        Unrouted nets 454 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.078125 sec.
    forward max bucket size 61 , backward 70.
        Unrouted nets 320 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062500 sec.
    forward max bucket size 31 , backward 58.
        Unrouted nets 220 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 58.
        Unrouted nets 162 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 56.
        Unrouted nets 103 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 23.
        Unrouted nets 64 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 32.
        Unrouted nets 46 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 50.
        Unrouted nets 36 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 21.
        Unrouted nets 27 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 19.
        Unrouted nets 16 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 13 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 14 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 13 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 1.
        Unrouted nets 6 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    Unrouted nets 14 at the end of fading iteration 11.
    Unrouted nets 14 at the end of fading iteration 10.
    Unrouted nets 14 at the end of fading iteration 9.
    Unrouted nets 7 at the end of fading iteration 8.
    Unrouted nets 9 at the end of fading iteration 7.
    Unrouted nets 14 at the end of fading iteration 6.
    Unrouted nets 15 at the end of fading iteration 5.
    Unrouted nets 13 at the end of fading iteration 4.
    Unrouted nets 0 at the end of fading iteration 3.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER is connected to clock pin is routed by SRB.
C: Route-2036: The pin u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR is connected to clock pin is routed by SRB.
Detailed routing takes 16.84 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.69 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 24.03 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                   
| Use of BKCL              | 3        | 4             | 75                  
| Use of CLMA              | 283      | 3748          | 8                   
|   FF                     | 781      | 22488         | 3                   
|   LUT                    | 798      | 14992         | 5                   
|   LUT-FF pairs           | 476      | 14992         | 3                   
| Use of CLMS              | 137      | 1892          | 7                   
|   FF                     | 379      | 11352         | 3                   
|   LUT                    | 370      | 7568          | 5                   
|   LUT-FF pairs           | 214      | 7568          | 3                   
|   Distributed RAM        | 0        | 7568          | 0                   
| Use of CRYSTAL           | 0        | 4             | 0                   
| Use of DRM               | 2        | 60            | 3                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 85       | 3480          | 2                   
| Use of IO                | 4        | 186           | 2                   
|   IOBD                   | 2        | 39            | 5                   
|   IOBR                   | 0        | 9             | 0                   
|   IOBS                   | 2        | 138           | 1                   
|   DLL                    | 0        | 8             | 0                   
|   DQSL                   | 0        | 12            | 0                   
| Use of IOCKDIV           | 0        | 16            | 0                   
| Use of IOCKDLY           | 0        | 32            | 0                   
| Use of IOCKGATE          | 0        | 16            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                   
| Use of IOL               | 4        | 308           | 1                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 4             | 0                   
| Use of PREGMUX_TEST      | 0        | 4             | 0                   
| Use of RCKB              | 0        | 16            | 0                   
| Use of RCKBMUX_TEST      | 0        | 8             | 0                   
| Use of RESCAL            | 0        | 4             | 0                   
| Use of SCANCHAIN         | 1        | 2             | 50                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 30            | 7                   
| Use of USCMMUX_TEST      | 0        | 30            | 0                   
| Use of VCKBMUX_TEST      | 0        | 8             | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:34s)
Design 'mdio' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 39.000 sec
Action pnr: CPU time elapsed is 38.203 sec
Current time: Tue Dec 15 08:48:16 2020
Action pnr: Peak memory pool usage is 516,419,584 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:34s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Dec 15 08:48:18 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 471693

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock DebugCore_UPDATE is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'Next_State[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'Next_State[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[31].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_41/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_CORES/u_debug_core_1/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'mdio_io' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mdio_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'data' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mdc' is not constrained, it is treated as combinational output.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.1-SP4 <build 56547>)
| Date         : Tue Dec 15 08:48:24 2020
| Design       : mdio
| Device       : PGL25G
| Speed Grade  : -6
| Package      : FBG256
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon 1.0
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Report:                                                                                      
****************************************************************************************************
 Clock                        Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
 mdio|clk                      2.734                {0 1.367}           Declared                 828
 DebugCore_CAPTURE           100.000                  {25 75}           Declared                  22
 DebugCore_JCLK               50.000                   {0 25}           Declared                 311
 DebugCore_UPDATE            100.000                  {25 75}           Declared                   0
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_CAPTURE  DebugCore_JCLK  DebugCore_UPDATE
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
 Clocks                       Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 mdio|clk                   365.764 MHz     210.438 MHz          2.734          4.752         -2.018
 DebugCore_JCLK              20.000 MHz     157.530 MHz         50.000          6.348         43.652
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -2.018    -24.109   24                 1385            
 DebugCore_JCLK        DebugCore_CAPTURE     43.920    0.000     0                  32              
 DebugCore_JCLK        DebugCore_JCLK        22.605    0.000     0                  864             
 DebugCore_CAPTURE     DebugCore_JCLK        20.165    0.000     0                  171             
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.200     0.000     0                  1385            
 DebugCore_JCLK        DebugCore_CAPTURE     3.743     0.000     0                  32              
 DebugCore_JCLK        DebugCore_JCLK        0.271     0.000     0                  864             
 DebugCore_CAPTURE     DebugCore_JCLK        21.204    0.000     0                  171             
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.654    -17.002   59                 624             
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.646     0.000     0                  624             
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.149     0.000     0                  828             
 DebugCore_CAPTURE                           48.972    0.000     0                  22              
 DebugCore_JCLK                              23.567    0.000     0                  311             
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              -0.949    -4.382    21                 1385            
 DebugCore_JCLK        DebugCore_CAPTURE     45.530    0.000     0                  32              
 DebugCore_JCLK        DebugCore_JCLK        23.095    0.000     0                  864             
 DebugCore_CAPTURE     DebugCore_JCLK        20.957    0.000     0                  171             
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.189     0.000     0                  1385            
 DebugCore_JCLK        DebugCore_CAPTURE     2.892     0.000     0                  32              
 DebugCore_JCLK        DebugCore_JCLK        0.234     0.000     0                  864             
 DebugCore_CAPTURE     DebugCore_JCLK        22.581    0.000     0                  171             
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.021     0.000     0                  624             
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
 Launch Clock          Capture Clock         Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk              mdio|clk              0.554     0.000     0                  624             
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
 Clock                                       Slack     TNS       Failing End Point  Total End Point 
----------------------------------------------------------------------------------------------------
 mdio|clk                                    0.440     0.000     0                  828             
 DebugCore_CAPTURE                           49.018    0.000     0                  22              
 DebugCore_JCLK                              23.651    0.000     0                  311             
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_A2Q21/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.116
  Launch Clock Delay      :  4.741
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.254       4.741         mdo/n1           
 CLMA_110_120/CLK                                                          r       bit_cnt[3]/opit_0_A2Q21/CLK

 CLMA_110_120/Q2                   tco                   0.306       5.047 r       bit_cnt[3]/opit_0_A2Q21/Q0
                                   net (fanout=26)       0.797       5.844         bit_cnt[2]       
 CLMA_102_117/Y0                   td                    0.337       6.181 r       mdo_cl_1_iv_i_o2_1/gateop_perm/Z
                                   net (fanout=5)        0.906       7.087         N_75             
 CLMA_102_113/Y0                   td                    0.513       7.600 r       mdo_cl_1_iv_i_a2_2/gateop_perm/Z
                                   net (fanout=1)        0.814       8.414         N_109            
 CLMA_102_113/Y3                   td                    0.302       8.716 r       mdo_cl_1_iv_i_0_1/gateop_perm/Z
                                   net (fanout=1)        0.425       9.141         mdo_cl_s/n1      
 CLMA_102_116/B0                                                           r       mdo_cl/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.141         Logic Levels: 3  
                                                                                   Logic: 1.458ns(33.136%), Route: 2.942ns(66.864%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.076       6.850         mdo/n1           
 CLMA_102_116/CLK                                                          r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.381                          
 clock uncertainty                                      -0.050       7.331                          

 Setup time                                             -0.208       7.123                          

 Data required time                                                  7.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.123                          
 Data arrival time                                                  -9.141                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.018                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[1]/opit_0_A2Q21/CLK
Endpoint    : data_fr_phy[10]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.122
  Launch Clock Delay      :  4.741
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.254       4.741         mdo/n1           
 CLMA_110_120/CLK                                                          r       bit_cnt[1]/opit_0_A2Q21/CLK

 CLMA_110_120/Q1                   tco                   0.307       5.048 r       bit_cnt[1]/opit_0_A2Q21/Q1
                                   net (fanout=21)       0.482       5.530         N_71_i/n2        
 CLMA_102_117/Y1                   td                    0.493       6.023 r       un1_bit_cnt_59_1_o3_i_a2_0_o2/gateop_perm/Z
                                   net (fanout=3)        0.423       6.446         N_42             
 CLMA_102_112/Y0                   td                    0.300       6.746 r       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.834       7.580         data_fr_phy[5]/n2
 CLMA_102_116/Y2                   td                    0.310       7.890 f       data_fr_phyce[10]/gateop_perm/Z
                                   net (fanout=1)        0.261       8.151         data_fr_phyce[10]
 CLMA_102_120/CE                                                           f       data_fr_phy[10]/opit_0/CE

 Data arrival time                                                   8.151         Logic Levels: 3  
                                                                                   Logic: 1.410ns(41.349%), Route: 2.000ns(58.651%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.082       6.856         mdo/n1           
 CLMA_102_120/CLK                                                          r       data_fr_phy[10]/opit_0/CLK
 clock pessimism                                         0.531       7.387                          
 clock uncertainty                                      -0.050       7.337                          

 Setup time                                             -0.650       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -8.151                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.464                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : mdo/opit_0_L5Q_perm/L3
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.106
  Launch Clock Delay      :  4.728
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.241       4.728         mdo/n1           
 CLMA_102_116/CLK                                                          r       Current_State[4]/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.304       5.032 r       Current_State[4]/opit_0/Q
                                   net (fanout=19)       0.993       6.025         g0/n2            
 CLMS_98_113/Y1                    td                    0.493       6.518 r       un1_mdo_en16_1_i_a3/gateop_perm/Z
                                   net (fanout=1)        0.267       6.785         N_61             
 CLMA_98_112/Y1                    td                    0.303       7.088 r       un1_mdo_en16_1_i_0_0/gateop_perm/Z
                                   net (fanout=3)        1.218       8.306         mdo_e/n4         
 CLMS_98_113/C3                                                            r       mdo/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.306         Logic Levels: 2  
                                                                                   Logic: 1.100ns(30.743%), Route: 2.478ns(69.257%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.066       6.840         mdo/n1           
 CLMS_98_113/CLK                                                           r       mdo/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.371                          
 clock uncertainty                                      -0.050       7.321                          

 Setup time                                             -0.420       6.901                          

 Data required time                                                  6.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.901                          
 Data arrival time                                                  -8.306                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[0]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  4.093
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.053       4.093         mdo/n1           
 CLMA_146_108/CLK                                                          r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.238       4.331 f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.229       4.560         u_CORES/u_debug_core_0/ram_wdat0_Z
 DRM_142_108/DA0[0]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[0]

 Data arrival time                                                   4.560         Logic Levels: 0  
                                                                                   Logic: 0.238ns(50.964%), Route: 0.229ns(49.036%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.240       4.727         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.531       4.196                          
 clock uncertainty                                       0.000       4.196                          

 Hold time                                               0.164       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                  -4.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.065       4.105         mdo/n1           
 CLMA_146_117/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_117/Q1                   tco                   0.240       4.345 f       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.228       4.573         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_142_108/ADA0[11]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[11]

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.240ns(51.282%), Route: 0.228ns(48.718%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.240       4.727         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.531       4.196                          
 clock uncertainty                                       0.000       4.196                          

 Hold time                                               0.170       4.366                          

 Data required time                                                  4.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.366                          
 Data arrival time                                                  -4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  4.106
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.066       4.106         mdo/n1           
 CLMA_138_112/CLK                                                          r       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.238       4.344 f       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/Q
                                   net (fanout=1)        0.229       4.573         u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0] [10]
 DRM_142_108/DA0[11]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[11]

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.238ns(50.964%), Route: 0.229ns(49.036%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.240       4.727         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.531       4.196                          
 clock uncertainty                                       0.000       4.196                          

 Hold time                                               0.164       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                  -4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.789
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.208      81.318         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.304      81.622 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.547      82.169         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.169         Logic Levels: 0  
                                                                                   Logic: 0.304ns(35.723%), Route: 0.547ns(64.277%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.789     126.789         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.789                          
 clock uncertainty                                      -0.050     126.739                          

 Setup time                                             -0.650     126.089                          

 Data required time                                                126.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.089                          
 Data arrival time                                                 -82.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.789
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.208      81.318         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.304      81.622 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.547      82.169         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  82.169         Logic Levels: 0  
                                                                                   Logic: 0.304ns(35.723%), Route: 0.547ns(64.277%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.789     126.789         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.789                          
 clock uncertainty                                      -0.050     126.739                          

 Setup time                                             -0.650     126.089                          

 Data required time                                                126.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.089                          
 Data arrival time                                                 -82.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.789
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        4.110      79.110         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      79.110 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.208      81.318         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.304      81.622 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.547      82.169         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.169         Logic Levels: 0  
                                                                                   Logic: 0.304ns(35.723%), Route: 0.547ns(64.277%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.789     126.789         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.789                          
 clock uncertainty                                      -0.050     126.739                          

 Setup time                                             -0.650     126.089                          

 Data required time                                                126.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.089                          
 Data arrival time                                                 -82.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        43.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.035     130.705         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_134_85/Q2                    tco                   0.240     130.945 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=4)        0.404     131.349         u_CORES/id_o [4] 
 CLMS_122_85/AD                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 131.349         Logic Levels: 0  
                                                                                   Logic: 0.240ns(37.267%), Route: 0.404ns(62.733%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       2.500     127.500         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.500                          
 clock uncertainty                                       0.050     127.550                          

 Hold time                                               0.056     127.606                          

 Data required time                                                127.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.606                          
 Data arrival time                                                -131.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.035     130.705         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_134_85/Q0                    tco                   0.238     130.943 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=4)        0.415     131.358         u_CORES/id_o [1] 
 CLMS_122_85/M2                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 131.358         Logic Levels: 0  
                                                                                   Logic: 0.238ns(36.447%), Route: 0.415ns(63.553%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       2.500     127.500         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.500                          
 clock uncertainty                                       0.050     127.550                          

 Hold time                                              -0.033     127.517                          

 Data required time                                                127.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.517                          
 Data arrival time                                                -131.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        3.670     128.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     128.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.035     130.705         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMS_134_85/Q3                    tco                   0.237     130.942 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=4)        0.502     131.444         u_CORES/id_o [3] 
 CLMS_122_85/M0                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 131.444         Logic Levels: 0  
                                                                                   Logic: 0.237ns(32.070%), Route: 0.502ns(67.930%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       2.500     127.500         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.500                          
 clock uncertainty                                       0.050     127.550                          

 Hold time                                              -0.033     127.517                          

 Data required time                                                127.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.517                          
 Data arrival time                                                -131.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  6.011
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.182       6.011         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.302       6.313 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       1.162       7.475         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMA_130_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.475         Logic Levels: 0  
                                                                                   Logic: 0.302ns(20.628%), Route: 1.162ns(79.372%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.038      30.708         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Setup time                                             -0.813      30.080                          

 Data required time                                                 30.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.080                          
 Data arrival time                                                  -7.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  6.011
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.182       6.011         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.302       6.313 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       1.162       7.475         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMA_130_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.475         Logic Levels: 0  
                                                                                   Logic: 0.302ns(20.628%), Route: 1.162ns(79.372%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.038      30.708         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235      30.943                          
 clock uncertainty                                      -0.050      30.893                          

 Setup time                                             -0.813      30.080                          

 Data required time                                                 30.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.080                          
 Data arrival time                                                  -7.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  6.011
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.182       6.011         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.302       6.313 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       1.142       7.455         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMS_134_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/RS

 Data arrival time                                                   7.455         Logic Levels: 0  
                                                                                   Logic: 0.302ns(20.914%), Route: 1.142ns(79.086%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        3.670      28.670         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      28.670 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.035      30.705         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
 clock pessimism                                         0.235      30.940                          
 clock uncertainty                                      -0.050      30.890                          

 Setup time                                             -0.813      30.077                          

 Data required time                                                 30.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.077                          
 Data arrival time                                                  -7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[10]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.342
  Clock Pessimism Removal :  -0.591

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.020       5.342         ntclkbufg_0      
 CLMA_50_96/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_96/Q1                     tco                   0.246       5.588 r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       5.826         u_CORES/u_debug_core_1/ram_radr [6]
 DRM_54_88/ADB0[10]                                                        r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[10]

 Data arrival time                                                   5.826         Logic Levels: 0  
                                                                                   Logic: 0.246ns(50.826%), Route: 0.238ns(49.174%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.170       5.999         ntclkbufg_0      
 DRM_54_88/CLKB[0]                                                         r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB
 clock pessimism                                        -0.591       5.408                          
 clock uncertainty                                       0.000       5.408                          

 Hold time                                               0.147       5.555                          

 Data required time                                                  5.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.555                          
 Data arrival time                                                  -5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.035
  Launch Clock Delay      :  5.363
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.041       5.363         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_88/Q2                    tco                   0.240       5.603 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.090       5.693         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [32]
 CLMS_110_89/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.693         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.206       6.035         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.621       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Hold time                                              -0.048       5.366                          

 Data required time                                                  5.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.366                          
 Data arrival time                                                  -5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADB0[9]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  5.394
  Clock Pessimism Removal :  -0.591

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.322       3.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.072       5.394         ntclkbufg_0      
 CLMS_138_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_138_117/Q1                   tco                   0.246       5.640 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       5.877         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_142_108/ADB0[9]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADB0[9]

 Data arrival time                                                   5.877         Logic Levels: 0  
                                                                                   Logic: 0.246ns(50.932%), Route: 0.237ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.222       6.051         ntclkbufg_0      
 DRM_142_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.591       5.460                          
 clock uncertainty                                       0.000       5.460                          

 Hold time                                               0.084       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                  -5.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.320
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       2.275      27.275         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.394      27.669 r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        1.083      28.752         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.301      29.053 r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.650      29.703         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y2                     td                    0.222      29.925 r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/gateop_perm/Z
                                   net (fanout=19)       0.452      30.377         u_CORES/u_debug_core_1/conf_sel_int [22]
 CLMA_62_93/Y3                     td                    0.319      30.696 r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter77_0_a3/gateop_perm/Z
                                   net (fanout=2)        0.650      31.346         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n1
 CLMA_62_105/Y2                    td                    0.301      31.647 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_28/gateop_perm/Z
                                   net (fanout=3)        0.386      32.033         u_CORES/u_debug_core_1/u_rd_addr_gen/N_142
 CLMS_50_105/Y3                    td                    0.302      32.335 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_11/gateop_perm/Z
                                   net (fanout=1)        0.607      32.942         u_CORES/u_debug_core_1/u_rd_addr_gen/N_76
 CLMA_62_101/Y1                    td                    0.303      33.245 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_0/gateop_perm/Z
                                   net (fanout=1)        0.578      33.823         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/n4
 CLMA_62_92/Y3                     td                    0.302      34.125 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.126      34.251         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMA_62_92/Y1                     td                    0.303      34.554 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.423      34.977         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_62_88/A4                                                             r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  34.977         Logic Levels: 8  
                                                                                   Logic: 2.747ns(35.666%), Route: 4.955ns(64.334%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.998      55.320         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.320                          
 clock uncertainty                                      -0.050      55.270                          

 Setup time                                             -0.128      55.142                          

 Data required time                                                 55.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.142                          
 Data arrival time                                                 -34.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.320
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       2.275      27.275         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.394      27.669 r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        1.083      28.752         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.301      29.053 r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.652      29.705         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y0                     td                    0.300      30.005 r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=6)        0.710      30.715         u_CORES/u_debug_core_1/conf_sel_int [20]
 CLMA_50_100/Y1                    td                    0.303      31.018 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.764      31.782         u_CORES/u_debug_core_1/u_rd_addr_gen/N_130
 CLMA_62_88/Y1                     td                    0.303      32.085 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.456      32.541         u_CORES/u_debug_core_1/u_rd_addr_gen/N_144
 CLMA_62_92/Y0                     td                    0.300      32.841 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.644      33.485         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_62_88/Y2                     td                    0.301      33.786 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.126      33.912         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_62_88/A3                                                             r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  33.912         Logic Levels: 6  
                                                                                   Logic: 2.202ns(33.178%), Route: 4.435ns(66.822%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.998      55.320         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.320                          
 clock uncertainty                                      -0.050      55.270                          

 Setup time                                             -0.418      54.852                          

 Data required time                                                 54.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.852                          
 Data arrival time                                                 -33.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.320
  Launch Clock Delay      :  2.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       2.275      27.275         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.394      27.669 r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        1.083      28.752         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.301      29.053 r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.652      29.705         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y0                     td                    0.309      30.014 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=6)        0.652      30.666         u_CORES/u_debug_core_1/conf_sel_int [20]
 CLMA_50_100/Y0                    td                    0.300      30.966 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.631      31.597         u_CORES/u_debug_core_1/u_rd_addr_gen/N_132
 CLMA_62_89/Y0                     td                    0.309      31.906 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.446      32.352         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMA_62_105/Y0                    td                    0.300      32.652 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.516      33.168         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_62_93/Y0                     td                    0.300      33.468 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.420      33.888         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_62_88/A0                                                             r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  33.888         Logic Levels: 6  
                                                                                   Logic: 2.213ns(33.464%), Route: 4.400ns(66.536%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        3.322      53.322         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      53.322 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.998      55.320         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.320                          
 clock uncertainty                                      -0.050      55.270                          

 Setup time                                             -0.205      55.065                          

 Data required time                                                 55.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.065                          
 Data arrival time                                                 -33.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  1.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.914      26.914         u_CORES/capt_o   
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_130_92/Q2                    tco                   0.240      27.154 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=3)        0.090      27.244         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [4]
 CLMA_130_93/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.244         Logic Levels: 0  
                                                                                   Logic: 0.240ns(72.727%), Route: 0.090ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.209       6.038         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.038                          
 clock uncertainty                                       0.050       6.088                          

 Hold time                                              -0.048       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                 -27.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.031
  Launch Clock Delay      :  1.789
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.789      26.789         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_134_89/Q3                    tco                   0.237      27.026 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.334      27.360         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_138_92/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.360         Logic Levels: 0  
                                                                                   Logic: 0.237ns(41.506%), Route: 0.334ns(58.494%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.202       6.031         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.031                          
 clock uncertainty                                       0.050       6.081                          

 Hold time                                               0.056       6.137                          

 Data required time                                                  6.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.137                          
 Data arrival time                                                 -27.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  1.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.914      26.914         u_CORES/capt_o   
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.237      27.151 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=4)        0.090      27.241         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [1]
 CLMA_130_93/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.241         Logic Levels: 0  
                                                                                   Logic: 0.237ns(72.477%), Route: 0.090ns(27.523%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        3.829       3.829         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       3.829 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      2.209       6.038         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.038                          
 clock uncertainty                                       0.050       6.088                          

 Hold time                                              -0.110       5.978                          

 Data required time                                                  5.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.978                          
 Data arrival time                                                 -27.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.674
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.187       4.674         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.304       4.978 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      1.051       6.029         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.310       6.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       1.008       7.347         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_102_105/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.347         Logic Levels: 1  
                                                                                   Logic: 0.614ns(22.970%), Route: 2.059ns(77.030%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.058       6.832         mdo/n1           
 CLMA_102_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.561       7.393                          
 clock uncertainty                                      -0.050       7.343                          

 Recovery time                                          -0.650       6.693                          

 Data required time                                                  6.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.693                          
 Data arrival time                                                  -7.347                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.674
  Clock Pessimism Removal :  0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.187       4.674         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.304       4.978 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      1.051       6.029         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.310       6.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       1.008       7.347         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_102_105/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.347         Logic Levels: 1  
                                                                                   Logic: 0.614ns(22.970%), Route: 2.059ns(77.030%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.058       6.832         mdo/n1           
 CLMA_102_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.561       7.393                          
 clock uncertainty                                      -0.050       7.343                          

 Recovery time                                          -0.650       6.693                          

 Data required time                                                  6.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.693                          
 Data arrival time                                                  -7.347                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.087
  Launch Clock Delay      :  4.674
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.187       4.674         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.304       4.978 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      1.051       6.029         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.310       6.339 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.854       7.193         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_110_93/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.193         Logic Levels: 1  
                                                                                   Logic: 0.614ns(24.375%), Route: 1.905ns(75.625%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.979       3.713 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       3.764 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       4.774         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.774 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.047       6.821         mdo/n1           
 CLMS_110_93/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[27].match_single[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.531       7.352                          
 clock uncertainty                                      -0.050       7.302                          

 Recovery time                                          -0.650       6.652                          

 Data required time                                                  6.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.652                          
 Data arrival time                                                  -7.193                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.022       4.062         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.240       4.302 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.363       4.665         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.112       4.777 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.777         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/RS

 Data arrival time                                                   4.777         Logic Levels: 1  
                                                                                   Logic: 0.352ns(49.231%), Route: 0.363ns(50.769%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.205       4.692         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Removal time                                            0.000       4.131                          

 Data required time                                                  4.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.131                          
 Data arrival time                                                  -4.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.022       4.062         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.240       4.302 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.363       4.665         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.112       4.777 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.777         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/RS

 Data arrival time                                                   4.777         Logic Levels: 1  
                                                                                   Logic: 0.352ns(49.231%), Route: 0.363ns(50.769%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.205       4.692         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Removal time                                            0.000       4.131                          

 Data required time                                                  4.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.131                          
 Data arrival time                                                  -4.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.979       0.979 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.051       1.030 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.010       2.040         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.040 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.022       4.062         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.240       4.302 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.363       4.665         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.112       4.777 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.777         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RS

 Data arrival time                                                   4.777         Logic Levels: 1  
                                                                                   Logic: 0.352ns(49.231%), Route: 0.363ns(50.769%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.205       4.692         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK
 clock pessimism                                        -0.561       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Removal time                                            0.000       4.131                          

 Data required time                                                  4.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.131                          
 Data arrival time                                                  -4.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.262       4.749         mdo/n1           
 CLMA_118_120/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_118_120/Q0                   tco                   0.304       5.053 r       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.754       5.807         data_1/n1        
 CLMS_114_109/Y0                   td                    0.513       6.320 r       data_1/gateop_perm/Z
                                   net (fanout=1)        0.266       6.586         data_1_Z         
 CLMS_114_109/Y2                   td                    0.360       6.946 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        2.257       9.203         data_c           
 IOL_7_178/DO                      td                    0.146       9.349 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.349         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    3.732      13.081 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000      13.081         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                  13.081         Logic Levels: 4  
                                                                                   Logic: 5.055ns(60.670%), Route: 3.277ns(39.330%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.320       1.320 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.320         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.080       1.400 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.087       2.487         n0               
 USCM_56_112/CLK_USCM              td                    0.000       2.487 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      2.241       4.728         mdo/n1           
 CLMA_102_116/CLK                                                          r       Current_State[5]/opit_0/CLK

 CLMA_102_116/Y0                   tco                   0.394       5.122 r       Current_State[5]/opit_0/Q
                                   net (fanout=15)       0.663       5.785         g2_3/n2          
 CLMA_102_105/Y2                   td                    0.301       6.086 r       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.265       6.351         g0_1             
 CLMA_102_105/Y3                   td                    0.207       6.558 f       g0/gateop_perm/Z 
                                   net (fanout=1)        2.072       8.630         g0/n5            
 IOL_199_6/TO                      td                    0.146       8.776 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       8.776         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   3.732      12.508 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000      12.508         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                  12.508         Logic Levels: 4  
                                                                                   Logic: 4.780ns(61.440%), Route: 3.000ns(38.560%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[7]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.440       1.440 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.440         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.134       1.574 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       3.240       4.814         N_72_i/n3        
 CLMA_98_108/M0                                                            f       data_fr_phy[7]/opit_0/D

 Data arrival time                                                   4.814         Logic Levels: 2  
                                                                                   Logic: 1.574ns(32.696%), Route: 3.240ns(67.304%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.516       2.583         N_72_i/n3        
 CLMA_130_96/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.583         Logic Levels: 2  
                                                                                   Logic: 1.067ns(41.309%), Route: 1.516ns(58.691%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[11]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.821       2.888         N_72_i/n3        
 CLMA_114_112/M0                                                           r       data_fr_phy[11]/opit_0/D

 Data arrival time                                                   2.888         Logic Levels: 2  
                                                                                   Logic: 1.067ns(36.946%), Route: 1.821ns(63.054%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.979       0.979 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.088       1.067 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.924       2.991         N_72_i/n3        
 CLMA_122_112/M0                                                           r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.991         Logic Levels: 2  
                                                                                   Logic: 1.067ns(35.674%), Route: 1.924ns(64.326%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : bit_cnt[3]/opit_0_A2Q21/CLK
Endpoint    : mdo_cl/opit_0_L5Q_perm/L0
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  3.190
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.449       3.190         mdo/n1           
 CLMA_110_120/CLK                                                          r       bit_cnt[3]/opit_0_A2Q21/CLK

 CLMA_110_120/Q2                   tco                   0.233       3.423 f       bit_cnt[3]/opit_0_A2Q21/Q0
                                   net (fanout=26)       0.616       4.039         bit_cnt[2]       
 CLMA_102_117/Y0                   td                    0.276       4.315 f       mdo_cl_1_iv_i_o2_1/gateop_perm/Z
                                   net (fanout=5)        0.708       5.023         N_75             
 CLMA_102_113/Y0                   td                    0.397       5.420 f       mdo_cl_1_iv_i_a2_2/gateop_perm/Z
                                   net (fanout=1)        0.631       6.051         N_109            
 CLMA_102_113/Y3                   td                    0.232       6.283 f       mdo_cl_1_iv_i_0_1/gateop_perm/Z
                                   net (fanout=1)        0.325       6.608         mdo_cl_s/n1      
 CLMA_102_116/B0                                                           f       mdo_cl/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.608         Logic Levels: 3  
                                                                                   Logic: 1.138ns(33.294%), Route: 2.280ns(66.706%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.340       5.522         mdo/n1           
 CLMA_102_116/CLK                                                          r       mdo_cl/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.865                          
 clock uncertainty                                      -0.050       5.815                          

 Setup time                                             -0.156       5.659                          

 Data required time                                                  5.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.659                          
 Data arrival time                                                  -6.608                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.949                          
====================================================================================================

====================================================================================================

Startpoint  : bit_cnt[1]/opit_0_A2Q21/CLK
Endpoint    : data_fr_phy[10]/opit_0/CE
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  3.190
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.449       3.190         mdo/n1           
 CLMA_110_120/CLK                                                          r       bit_cnt[1]/opit_0_A2Q21/CLK

 CLMA_110_120/Q1                   tco                   0.233       3.423 f       bit_cnt[1]/opit_0_A2Q21/Q1
                                   net (fanout=21)       0.365       3.788         N_71_i/n2        
 CLMA_102_117/Y1                   td                    0.377       4.165 f       un1_bit_cnt_59_1_o3_i_a2_0_o2/gateop_perm/Z
                                   net (fanout=3)        0.330       4.495         N_42             
 CLMA_102_112/Y0                   td                    0.236       4.731 f       un1_mdo_en16_5_i_a3/gateop_perm/Z
                                   net (fanout=16)       0.632       5.363         data_fr_phy[5]/n2
 CLMA_102_116/Y2                   td                    0.238       5.601 f       data_fr_phyce[10]/gateop_perm/Z
                                   net (fanout=1)        0.213       5.814         data_fr_phyce[10]
 CLMA_102_120/CE                                                           f       data_fr_phy[10]/opit_0/CE

 Data arrival time                                                   5.814         Logic Levels: 3  
                                                                                   Logic: 1.084ns(41.311%), Route: 1.540ns(58.689%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.345       5.527         mdo/n1           
 CLMA_102_120/CLK                                                          r       data_fr_phy[10]/opit_0/CLK
 clock pessimism                                         0.343       5.870                          
 clock uncertainty                                      -0.050       5.820                          

 Setup time                                             -0.497       5.323                          

 Data required time                                                  5.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.323                          
 Data arrival time                                                  -5.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.491                          
====================================================================================================

====================================================================================================

Startpoint  : Current_State[4]/opit_0/CLK
Endpoint    : mdo/opit_0_L5Q_perm/L3
Path Group  : mdio|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.178
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.437       3.178         mdo/n1           
 CLMA_102_116/CLK                                                          r       Current_State[4]/opit_0/CLK

 CLMA_102_116/Q0                   tco                   0.233       3.411 r       Current_State[4]/opit_0/Q
                                   net (fanout=19)       0.742       4.153         g0/n2            
 CLMS_98_113/Y1                    td                    0.377       4.530 f       un1_mdo_en16_1_i_a3/gateop_perm/Z
                                   net (fanout=1)        0.196       4.726         N_61             
 CLMA_98_112/Y1                    td                    0.234       4.960 f       un1_mdo_en16_1_i_0_0/gateop_perm/Z
                                   net (fanout=3)        0.929       5.889         mdo_e/n4         
 CLMS_98_113/C3                                                            f       mdo/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.889         Logic Levels: 2  
                                                                                   Logic: 0.844ns(31.132%), Route: 1.867ns(68.868%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.332       5.514         mdo/n1           
 CLMS_98_113/CLK                                                           r       mdo/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.857                          
 clock uncertainty                                      -0.050       5.807                          

 Setup time                                             -0.322       5.485                          

 Data required time                                                  5.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.485                          
 Data arrival time                                                  -5.889                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.778
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.330       2.778         mdo/n1           
 CLMA_146_117/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_117/Q1                   tco                   0.196       2.974 r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.155         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_142_108/ADA0[11]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADA0[11]

 Data arrival time                                                   3.155         Logic Levels: 0  
                                                                                   Logic: 0.196ns(51.989%), Route: 0.181ns(48.011%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.435       3.176         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       2.833                          
 clock uncertainty                                       0.000       2.833                          

 Hold time                                               0.133       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                  -3.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[0]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.769
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.321       2.769         mdo/n1           
 CLMA_146_108/CLK                                                          r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK

 CLMA_146_108/Q0                   tco                   0.190       2.959 f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.195       3.154         u_CORES/u_debug_core_0/ram_wdat0_Z
 DRM_142_108/DA0[0]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[0]

 Data arrival time                                                   3.154         Logic Levels: 0  
                                                                                   Logic: 0.190ns(49.351%), Route: 0.195ns(50.649%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.435       3.176         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       2.833                          
 clock uncertainty                                       0.000       2.833                          

 Hold time                                               0.125       2.958                          

 Data required time                                                  2.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.958                          
 Data arrival time                                                  -3.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[11]
Path Group  : mdio|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.332       2.780         mdo/n1           
 CLMA_138_112/CLK                                                          r       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.190       2.970 f       u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0/Q
                                   net (fanout=1)        0.195       3.165         u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0] [10]
 DRM_142_108/DA0[11]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/DA0[11]

 Data arrival time                                                   3.165         Logic Levels: 0  
                                                                                   Logic: 0.190ns(49.351%), Route: 0.195ns(50.649%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.435       3.176         mdo/n1           
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       2.833                          
 clock uncertainty                                       0.000       2.833                          

 Hold time                                               0.125       2.958                          

 Data required time                                                  2.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.958                          
 Data arrival time                                                  -3.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.376
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.406      79.616         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.233      79.849 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.450      80.299         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.299         Logic Levels: 0  
                                                                                   Logic: 0.233ns(34.114%), Route: 0.450ns(65.886%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.376     126.376         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.376                          
 clock uncertainty                                      -0.050     126.326                          

 Setup time                                             -0.497     125.829                          

 Data required time                                                125.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.829                          
 Data arrival time                                                 -80.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.376
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.406      79.616         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.233      79.849 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.450      80.299         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.299         Logic Levels: 0  
                                                                                   Logic: 0.233ns(34.114%), Route: 0.450ns(65.886%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.376     126.376         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.376                          
 clock uncertainty                                      -0.050     126.326                          

 Setup time                                             -0.497     125.829                          

 Data required time                                                125.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.829                          
 Data arrival time                                                 -80.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.376
  Launch Clock Delay      :  4.616
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                   net (fanout=1)        3.210      78.210         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      78.210 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.406      79.616         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_85/Q1                    tco                   0.233      79.849 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.450      80.299         u_CORES/conf_sel [0]
 CLMS_134_89/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.299         Logic Levels: 0  
                                                                                   Logic: 0.233ns(34.114%), Route: 0.450ns(65.886%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.376     126.376         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.376                          
 clock uncertainty                                      -0.050     126.326                          

 Setup time                                             -0.497     125.829                          

 Data required time                                                125.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.829                          
 Data arrival time                                                 -80.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.305     129.283         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/CLK

 CLMS_134_85/Q2                    tco                   0.192     129.475 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv/Q
                                   net (fanout=4)        0.346     129.821         u_CORES/id_o [4] 
 CLMS_122_85/AD                                                            f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.821         Logic Levels: 0  
                                                                                   Logic: 0.192ns(35.688%), Route: 0.346ns(64.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.837     126.837         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.837                          
 clock uncertainty                                       0.050     126.887                          

 Hold time                                               0.042     126.929                          

 Data required time                                                126.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.929                          
 Data arrival time                                                -129.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.305     129.283         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/CLK

 CLMS_134_85/Q0                    tco                   0.213     129.496 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv/Q
                                   net (fanout=4)        0.340     129.836         u_CORES/id_o [1] 
 CLMS_122_85/M2                                                            r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.836         Logic Levels: 0  
                                                                                   Logic: 0.213ns(38.517%), Route: 0.340ns(61.483%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.837     126.837         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.837                          
 clock uncertainty                                       0.050     126.887                          

 Hold time                                              -0.014     126.873                          

 Data required time                                                126.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.873                          
 Data arrival time                                                -129.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                   net (fanout=1)        2.978     127.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000     127.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.305     129.283         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/CLK

 CLMS_134_85/Q3                    tco                   0.215     129.498 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv/Q
                                   net (fanout=4)        0.385     129.883         u_CORES/id_o [3] 
 CLMS_122_85/M0                                                            r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 129.883         Logic Levels: 0  
                                                                                   Logic: 0.215ns(35.833%), Route: 0.385ns(64.167%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                   net (fanout=22)       1.837     126.837         u_CORES/capt_o   
 CLMS_122_85/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.837                          
 clock uncertainty                                       0.050     126.887                          

 Hold time                                              -0.014     126.873                          

 Data required time                                                126.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.873                          
 Data arrival time                                                -129.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.122
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.390       4.122         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.231       4.353 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.962       5.315         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMA_130_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.315         Logic Levels: 0  
                                                                                   Logic: 0.231ns(19.363%), Route: 0.962ns(80.637%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.307      29.285         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202      29.083                          
 clock uncertainty                                      -0.050      29.033                          

 Setup time                                             -0.623      28.410                          

 Data required time                                                 28.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.410                          
 Data arrival time                                                  -5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  4.122
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.390       4.122         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.231       4.353 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.962       5.315         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMA_130_85/RS                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.315         Logic Levels: 0  
                                                                                   Logic: 0.231ns(19.363%), Route: 0.962ns(80.637%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.307      29.285         ntclkbufg_0      
 CLMA_130_85/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202      29.083                          
 clock uncertainty                                      -0.050      29.033                          

 Setup time                                             -0.623      28.410                          

 Data required time                                                 28.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.410                          
 Data arrival time                                                  -5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.283
  Launch Clock Delay      :  4.122
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.390       4.122         ntclkbufg_0      
 CLMA_146_37/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_146_37/Q0                    tco                   0.231       4.353 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.937       5.290         u_CORES/u_jtag_hub/tdo_out_0_0/n2
 CLMS_134_85/RS                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/RS

 Data arrival time                                                   5.290         Logic Levels: 0  
                                                                                   Logic: 0.231ns(19.777%), Route: 0.937ns(80.223%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                   net (fanout=1)        2.978      27.978         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      27.978 f       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.305      29.283         ntclkbufg_0      
 CLMS_134_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv/CLK
 clock pessimism                                        -0.202      29.081                          
 clock uncertainty                                      -0.050      29.031                          

 Setup time                                             -0.623      28.408                          

 Data required time                                                 28.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.408                          
 Data arrival time                                                  -5.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[10]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  3.757
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.293       3.757         ntclkbufg_0      
 CLMA_50_96/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_96/Q1                     tco                   0.196       3.953 r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.184       4.137         u_CORES/u_debug_core_1/ram_radr [6]
 DRM_54_88/ADB0[10]                                                        r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADDRB[10]

 Data arrival time                                                   4.137         Logic Levels: 0  
                                                                                   Logic: 0.196ns(51.579%), Route: 0.184ns(48.421%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.377       4.109         ntclkbufg_0      
 DRM_54_88/CLKB[0]                                                         r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB
 clock pessimism                                        -0.318       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Hold time                                               0.112       3.903                          

 Data required time                                                  3.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.903                          
 Data arrival time                                                  -4.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.315       3.779         ntclkbufg_0      
 CLMA_110_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_88/Q2                    tco                   0.192       3.971 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.078       4.049         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg [32]
 CLMS_110_89/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.049         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.412       4.144         ntclkbufg_0      
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.807                          
 clock uncertainty                                       0.000       3.807                          

 Hold time                                              -0.036       3.771                          

 Data required time                                                  3.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.771                          
 Data arrival time                                                  -4.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADB0[9]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.153
  Launch Clock Delay      :  3.801
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.464       2.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.337       3.801         ntclkbufg_0      
 CLMS_138_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_138_117/Q1                   tco                   0.196       3.997 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       4.179         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_142_108/ADB0[9]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/ADB0[9]

 Data arrival time                                                   4.179         Logic Levels: 0  
                                                                                   Logic: 0.196ns(51.852%), Route: 0.182ns(48.148%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.421       4.153         ntclkbufg_0      
 DRM_142_108/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/ram_data_ram_data_0_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.318       3.835                          
 clock uncertainty                                       0.000       3.835                          

 Hold time                                               0.064       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                  -4.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  1.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.667      26.667         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.296      26.963 f       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.901      27.864         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.238      28.102 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.491      28.593         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y2                     td                    0.157      28.750 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/gateop_perm/Z
                                   net (fanout=19)       0.343      29.093         u_CORES/u_debug_core_1/conf_sel_int [22]
 CLMA_62_93/Y3                     td                    0.254      29.347 f       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter77_0_a3/gateop_perm/Z
                                   net (fanout=2)        0.492      29.839         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n1
 CLMA_62_105/Y2                    td                    0.229      30.068 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_28/gateop_perm/Z
                                   net (fanout=3)        0.293      30.361         u_CORES/u_debug_core_1/u_rd_addr_gen/N_142
 CLMS_50_105/Y3                    td                    0.232      30.593 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_11/gateop_perm/Z
                                   net (fanout=1)        0.473      31.066         u_CORES/u_debug_core_1/u_rd_addr_gen/N_76
 CLMA_62_101/Y1                    td                    0.234      31.300 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_0/gateop_perm/Z
                                   net (fanout=1)        0.465      31.765         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/n4
 CLMA_62_92/Y3                     td                    0.231      31.996 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2/gateop_perm/Z
                                   net (fanout=1)        0.094      32.090         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_2_Z
 CLMA_62_92/Y1                     td                    0.234      32.324 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_1/gateop_perm/Z
                                   net (fanout=1)        0.325      32.649         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n1
 CLMA_62_88/A4                                                             f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.649         Logic Levels: 8  
                                                                                   Logic: 2.105ns(35.189%), Route: 3.877ns(64.811%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.274      53.738         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.738                          
 clock uncertainty                                      -0.050      53.688                          

 Setup time                                             -0.082      53.606                          

 Data required time                                                 53.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.606                          
 Data arrival time                                                 -32.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  1.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.667      26.667         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.296      26.963 f       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.901      27.864         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.238      28.102 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.493      28.595         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y0                     td                    0.236      28.831 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=6)        0.554      29.385         u_CORES/u_debug_core_1/conf_sel_int [20]
 CLMA_50_100/Y1                    td                    0.234      29.619 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_18/gateop_perm/Z
                                   net (fanout=3)        0.602      30.221         u_CORES/u_debug_core_1/u_rd_addr_gen/N_130
 CLMA_62_88/Y1                     td                    0.232      30.453 r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_30/gateop_perm/Z
                                   net (fanout=2)        0.342      30.795         u_CORES/u_debug_core_1/u_rd_addr_gen/N_144
 CLMA_62_92/Y0                     td                    0.236      31.031 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_106/gateop_perm/Z
                                   net (fanout=1)        0.495      31.526         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/n1
 CLMA_62_88/Y2                     td                    0.238      31.764 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_4/gateop_perm/Z
                                   net (fanout=1)        0.087      31.851         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n2
 CLMA_62_88/A3                                                             f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.851         Logic Levels: 6  
                                                                                   Logic: 1.710ns(32.986%), Route: 3.474ns(67.014%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.274      53.738         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.738                          
 clock uncertainty                                      -0.050      53.688                          

 Setup time                                             -0.322      53.366                          

 Data required time                                                 53.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.366                          
 Data arrival time                                                 -31.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  1.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.667      26.667         u_CORES/capt_o   
 CLMS_122_89/CLK                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_122_89/Y2                    tco                   0.296      26.963 f       u_CORES/u_debug_core_1/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=7)        0.901      27.864         u_CORES/u_debug_core_1/conf_sel_o
 CLMA_74_84/Y2                     td                    0.238      28.102 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2_1[20]/gateop_perm/Z
                                   net (fanout=3)        0.493      28.595         u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[22]/n0
 CLMA_62_85/Y0                     td                    0.236      28.831 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfsel.conf_sel_int_31_0_a2[20]/gateop_perm/Z
                                   net (fanout=6)        0.541      29.372         u_CORES/u_debug_core_1/conf_sel_int [20]
 CLMA_50_100/Y0                    td                    0.236      29.608 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_a2_20/gateop_perm/Z
                                   net (fanout=3)        0.491      30.099         u_CORES/u_debug_core_1/u_rd_addr_gen/N_132
 CLMA_62_89/Y0                     td                    0.236      30.335 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_0/gateop_perm/Z
                                   net (fanout=1)        0.373      30.708         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/n3
 CLMA_62_105/Y0                    td                    0.236      30.944 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1/gateop_perm/Z
                                   net (fanout=1)        0.385      31.329         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_1_Z
 CLMA_62_93/Y0                     td                    0.236      31.565 f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0_0_1/gateop_perm/Z
                                   net (fanout=1)        0.319      31.884         u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_s_0_iv_0/n0
 CLMA_62_88/A0                                                             f       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.884         Logic Levels: 6  
                                                                                   Logic: 1.714ns(32.854%), Route: 3.503ns(67.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                   net (fanout=1)        2.464      52.464         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000      52.464 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.274      53.738         ntclkbufg_0      
 CLMA_62_88/CLK                                                            r       u_CORES/u_debug_core_1/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.738                          
 clock uncertainty                                      -0.050      53.688                          

 Setup time                                             -0.161      53.527                          

 Data required time                                                 53.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.527                          
 Data arrival time                                                 -31.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.470
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.470      26.470         u_CORES/capt_o   
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_130_92/Q2                    tco                   0.192      26.662 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=3)        0.078      26.740         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [4]
 CLMA_130_93/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.740         Logic Levels: 0  
                                                                                   Logic: 0.192ns(71.111%), Route: 0.078ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.413       4.145         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.036       4.159                          

 Data required time                                                  4.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.159                          
 Data arrival time                                                 -26.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.762  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.138
  Launch Clock Delay      :  1.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.376      26.376         u_CORES/capt_o   
 CLMS_134_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_134_89/Q3                    tco                   0.194      26.570 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.269      26.839         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_138_92/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.839         Logic Levels: 0  
                                                                                   Logic: 0.194ns(41.901%), Route: 0.269ns(58.099%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.406       4.138         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.138                          
 clock uncertainty                                       0.050       4.188                          

 Hold time                                               0.035       4.223                          

 Data required time                                                  4.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.223                          
 Data arrival time                                                 -26.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  1.470
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                   net (fanout=22)       1.470      26.470         u_CORES/capt_o   
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_130_92/Q3                    tco                   0.189      26.659 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=4)        0.078      26.737         u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini [1]
 CLMA_130_93/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.737         Logic Levels: 0  
                                                                                   Logic: 0.189ns(70.787%), Route: 0.078ns(29.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        2.732       2.732         u_CORES/drck_o   
 USCM_56_158/CLK_USCM              td                    0.000       2.732 r       clkbufg_1492/gopclkbufg/CLKOUT
                                   net (fanout=311)      1.413       4.145         ntclkbufg_0      
 CLMA_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.083       4.112                          

 Data required time                                                  4.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.112                          
 Data arrival time                                                 -26.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.137
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.396       3.137         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.233       3.370 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.859       4.229         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.238       4.467 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.836       5.303         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_102_105/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.303         Logic Levels: 1  
                                                                                   Logic: 0.471ns(21.745%), Route: 1.695ns(78.255%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.327       5.509         mdo/n1           
 CLMA_102_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[15].match_single[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.362       5.871                          
 clock uncertainty                                      -0.050       5.821                          

 Recovery time                                          -0.497       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                  -5.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.137
  Clock Pessimism Removal :  0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.396       3.137         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.233       3.370 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.859       4.229         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.238       4.467 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.836       5.303         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMA_102_105/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.303         Logic Levels: 1  
                                                                                   Logic: 0.471ns(21.745%), Route: 1.695ns(78.255%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.327       5.509         mdo/n1           
 CLMA_102_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[13].match_single[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.362       5.871                          
 clock uncertainty                                      -0.050       5.821                          

 Recovery time                                          -0.497       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                  -5.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS
Path Group  : mdio|clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.768
  Launch Clock Delay      :  3.137
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.396       3.137         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.233       3.370 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.859       4.229         u_CORES/u_debug_core_0/resetn_Z
 CLMA_130_97/Y2                    td                    0.238       4.467 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all_1_sqmuxa/gateop_perm/Z
                                   net (fanout=36)       0.706       5.173         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/n2
 CLMS_110_93/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.173         Logic Levels: 1  
                                                                                   Logic: 0.471ns(23.134%), Route: 1.565ns(76.866%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            2.734       2.734 r                        
                                   net (fanout=1)        0.000       2.734         clk              
 IOBD_112_252/DIN                  td                    0.781       3.515 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.515         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       3.556 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       4.182         n0               
 USCM_56_112/CLK_USCM              td                    0.000       4.182 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.320       5.502         mdo/n1           
 CLMS_110_93/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/genblk2.G_MATCH_EDGE[14].match_single[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343       5.845                          
 clock uncertainty                                      -0.050       5.795                          

 Recovery time                                          -0.497       5.298                          

 Data required time                                                  5.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.298                          
 Data arrival time                                                  -5.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.299       2.747         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.192       2.939 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.313       3.252         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.090       3.342 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       3.342         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/RS

 Data arrival time                                                   3.342         Logic Levels: 1  
                                                                                   Logic: 0.282ns(47.395%), Route: 0.313ns(52.605%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.409       3.150         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.788                          
 clock uncertainty                                       0.000       2.788                          

 Removal time                                            0.000       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                  -3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][17]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.299       2.747         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.192       2.939 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.313       3.252         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.090       3.342 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       3.342         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][17]/opit_0_inv/RS

 Data arrival time                                                   3.342         Logic Levels: 1  
                                                                                   Logic: 0.282ns(47.395%), Route: 0.313ns(52.605%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.409       3.150         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.788                          
 clock uncertainty                                       0.000       2.788                          

 Removal time                                            0.000       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                  -3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RS
Path Group  : mdio|clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    0.781       0.781 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.041       0.822 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.448         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.448 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.299       2.747         mdo/n1           
 CLMA_102_81/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_102_81/Q1                    tco                   0.192       2.939 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=179)      0.313       3.252         u_CORES/u_debug_core_0/resetn_Z
 CLMA_102_88/RSCO                  td                    0.090       3.342 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       3.342         n27              
 CLMA_102_92/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RS

 Data arrival time                                                   3.342         Logic Levels: 1  
                                                                                   Logic: 0.282ns(47.395%), Route: 0.313ns(52.605%)
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.409       3.150         mdo/n1           
 CLMA_102_92/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK
 clock pessimism                                        -0.362       2.788                          
 clock uncertainty                                       0.000       2.788                          

 Removal time                                            0.000       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                  -3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : data_fr_phy[1]/opit_0/CLK
Endpoint    : data (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.455       3.196         mdo/n1           
 CLMA_118_120/CLK                                                          r       data_fr_phy[1]/opit_0/CLK

 CLMA_118_120/Q0                   tco                   0.231       3.427 f       data_fr_phy[1]/opit_0/Q
                                   net (fanout=3)        0.596       4.023         data_1/n1        
 CLMS_114_109/Y0                   td                    0.397       4.420 f       data_1/gateop_perm/Z
                                   net (fanout=1)        0.196       4.616         data_1_Z         
 CLMS_114_109/Y2                   td                    0.276       4.892 f       data_cZ/gateop_perm/Z
                                   net (fanout=1)        1.867       6.759         data_c           
 IOL_7_178/DO                      td                    0.111       6.870 f       data_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.870         data_obuf/ntO    
 IOBS_0_177/PAD                    td                    2.861       9.731 f       data_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.731         data             
 A2                                                                        f       data (port)      

 Data arrival time                                                   9.731         Logic Levels: 4  
                                                                                   Logic: 3.876ns(59.311%), Route: 2.659ns(40.689%)
====================================================================================================

====================================================================================================

Startpoint  : Current_State[5]/opit_0/CLK
Endpoint    : mdio_io (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock mdio|clk (rising edge)                            0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         clk              
 IOBD_112_252/DIN                  td                    1.011       1.011 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.011         clk_ibuf/ntD     
 IOL_115_250/INCK                  td                    0.060       1.071 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.670       1.741         n0               
 USCM_56_112/CLK_USCM              td                    0.000       1.741 r       clkbufg_1493/gopclkbufg/CLKOUT
                                   net (fanout=828)      1.437       3.178         mdo/n1           
 CLMA_102_116/CLK                                                          r       Current_State[5]/opit_0/CLK

 CLMA_102_116/Y0                   tco                   0.302       3.480 r       Current_State[5]/opit_0/Q
                                   net (fanout=15)       0.497       3.977         g2_3/n2          
 CLMA_102_105/Y2                   td                    0.238       4.215 f       g2_3/gateop_perm/Z
                                   net (fanout=1)        0.196       4.411         g0_1             
 CLMA_102_105/Y3                   td                    0.158       4.569 f       g0/gateop_perm/Z 
                                   net (fanout=1)        1.722       6.291         g0/n5            
 IOL_199_6/TO                      td                    0.111       6.402 f       mdio_io_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.402         mdio_io_iobuf/ntT
 IOBD_197_0/PAD                    tse                   2.861       9.263 f       mdio_io_iobuf/opit_0/IO
                                   net (fanout=1)        0.000       9.263         mdio_io          
 N9                                                                        f       mdio_io (port)   

 Data arrival time                                                   9.263         Logic Levels: 4  
                                                                                   Logic: 3.670ns(60.312%), Route: 2.415ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[7]/opit_0/D
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 f       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    1.104       1.104 f       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.102       1.206 f       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       2.647       3.853         N_72_i/n3        
 CLMA_98_108/M0                                                            f       data_fr_phy[7]/opit_0/D

 Data arrival time                                                   3.853         Logic Levels: 2  
                                                                                   Logic: 1.206ns(31.300%), Route: 2.647ns(68.700%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.166       2.018         N_72_i/n3        
 CLMA_130_96/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.018         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.220%), Route: 1.166ns(57.780%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[11]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.399       2.251         N_72_i/n3        
 CLMA_114_112/M0                                                           r       data_fr_phy[11]/opit_0/D

 Data arrival time                                                   2.251         Logic Levels: 2  
                                                                                   Logic: 0.852ns(37.850%), Route: 1.399ns(62.150%)
====================================================================================================

====================================================================================================

Startpoint  : mdio_io (port)
Endpoint    : data_fr_phy[8]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N9                                                      0.000       0.000 r       mdio_io (port)   
                                   net (fanout=1)        0.000       0.000         mdio_io          
 IOBD_197_0/DIN                    td                    0.781       0.781 r       mdio_io_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         mdio_io_iobuf/ntI
 IOL_199_6/RX_DATA_DD              td                    0.071       0.852 r       mdio_io_iobuf/opit_1/OUT
                                   net (fanout=18)       1.482       2.334         N_72_i/n3        
 CLMA_122_112/M0                                                           r       data_fr_phy[8]/opit_0/D

 Data arrival time                                                   2.334         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.504%), Route: 1.482ns(63.496%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.625 sec
Current time: Tue Dec 15 08:48:24 2020
Action report_timing: Peak memory pool usage is 293,806,080 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Dec 15 08:48:25 2020
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG256'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.843750 sec.
Generating architecture configuration.
The bitstream file is "F:/mdio_1214/generate_bitstream/mdio.sbit"
Generate programming file takes 9.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 12.969 sec
Current time: Tue Dec 15 08:48:38 2020
Action gen_bit_stream: Peak memory pool usage is 360,374,272 bytes
Process "Generate Bitstream" done.
Process exit normally.
