module top_module( 
    input [254:0] in,
    output [7:0] out );
    
    integer i;
    reg [7:0] out_reg;
    
    always @(*) begin
        out_reg = 0;  // explicit reset every time
        for(i = 0; i < 255; i = i + 1) begin
            if (in[i])
                out_reg = out_reg + 1;
        end
    end

    assign out = out_reg;

endmodule