// Seed: 3390658742
module module_0 #(
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd58
) (
    output wor  id_0,
    output wire id_1
);
  logic _id_3;
  ;
  assign module_1.id_6 = 0;
  wire [1 : 1 'b0] _id_4;
  assign id_0 = 1;
  logic [7:0][1 : {  id_3  {  id_4  }  }] id_5;
  assign id_0 = -1 && 1'b0;
  assign id_5[1] = -1;
endmodule
macromodule module_1 (
    output tri0  id_0,
    output tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    output wand  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  tri0  id_7,
    output uwire id_8,
    input  uwire id_9,
    input  tri   id_10,
    input  tri1  id_11,
    output uwire id_12
);
  final $signed(56);
  ;
  timeprecision 1ps;
  assign id_6 = -1;
  localparam id_14 = 1 - 1;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign id_8 = id_11;
  and primCall (id_4, id_9, id_5, id_14, id_7, id_11);
endmodule
