

================================================================
== Vitis HLS Report for 'write_outputs'
================================================================
* Date:           Sat Jan 10 15:28:45 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.333 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_write_outputs_Pipeline_write_loop_fu_34  |write_outputs_Pipeline_write_loop  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      38|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|      14|     110|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      35|    -|
|Register         |        -|    -|      37|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      51|     183|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |grp_write_outputs_Pipeline_write_loop_fu_34  |write_outputs_Pipeline_write_loop  |        0|   0|  14|  110|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |Total                                        |                                   |        0|   0|  14|  110|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_52_p2                                               |         +|   0|  0|  32|          32|           1|
    |grp_write_outputs_Pipeline_write_loop_fu_34_dout_data_0_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_write_outputs_Pipeline_write_loop_fu_34_dout_data_1_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_write_outputs_Pipeline_write_loop_fu_34_dout_data_2_TREADY  |       and|   0|  0|   1|           1|           1|
    |grp_write_outputs_Pipeline_write_loop_fu_34_dout_data_3_TREADY  |       and|   0|  0|   1|           1|           1|
    |ap_block_state1                                                 |        or|   0|  0|   1|           1|           1|
    |ap_block_state3                                                 |        or|   0|  0|   1|           1|           1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  38|          38|           7|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  17|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |stream_fft_to_write_read  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  35|          8|    3|          8|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |dummy_state                                               |  32|   0|   32|          0|
    |grp_write_outputs_Pipeline_write_loop_fu_34_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  37|   0|   37|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|stream_fft_to_write_dout            |   in|  128|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|    5|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|    5|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_empty_n         |   in|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_read            |  out|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|dout_data_0_TDATA                   |  out|   32|        axis|          dout_data_0|       pointer|
|dout_data_0_TVALID                  |  out|    1|        axis|          dout_data_0|       pointer|
|dout_data_0_TREADY                  |   in|    1|        axis|          dout_data_0|       pointer|
|dout_data_1_TDATA                   |  out|   32|        axis|          dout_data_1|       pointer|
|dout_data_1_TVALID                  |  out|    1|        axis|          dout_data_1|       pointer|
|dout_data_1_TREADY                  |   in|    1|        axis|          dout_data_1|       pointer|
|dout_data_2_TDATA                   |  out|   32|        axis|          dout_data_2|       pointer|
|dout_data_2_TVALID                  |  out|    1|        axis|          dout_data_2|       pointer|
|dout_data_2_TREADY                  |   in|    1|        axis|          dout_data_2|       pointer|
|dout_data_3_TDATA                   |  out|   32|        axis|          dout_data_3|       pointer|
|dout_data_3_TVALID                  |  out|    1|        axis|          dout_data_3|       pointer|
|dout_data_3_TREADY                  |   in|    1|        axis|          dout_data_3|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

