head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.38
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.36
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.34
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.32
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.30
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.28
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.26
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.24
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.22
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.20
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.18
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.16
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.14
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.10
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.8
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.2
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.2.0.6
	cagney_bfdfile-20040213-branch:1.2.0.4
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.2.0.2
	cagney_bigcore-20040122-branchpoint:1.2
	csl-arm-2003-q4:1.2
	binutils-2_14:1.1.2.1
	binutils-2_14-branch:1.1.0.2
	binutils-2_14-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2003.05.19.19.22.25;	author ths;	state Exp;
branches;
next	1.1;

1.1
date	2002.09.30.12.04.54;	author rsandifo;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2003.05.19.19.39.46;	author ths;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS VR5500
#as: -march=vr5500

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <stuff> mul	a0,a1,a2
0+0004 <stuff\+0x4> mulu	a0,a1,a2
0+00008 <stuff\+0x8> mulhi	a0,a1,a2
0+0000c <stuff\+0xc> mulhiu	a0,a1,a2
0+00010 <stuff\+0x10> muls	a0,a1,a2
0+00014 <stuff\+0x14> mulsu	a0,a1,a2
0+00018 <stuff\+0x18> mulshi	a0,a1,a2
0+0001c <stuff\+0x1c> mulshiu	a0,a1,a2
0+00020 <stuff\+0x20> macc	a0,a1,a2
0+00024 <stuff\+0x24> maccu	a0,a1,a2
0+00028 <stuff\+0x28> macchi	a0,a1,a2
0+0002c <stuff\+0x2c> macchiu	a0,a1,a2
0+00030 <stuff\+0x30> msac	a0,a1,a2
0+00034 <stuff\+0x34> msacu	a0,a1,a2
0+00038 <stuff\+0x38> msachi	a0,a1,a2
0+0003c <stuff\+0x3c> msachiu	a0,a1,a2
0+00040 <stuff\+0x40> ror	a0,a1,0x19
0+00044 <stuff\+0x44> rorv	a0,a1,a2
0+00048 <stuff\+0x48> dror	a0,a1,0x19
0+0004c <stuff\+0x4c> dror32	a0,a1,0x19
0+00050 <stuff\+0x50> dror32	a0,a1,0x19
0+00054 <stuff\+0x54> drorv	a0,a1,a2
0+00058 <stuff\+0x58> prefx	0x4,a0\(a1\)
0+0005c <stuff\+0x5c> dbreak
0+00060 <stuff\+0x60> dret
0+00064 <stuff\+0x64> mfdr	v1,\$3
0+00068 <stuff\+0x68> mtdr	v1,\$3
0+0006c <stuff\+0x6c> mfpc	a0,1
0+00070 <stuff\+0x70> mfps	a0,1
0+00074 <stuff\+0x74> mtpc	a0,1
0+00078 <stuff\+0x78> mtps	a0,1
0+0007c <stuff\+0x7c> wait
0+00080 <stuff\+0x80> wait
0+00084 <stuff\+0x84> wait	0x56789
0+00088 <stuff\+0x88> ssnop
0+0008c <stuff\+0x8c> clo	v1,a0
0+00090 <stuff\+0x90> dclo	v1,a0
0+00094 <stuff\+0x94> clz	v1,a0
0+00098 <stuff\+0x98> dclz	v1,a0
0+0009c <stuff\+0x9c> luxc1	\$f0,a0\(v0\)
0+000a0 <stuff\+0xa0> suxc1	\$f2,a0\(v0\)
0+000a4 <stuff\+0xa4> tlbp
0+000a8 <stuff\+0xa8> tlbr
	\.\.\.
@


1.1
log
@[gas/]
	* doc/c-mips.texi: Add entries for -march=vr4120,vr4130,vr4181,
	vr5400 and vr5500.  Add entry for -mfix-vr4122-bugs.
	* config/tc-mips.c (CPU_HAS_DROR, CPU_HAS_ROR): New macros.
	(hilo_interlocks): True for CPU_VR5500.
	(gpr_interlocks, cop_interlocks): True for CPU_VR5400 and CPU_VR5500.
	(mips_fix_vr4122_bugs): New.
	(append_insn): Work around 4122 errors if mips_fix_vr4122_bugs.
	(mips_emit_delays): Likewise.
	(macro2) [M_DROLI]: Use dror or dror32 if CPU_HAS_DROR.
	[M_ROLI]: Likewise ror if CPU_HAS_ROR.
	(validate_mips_insn, mips_ip): Handle '[', ']', 'e' and '%'.
	(OPTION_FIX_VR4122, OPTION_NO_FIX_VR4122): New options.
	(md_longopts): Add -mfix-vr4122-bugs and -no-mfix-vr4122-bugs.
	(OPTION_ELF_BASE): Bump.
	(md_parse_option): Handle the new options.
	(mips_cpu_info_table): Add entries for vr4120, vr4130, vr4181,
	vr5400 and vr5500.

[gas/testsuite/]
	* gas/mips/mips4100.[sd]: Move dmadd16 and madd16 checks to...
	* gas/mips/vr4111.[sd]: ...this new test.
	* gas/mips/vr4120.[sd],
	* gas/mips/vr4122.[sd],
	* gas/mips/vr5400.[sd],
	* gas/mips/vr5500.[sd]: New tests.
	* mips.exp: Run them.
@
text
@d47 2
a48 2
0+0009c <stuff\+0x9c> luxc1	\$f1,a0\(v0\)
0+000a0 <stuff\+0xa0> suxc1	\$f1,a0\(v0\)
@


1.1.2.1
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d47 2
a48 2
0+0009c <stuff\+0x9c> luxc1	\$f0,a0\(v0\)
0+000a0 <stuff\+0xa0> suxc1	\$f2,a0\(v0\)
@


