{
  "Top": "distPoints_float",
  "RtlTop": "distPoints_float",
  "RtlPrefix": "",
  "RtlSubPrefix": "distPoints_float_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Ax": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Ax",
          "name": "Ax",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Ay": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Ay",
          "name": "Ay",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Bx": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Bx",
          "name": "Bx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "By": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "By",
          "name": "By",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "float",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top distPoints_float -name distPoints_float"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "distPoints_float"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "113",
    "Latency": "112"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "distPoints_float",
    "Version": "1.0",
    "DisplayName": "Distpoints_float",
    "Revision": "2112788316",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_distPoints_float_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/dist_points_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/distPoints_float_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/distPoints_float_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/distPoints_float_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_12s_80ns_90_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_40ns_40ns_80_2_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_71ns_4ns_75_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_73ns_6ns_79_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_77ns_6ns_83_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_82ns_6ns_88_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_83ns_6ns_89_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_87ns_6ns_93_5_1.vhd",
      "impl\/vhdl\/distPoints_float_mul_92ns_6ns_98_5_1.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/distPoints_float.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/distPoints_float_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/distPoints_float_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/distPoints_float_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/distPoints_float_mul_12s_80ns_90_5_1.v",
      "impl\/verilog\/distPoints_float_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/distPoints_float_mul_40ns_40ns_80_2_1.v",
      "impl\/verilog\/distPoints_float_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/distPoints_float_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/distPoints_float_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/distPoints_float_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/distPoints_float_mul_71ns_4ns_75_5_1.v",
      "impl\/verilog\/distPoints_float_mul_73ns_6ns_79_5_1.v",
      "impl\/verilog\/distPoints_float_mul_77ns_6ns_83_5_1.v",
      "impl\/verilog\/distPoints_float_mul_82ns_6ns_88_5_1.v",
      "impl\/verilog\/distPoints_float_mul_83ns_6ns_89_5_1.v",
      "impl\/verilog\/distPoints_float_mul_87ns_6ns_93_5_1.v",
      "impl\/verilog\/distPoints_float_mul_92ns_6ns_98_5_1.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/distPoints_float.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/distPoints_float_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/distPoints_float_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/distPoints_double.protoinst",
      ".debug\/distPoints_fixed.protoinst",
      ".debug\/distPoints_float.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "distPoints_float_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name distPoints_float_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "distPoints_float_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name distPoints_float_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "Ax": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Ax": "DATA"},
      "ports": ["Ax"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ax"
        }]
    },
    "Ay": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Ay": "DATA"},
      "ports": ["Ay"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ay"
        }]
    },
    "Bx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Bx": "DATA"},
      "ports": ["Bx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Bx"
        }]
    },
    "By": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"By": "DATA"},
      "ports": ["By"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "By"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "Ax": {
      "dir": "in",
      "width": "32"
    },
    "Ay": {
      "dir": "in",
      "width": "32"
    },
    "Bx": {
      "dir": "in",
      "width": "32"
    },
    "By": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "distPoints_float",
      "Instances": [
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_80"
        },
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_109"
        }
      ]
    },
    "Info": {
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "distPoints_float": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "80",
          "LatencyAvg": "80",
          "LatencyWorst": "80",
          "PipelineII": "1",
          "PipelineDepth": "81",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.289"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "12776",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "8385",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "distPoints_float": {
        "Latency": {
          "LatencyBest": "112",
          "LatencyAvg": "112",
          "LatencyWorst": "112",
          "PipelineII": "113",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "60",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "21",
          "DSP": "97",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "44",
          "FF": "27123",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "19264",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "36",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-27 12:36:36 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
