<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi6.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi6.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi6_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi6_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac670d853fdb26ea758a05b51657190cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ac670d853fdb26ea758a05b51657190cd">REG_SPI6_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040400U)</td></tr>
<tr class="memdesc:ac670d853fdb26ea758a05b51657190cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Control Register  <a href="#ac670d853fdb26ea758a05b51657190cd">More...</a><br /></td></tr>
<tr class="separator:ac670d853fdb26ea758a05b51657190cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63a6e38b7052cc607b22565fbc6b331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ab63a6e38b7052cc607b22565fbc6b331">REG_SPI6_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040404U)</td></tr>
<tr class="memdesc:ab63a6e38b7052cc607b22565fbc6b331"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Mode Register  <a href="#ab63a6e38b7052cc607b22565fbc6b331">More...</a><br /></td></tr>
<tr class="separator:ab63a6e38b7052cc607b22565fbc6b331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ae2e800d01d67aec2497a512bb9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ae2ae2e800d01d67aec2497a512bb9e3c">REG_SPI6_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040408U)</td></tr>
<tr class="memdesc:ae2ae2e800d01d67aec2497a512bb9e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Receive Data Register  <a href="#ae2ae2e800d01d67aec2497a512bb9e3c">More...</a><br /></td></tr>
<tr class="separator:ae2ae2e800d01d67aec2497a512bb9e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674a1df3509c5495e462d9df8db0cd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a674a1df3509c5495e462d9df8db0cd66">REG_SPI6_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004040CU)</td></tr>
<tr class="memdesc:a674a1df3509c5495e462d9df8db0cd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Transmit Data Register  <a href="#a674a1df3509c5495e462d9df8db0cd66">More...</a><br /></td></tr>
<tr class="separator:a674a1df3509c5495e462d9df8db0cd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a1793245dc052a648dadb737e5ceda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ae6a1793245dc052a648dadb737e5ceda">REG_SPI6_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040410U)</td></tr>
<tr class="memdesc:ae6a1793245dc052a648dadb737e5ceda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Status Register  <a href="#ae6a1793245dc052a648dadb737e5ceda">More...</a><br /></td></tr>
<tr class="separator:ae6a1793245dc052a648dadb737e5ceda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b1b8d7fd98241ff3b005fa7e2c2b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a64b1b8d7fd98241ff3b005fa7e2c2b6a">REG_SPI6_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040414U)</td></tr>
<tr class="memdesc:a64b1b8d7fd98241ff3b005fa7e2c2b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Interrupt Enable Register  <a href="#a64b1b8d7fd98241ff3b005fa7e2c2b6a">More...</a><br /></td></tr>
<tr class="separator:a64b1b8d7fd98241ff3b005fa7e2c2b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d6dcb7ebbcf354bde50045fa76b4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ac4d6dcb7ebbcf354bde50045fa76b4b0">REG_SPI6_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040418U)</td></tr>
<tr class="memdesc:ac4d6dcb7ebbcf354bde50045fa76b4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Interrupt Disable Register  <a href="#ac4d6dcb7ebbcf354bde50045fa76b4b0">More...</a><br /></td></tr>
<tr class="separator:ac4d6dcb7ebbcf354bde50045fa76b4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb5724898ad43837b1c0fc7db3f1603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a8bb5724898ad43837b1c0fc7db3f1603">REG_SPI6_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004041CU)</td></tr>
<tr class="memdesc:a8bb5724898ad43837b1c0fc7db3f1603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Interrupt Mask Register  <a href="#a8bb5724898ad43837b1c0fc7db3f1603">More...</a><br /></td></tr>
<tr class="separator:a8bb5724898ad43837b1c0fc7db3f1603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ee83890e42bcbd7dde60ba8da64116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a28ee83890e42bcbd7dde60ba8da64116">REG_SPI6_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040430U)</td></tr>
<tr class="memdesc:a28ee83890e42bcbd7dde60ba8da64116"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Chip Select Register  <a href="#a28ee83890e42bcbd7dde60ba8da64116">More...</a><br /></td></tr>
<tr class="separator:a28ee83890e42bcbd7dde60ba8da64116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2bd17771e345aa43fed599d3765a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#add2bd17771e345aa43fed599d3765a82">REG_SPI6_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040448U)</td></tr>
<tr class="memdesc:add2bd17771e345aa43fed599d3765a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Comparison Register  <a href="#add2bd17771e345aa43fed599d3765a82">More...</a><br /></td></tr>
<tr class="separator:add2bd17771e345aa43fed599d3765a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe478076a4c9ddb7779a68128c2483e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#adbe478076a4c9ddb7779a68128c2483e">REG_SPI6_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400404E4U)</td></tr>
<tr class="memdesc:adbe478076a4c9ddb7779a68128c2483e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Write Protection Mode Register  <a href="#adbe478076a4c9ddb7779a68128c2483e">More...</a><br /></td></tr>
<tr class="separator:adbe478076a4c9ddb7779a68128c2483e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa26509eecdae4e81c2b26a76639a783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#aaa26509eecdae4e81c2b26a76639a783">REG_SPI6_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400404E8U)</td></tr>
<tr class="memdesc:aaa26509eecdae4e81c2b26a76639a783"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) SPI Write Protection Status Register  <a href="#aaa26509eecdae4e81c2b26a76639a783">More...</a><br /></td></tr>
<tr class="separator:aaa26509eecdae4e81c2b26a76639a783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c091c2fc42fc06d53ec329bac5da1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a8c091c2fc42fc06d53ec329bac5da1a4">REG_SPI6_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040500U)</td></tr>
<tr class="memdesc:a8c091c2fc42fc06d53ec329bac5da1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Receive Pointer Register  <a href="#a8c091c2fc42fc06d53ec329bac5da1a4">More...</a><br /></td></tr>
<tr class="separator:a8c091c2fc42fc06d53ec329bac5da1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b247cb551c13d65c58a2258a2b1ad46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a1b247cb551c13d65c58a2258a2b1ad46">REG_SPI6_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040504U)</td></tr>
<tr class="memdesc:a1b247cb551c13d65c58a2258a2b1ad46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Receive Counter Register  <a href="#a1b247cb551c13d65c58a2258a2b1ad46">More...</a><br /></td></tr>
<tr class="separator:a1b247cb551c13d65c58a2258a2b1ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff8fbc939f3046d933390679a24a414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a1ff8fbc939f3046d933390679a24a414">REG_SPI6_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040508U)</td></tr>
<tr class="memdesc:a1ff8fbc939f3046d933390679a24a414"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transmit Pointer Register  <a href="#a1ff8fbc939f3046d933390679a24a414">More...</a><br /></td></tr>
<tr class="separator:a1ff8fbc939f3046d933390679a24a414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44b26f470b1ae9a671ec035b0c10d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#af44b26f470b1ae9a671ec035b0c10d41">REG_SPI6_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004050CU)</td></tr>
<tr class="memdesc:af44b26f470b1ae9a671ec035b0c10d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transmit Counter Register  <a href="#af44b26f470b1ae9a671ec035b0c10d41">More...</a><br /></td></tr>
<tr class="separator:af44b26f470b1ae9a671ec035b0c10d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab623a3a50b2ab62d327d92a3f9312320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#ab623a3a50b2ab62d327d92a3f9312320">REG_SPI6_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040510U)</td></tr>
<tr class="memdesc:ab623a3a50b2ab62d327d92a3f9312320"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Receive Next Pointer Register  <a href="#ab623a3a50b2ab62d327d92a3f9312320">More...</a><br /></td></tr>
<tr class="separator:ab623a3a50b2ab62d327d92a3f9312320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2893132671b88948118d4cc36d9566a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#af2893132671b88948118d4cc36d9566a">REG_SPI6_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040514U)</td></tr>
<tr class="memdesc:af2893132671b88948118d4cc36d9566a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Receive Next Counter Register  <a href="#af2893132671b88948118d4cc36d9566a">More...</a><br /></td></tr>
<tr class="separator:af2893132671b88948118d4cc36d9566a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1787febd40acb94ee652d2a8957e537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#af1787febd40acb94ee652d2a8957e537">REG_SPI6_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040518U)</td></tr>
<tr class="memdesc:af1787febd40acb94ee652d2a8957e537"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transmit Next Pointer Register  <a href="#af1787febd40acb94ee652d2a8957e537">More...</a><br /></td></tr>
<tr class="separator:af1787febd40acb94ee652d2a8957e537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3093bc10e26e96cb1fde68389d1e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a1c3093bc10e26e96cb1fde68389d1e6c">REG_SPI6_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004051CU)</td></tr>
<tr class="memdesc:a1c3093bc10e26e96cb1fde68389d1e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transmit Next Counter Register  <a href="#a1c3093bc10e26e96cb1fde68389d1e6c">More...</a><br /></td></tr>
<tr class="separator:a1c3093bc10e26e96cb1fde68389d1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d311a83dcea10747b98581353ca8396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a1d311a83dcea10747b98581353ca8396">REG_SPI6_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040520U)</td></tr>
<tr class="memdesc:a1d311a83dcea10747b98581353ca8396"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transfer Control Register  <a href="#a1d311a83dcea10747b98581353ca8396">More...</a><br /></td></tr>
<tr class="separator:a1d311a83dcea10747b98581353ca8396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f957d234594285508fca00938ed5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi6_8h.xhtml#a35f957d234594285508fca00938ed5ca">REG_SPI6_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040524U)</td></tr>
<tr class="memdesc:a35f957d234594285508fca00938ed5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI6) Transfer Status Register  <a href="#a35f957d234594285508fca00938ed5ca">More...</a><br /></td></tr>
<tr class="separator:a35f957d234594285508fca00938ed5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="add2bd17771e345aa43fed599d3765a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2bd17771e345aa43fed599d3765a82">&sect;&nbsp;</a></span>REG_SPI6_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Comparison Register </p>

</div>
</div>
<a id="ac670d853fdb26ea758a05b51657190cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac670d853fdb26ea758a05b51657190cd">&sect;&nbsp;</a></span>REG_SPI6_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Control Register </p>

</div>
</div>
<a id="a28ee83890e42bcbd7dde60ba8da64116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ee83890e42bcbd7dde60ba8da64116">&sect;&nbsp;</a></span>REG_SPI6_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Chip Select Register </p>

</div>
</div>
<a id="ac4d6dcb7ebbcf354bde50045fa76b4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d6dcb7ebbcf354bde50045fa76b4b0">&sect;&nbsp;</a></span>REG_SPI6_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a64b1b8d7fd98241ff3b005fa7e2c2b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b1b8d7fd98241ff3b005fa7e2c2b6a">&sect;&nbsp;</a></span>REG_SPI6_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="a8bb5724898ad43837b1c0fc7db3f1603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb5724898ad43837b1c0fc7db3f1603">&sect;&nbsp;</a></span>REG_SPI6_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004041CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="ab63a6e38b7052cc607b22565fbc6b331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63a6e38b7052cc607b22565fbc6b331">&sect;&nbsp;</a></span>REG_SPI6_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Mode Register </p>

</div>
</div>
<a id="a1d311a83dcea10747b98581353ca8396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d311a83dcea10747b98581353ca8396">&sect;&nbsp;</a></span>REG_SPI6_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transfer Control Register </p>

</div>
</div>
<a id="a35f957d234594285508fca00938ed5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f957d234594285508fca00938ed5ca">&sect;&nbsp;</a></span>REG_SPI6_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transfer Status Register </p>

</div>
</div>
<a id="a1b247cb551c13d65c58a2258a2b1ad46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b247cb551c13d65c58a2258a2b1ad46">&sect;&nbsp;</a></span>REG_SPI6_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Receive Counter Register </p>

</div>
</div>
<a id="ae2ae2e800d01d67aec2497a512bb9e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ae2e800d01d67aec2497a512bb9e3c">&sect;&nbsp;</a></span>REG_SPI6_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Receive Data Register </p>

</div>
</div>
<a id="af2893132671b88948118d4cc36d9566a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2893132671b88948118d4cc36d9566a">&sect;&nbsp;</a></span>REG_SPI6_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Receive Next Counter Register </p>

</div>
</div>
<a id="ab623a3a50b2ab62d327d92a3f9312320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab623a3a50b2ab62d327d92a3f9312320">&sect;&nbsp;</a></span>REG_SPI6_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Receive Next Pointer Register </p>

</div>
</div>
<a id="a8c091c2fc42fc06d53ec329bac5da1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c091c2fc42fc06d53ec329bac5da1a4">&sect;&nbsp;</a></span>REG_SPI6_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Receive Pointer Register </p>

</div>
</div>
<a id="ae6a1793245dc052a648dadb737e5ceda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a1793245dc052a648dadb737e5ceda">&sect;&nbsp;</a></span>REG_SPI6_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Status Register </p>

</div>
</div>
<a id="af44b26f470b1ae9a671ec035b0c10d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b26f470b1ae9a671ec035b0c10d41">&sect;&nbsp;</a></span>REG_SPI6_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004050CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transmit Counter Register </p>

</div>
</div>
<a id="a674a1df3509c5495e462d9df8db0cd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674a1df3509c5495e462d9df8db0cd66">&sect;&nbsp;</a></span>REG_SPI6_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004040CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Transmit Data Register </p>

</div>
</div>
<a id="a1c3093bc10e26e96cb1fde68389d1e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3093bc10e26e96cb1fde68389d1e6c">&sect;&nbsp;</a></span>REG_SPI6_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004051CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transmit Next Counter Register </p>

</div>
</div>
<a id="af1787febd40acb94ee652d2a8957e537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1787febd40acb94ee652d2a8957e537">&sect;&nbsp;</a></span>REG_SPI6_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a1ff8fbc939f3046d933390679a24a414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff8fbc939f3046d933390679a24a414">&sect;&nbsp;</a></span>REG_SPI6_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) Transmit Pointer Register </p>

</div>
</div>
<a id="adbe478076a4c9ddb7779a68128c2483e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe478076a4c9ddb7779a68128c2483e">&sect;&nbsp;</a></span>REG_SPI6_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400404E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="aaa26509eecdae4e81c2b26a76639a783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa26509eecdae4e81c2b26a76639a783">&sect;&nbsp;</a></span>REG_SPI6_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI6_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400404E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI6) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
