-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity neural_network_exp_17_9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_val : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of neural_network_exp_17_9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv22_3FFFFF : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal f_x_lsb_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_x_lsb_table_ce0 : STD_LOGIC;
    signal f_x_lsb_table_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_x_msb_2_m_1_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal exp_x_msb_2_m_1_table_ce0 : STD_LOGIC;
    signal exp_x_msb_2_m_1_table_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal exp_x_msb_1_table_ce0 : STD_LOGIC;
    signal exp_x_msb_1_table_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_fu_179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_521 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_1_reg_521_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_521_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_521_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_521_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_527 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_reg_527_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln217_fu_295_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_532 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_532_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_532_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln202_4_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_548 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_548_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_548_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_548_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_548_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal f_x_lsb_reg_553 : STD_LOGIC_VECTOR (10 downto 0);
    signal f_x_lsb_reg_553_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_x_msb_2_m_1_reg_559 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_2_m_1_reg_559_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln5_reg_565 : STD_LOGIC_VECTOR (18 downto 0);
    signal exp_x_msb_2_lsb_m_1_fu_416_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_2_lsb_m_1_reg_575 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_reg_580 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_reg_580_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_s_reg_586 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln230_fu_307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln245_fu_312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln261_fu_384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_lo_fu_153_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_fu_153_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln194_fu_167_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_187_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_201_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_l_int_fu_157_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_l_fract_fu_171_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln202_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln202_1_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_lsb_ind_fu_299_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_2_fu_285_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln198_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_1_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_2_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_1_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln202_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_3_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_3_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_2_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_x_lsb_m_1_fu_353_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal f_x_msb_2_lsb_fu_368_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal f_x_msb_2_lsb_fu_368_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal f_x_msb_2_lsb_fu_368_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal x_msb_ind_1_fu_347_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_392_p5 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln249_1_fu_402_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln249_fu_389_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln249_fu_406_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln249_2_fu_412_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_fu_153_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_l_fu_452_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln190_fu_444_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal y_1_fu_456_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal y_2_fu_466_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_7_fu_473_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_1_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_2_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_503_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal f_x_msb_2_lsb_fu_368_p00 : STD_LOGIC_VECTOR (42 downto 0);
    signal f_x_msb_2_lsb_fu_368_p10 : STD_LOGIC_VECTOR (42 downto 0);
    signal y_lo_fu_153_p00 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_lo_fu_153_p10 : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component neural_network_mul_25ns_25ns_50_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;


    component neural_network_mul_25ns_18ns_43_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    f_x_lsb_table_U : component neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
    generic map (
        DataWidth => 11,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_lsb_table_address0,
        ce0 => f_x_lsb_table_ce0,
        q0 => f_x_lsb_table_q0);

    exp_x_msb_2_m_1_table_U : component neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
    generic map (
        DataWidth => 25,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_2_m_1_table_address0,
        ce0 => exp_x_msb_2_m_1_table_ce0,
        q0 => exp_x_msb_2_m_1_table_q0);

    exp_x_msb_1_table_U : component neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
    generic map (
        DataWidth => 25,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_1_table_address0,
        ce0 => exp_x_msb_1_table_ce0,
        q0 => exp_x_msb_1_table_q0);

    mul_25ns_25ns_50_1_1_U1 : component neural_network_mul_25ns_25ns_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => y_lo_fu_153_p0,
        din1 => y_lo_fu_153_p1,
        dout => y_lo_fu_153_p2);

    mul_25ns_18ns_43_1_1_U2 : component neural_network_mul_25ns_18ns_43_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 18,
        dout_WIDTH => 43)
    port map (
        din0 => f_x_msb_2_lsb_fu_368_p0,
        din1 => f_x_msb_2_lsb_fu_368_p1,
        dout => f_x_msb_2_lsb_fu_368_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_548_pp0_iter2_reg = ap_const_lv1_0))) then
                exp_x_msb_1_reg_580 <= exp_x_msb_1_table_q0;
                exp_x_msb_2_lsb_m_1_reg_575 <= exp_x_msb_2_lsb_m_1_fu_416_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exp_x_msb_1_reg_580_pp0_iter4_reg <= exp_x_msb_1_reg_580;
                exp_x_msb_2_m_1_reg_559_pp0_iter2_reg <= exp_x_msb_2_m_1_reg_559;
                f_x_lsb_reg_553_pp0_iter2_reg <= f_x_lsb_reg_553;
                or_ln202_4_reg_548_pp0_iter2_reg <= or_ln202_4_reg_548_pp0_iter1_reg;
                or_ln202_4_reg_548_pp0_iter3_reg <= or_ln202_4_reg_548_pp0_iter2_reg;
                or_ln202_4_reg_548_pp0_iter4_reg <= or_ln202_4_reg_548_pp0_iter3_reg;
                tmp_1_reg_521_pp0_iter2_reg <= tmp_1_reg_521_pp0_iter1_reg;
                tmp_1_reg_521_pp0_iter3_reg <= tmp_1_reg_521_pp0_iter2_reg;
                tmp_1_reg_521_pp0_iter4_reg <= tmp_1_reg_521_pp0_iter3_reg;
                trunc_ln217_reg_532_pp0_iter2_reg <= trunc_ln217_reg_532_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_x_msb_2_m_1_reg_559 <= exp_x_msb_2_m_1_table_q0;
                f_x_lsb_reg_553 <= f_x_lsb_table_q0;
                or_ln202_4_reg_548 <= or_ln202_4_fu_341_p2;
                or_ln202_4_reg_548_pp0_iter1_reg <= or_ln202_4_reg_548;
                tmp_1_reg_521 <= x_val(16 downto 16);
                tmp_1_reg_521_pp0_iter1_reg <= tmp_1_reg_521;
                tmp_reg_527 <= x_val(10 downto 7);
                tmp_reg_527_pp0_iter1_reg <= tmp_reg_527;
                trunc_ln217_reg_532 <= trunc_ln217_fu_295_p1;
                trunc_ln217_reg_532_pp0_iter1_reg <= trunc_ln217_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_548_pp0_iter1_reg = ap_const_lv1_0))) then
                trunc_ln5_reg_565 <= f_x_msb_2_lsb_fu_368_p2(42 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_548_pp0_iter3_reg = ap_const_lv1_0))) then
                y_lo_s_reg_586 <= y_lo_fu_153_p2(49 downto 25);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln249_fu_406_p2 <= std_logic_vector(unsigned(zext_ln249_1_fu_402_p1) + unsigned(zext_ln249_fu_389_p1));
    and_ln202_fu_269_p2 <= (icmp_ln202_fu_257_p2 and icmp_ln202_1_fu_263_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv16_FFFF when (overf_2_fu_497_p2(0) = '1') else 
        tmp_s_fu_503_p4;
    exp_x_lsb_m_1_fu_353_p4 <= ((trunc_ln217_reg_532_pp0_iter1_reg & ap_const_lv5_0) & f_x_lsb_reg_553);
    exp_x_msb_1_table_address0 <= zext_ln261_fu_384_p1(5 - 1 downto 0);

    exp_x_msb_1_table_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            exp_x_msb_1_table_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_1_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_msb_2_lsb_m_1_fu_416_p2 <= std_logic_vector(unsigned(exp_x_msb_2_m_1_reg_559_pp0_iter2_reg) + unsigned(zext_ln249_2_fu_412_p1));
    exp_x_msb_2_m_1_table_address0 <= zext_ln245_fu_312_p1(5 - 1 downto 0);

    exp_x_msb_2_m_1_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_msb_2_m_1_table_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_2_m_1_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_lsb_table_address0 <= zext_ln230_fu_307_p1(5 - 1 downto 0);

    f_x_lsb_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_lsb_table_ce0 <= ap_const_logic_1;
        else 
            f_x_lsb_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_2_lsb_fu_368_p0 <= f_x_msb_2_lsb_fu_368_p00(25 - 1 downto 0);
    f_x_msb_2_lsb_fu_368_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_m_1_reg_559),43));
    f_x_msb_2_lsb_fu_368_p1 <= f_x_msb_2_lsb_fu_368_p10(18 - 1 downto 0);
    f_x_msb_2_lsb_fu_368_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_lsb_m_1_fu_353_p4),43));
    icmp_ln202_1_fu_263_p2 <= "1" when (unsigned(x_l_fract_fu_171_p3) > unsigned(ap_const_lv11_500)) else "0";
    icmp_ln202_fu_257_p2 <= "1" when (x_l_int_fu_157_p4 = ap_const_lv4_7) else "0";
    or_ln202_1_fu_323_p2 <= (xor_ln198_2_fu_237_p2 or xor_ln198_1_fu_223_p2);
    or_ln202_2_fu_329_p2 <= (or_ln202_fu_317_p2 or or_ln202_1_fu_323_p2);
    or_ln202_3_fu_335_p2 <= (xor_ln198_3_fu_251_p2 or and_ln202_fu_269_p2);
    or_ln202_4_fu_341_p2 <= (or_ln202_3_fu_335_p2 or or_ln202_2_fu_329_p2);
    or_ln202_fu_317_p2 <= (xor_ln198_fu_209_p2 or overf_fu_195_p2);
    overf_1_fu_483_p2 <= "0" when (tmp_7_fu_473_p4 = ap_const_lv2_0) else "1";
    overf_2_fu_497_p2 <= (tmp_8_fu_489_p3 or overf_1_fu_483_p2);
    overf_fu_195_p2 <= (tmp_2_fu_187_p3 xor tmp_1_fu_179_p3);
    select_ln190_fu_444_p3 <= 
        ap_const_lv22_3FFFFF when (y_fu_439_p2(0) = '1') else 
        ap_const_lv22_0;
    shl_ln_fu_392_p5 <= (((trunc_ln217_reg_532_pp0_iter2_reg & ap_const_lv5_0) & f_x_lsb_reg_553_pp0_iter2_reg) & ap_const_lv1_0);
    tmp_1_fu_179_p3 <= x_val(16 downto 16);
    tmp_2_fu_187_p3 <= x_val(11 downto 11);
    tmp_3_fu_201_p3 <= x_val(12 downto 12);
    tmp_4_fu_215_p3 <= x_val(13 downto 13);
    tmp_5_fu_229_p3 <= x_val(14 downto 14);
    tmp_6_fu_243_p3 <= x_val(15 downto 15);
    tmp_7_fu_473_p4 <= y_2_fu_466_p3(21 downto 20);
    tmp_8_fu_489_p3 <= y_2_fu_466_p3(19 downto 19);
    tmp_s_fu_503_p4 <= y_2_fu_466_p3(18 downto 3);
    trunc_ln194_fu_167_p1 <= x_val(8 - 1 downto 0);
    trunc_ln217_fu_295_p1 <= x_val(2 - 1 downto 0);
    x_l_fract_fu_171_p3 <= (trunc_ln194_fu_167_p1 & ap_const_lv3_0);
    x_l_int_fu_157_p4 <= x_val(11 downto 8);
    x_lsb_ind_fu_299_p3 <= (trunc_ln217_fu_295_p1 & ap_const_lv3_0);
    x_msb_ind_1_fu_347_p3 <= (tmp_1_reg_521_pp0_iter1_reg & tmp_reg_527_pp0_iter1_reg);
    x_msb_ind_2_fu_285_p4 <= x_val(6 downto 2);
    xor_ln198_1_fu_223_p2 <= (tmp_4_fu_215_p3 xor tmp_1_fu_179_p3);
    xor_ln198_2_fu_237_p2 <= (tmp_5_fu_229_p3 xor tmp_1_fu_179_p3);
    xor_ln198_3_fu_251_p2 <= (tmp_6_fu_243_p3 xor tmp_1_fu_179_p3);
    xor_ln198_fu_209_p2 <= (tmp_3_fu_201_p3 xor tmp_1_fu_179_p3);
    y_1_fu_456_p4 <= y_l_fu_452_p2(24 downto 3);
    y_2_fu_466_p3 <= 
        select_ln190_fu_444_p3 when (or_ln202_4_reg_548_pp0_iter4_reg(0) = '1') else 
        y_1_fu_456_p4;
    y_fu_439_p2 <= (tmp_1_reg_521_pp0_iter4_reg xor ap_const_lv1_1);
    y_l_fu_452_p2 <= std_logic_vector(unsigned(exp_x_msb_1_reg_580_pp0_iter4_reg) + unsigned(y_lo_s_reg_586));
    y_lo_fu_153_p0 <= y_lo_fu_153_p00(25 - 1 downto 0);
    y_lo_fu_153_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_lsb_m_1_reg_575),50));
    y_lo_fu_153_p1 <= y_lo_fu_153_p10(25 - 1 downto 0);
    y_lo_fu_153_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_1_reg_580),50));
    zext_ln230_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_lsb_ind_fu_299_p3),64));
    zext_ln245_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_2_fu_285_p4),64));
    zext_ln249_1_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_392_p5),20));
    zext_ln249_2_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln249_fu_406_p2),25));
    zext_ln249_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln5_reg_565),20));
    zext_ln261_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_1_fu_347_p3),64));
end behav;
