[12:53:53.621] <TB1>     INFO: *** Welcome to pxar ***
[12:53:53.621] <TB1>     INFO: *** Today: 2016/06/09
[12:53:53.628] <TB1>     INFO: *** Version: b2a7-dirty
[12:53:53.628] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:53:53.629] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:53:53.629] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//defaultMaskFile.dat
[12:53:53.629] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C15.dat
[12:53:53.705] <TB1>     INFO:         clk: 4
[12:53:53.705] <TB1>     INFO:         ctr: 4
[12:53:53.706] <TB1>     INFO:         sda: 19
[12:53:53.706] <TB1>     INFO:         tin: 9
[12:53:53.706] <TB1>     INFO:         level: 15
[12:53:53.706] <TB1>     INFO:         triggerdelay: 0
[12:53:53.706] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:53:53.706] <TB1>     INFO: Log level: DEBUG
[12:53:53.716] <TB1>     INFO: Found DTB DTB_WRECOM
[12:53:53.725] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[12:53:53.728] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[12:53:53.730] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[12:53:55.288] <TB1>     INFO: DUT info: 
[12:53:55.288] <TB1>     INFO: The DUT currently contains the following objects:
[12:53:55.288] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:53:55.288] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[12:53:55.288] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[12:53:55.288] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:53:55.288] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.288] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.288] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:53:55.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:53:55.290] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:53:55.291] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x16d4f90
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x164b770
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff749d94010
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff74ffff510
[12:53:55.295] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7ff749d94010
[12:53:55.296] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[12:53:55.297] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[12:53:55.297] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[12:53:55.297] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:53:55.697] <TB1>     INFO: enter 'restricted' command line mode
[12:53:55.697] <TB1>     INFO: enter test to run
[12:53:55.697] <TB1>     INFO:   test: FPIXTest no parameter change
[12:53:55.697] <TB1>     INFO:   running: fpixtest
[12:53:55.697] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:53:55.701] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:53:55.701] <TB1>     INFO: ######################################################################
[12:53:55.701] <TB1>     INFO: PixTestFPIXTest::doTest()
[12:53:55.701] <TB1>     INFO: ######################################################################
[12:53:55.704] <TB1>     INFO: ######################################################################
[12:53:55.704] <TB1>     INFO: PixTestPretest::doTest()
[12:53:55.704] <TB1>     INFO: ######################################################################
[12:53:55.707] <TB1>     INFO:    ----------------------------------------------------------------------
[12:53:55.707] <TB1>     INFO:    PixTestPretest::programROC() 
[12:53:55.707] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:13.724] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:54:13.724] <TB1>     INFO: IA differences per ROC:  16.9 18.5 17.7 16.1 19.3 16.9 18.5 18.5 21.7 18.5 18.5 18.5 18.5 18.5 18.5 17.7
[12:54:13.791] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:13.791] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:54:13.791] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:13.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[12:54:13.995] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[12:54:14.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[12:54:14.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[12:54:14.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[12:54:14.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 23.8187 mA
[12:54:14.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.6187 mA
[12:54:14.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[12:54:14.700] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[12:54:14.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 24.6187 mA
[12:54:14.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[12:54:14.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[12:54:15.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[12:54:15.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[12:54:15.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[12:54:15.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[12:54:15.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[12:54:15.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[12:54:15.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[12:54:15.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[12:54:15.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[12:54:16.011] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[12:54:16.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[12:54:16.212] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 24.6187 mA
[12:54:16.313] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[12:54:16.415] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[12:54:16.516] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[12:54:16.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[12:54:16.718] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.0188 mA
[12:54:16.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[12:54:16.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[12:54:17.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 24.6187 mA
[12:54:17.121] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  78 Ia 23.8187 mA
[12:54:17.222] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  79 Ia 23.8187 mA
[12:54:17.322] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[12:54:17.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 24.6187 mA
[12:54:17.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  78 Ia 23.8187 mA
[12:54:17.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.4188 mA
[12:54:17.727] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 25.4188 mA
[12:54:17.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.8187 mA
[12:54:17.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  88 Ia 23.8187 mA
[12:54:18.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  89 Ia 23.8187 mA
[12:54:18.129] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  90 Ia 23.8187 mA
[12:54:18.230] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  91 Ia 24.6187 mA
[12:54:18.330] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  88 Ia 23.8187 mA
[12:54:18.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  89 Ia 23.8187 mA
[12:54:18.533] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  90 Ia 24.6187 mA
[12:54:18.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 23.8187 mA
[12:54:18.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  88 Ia 23.8187 mA
[12:54:18.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.6187 mA
[12:54:18.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.8187 mA
[12:54:19.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 24.6187 mA
[12:54:19.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  73 Ia 23.8187 mA
[12:54:19.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  74 Ia 23.8187 mA
[12:54:19.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[12:54:19.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[12:54:19.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 24.6187 mA
[12:54:19.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 23.8187 mA
[12:54:19.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 23.8187 mA
[12:54:19.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[12:54:19.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 24.6187 mA
[12:54:20.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.2188 mA
[12:54:20.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.6187 mA
[12:54:20.246] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  86 Ia 23.8187 mA
[12:54:20.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  87 Ia 24.6187 mA
[12:54:20.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  84 Ia 23.8187 mA
[12:54:20.548] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 23.8187 mA
[12:54:20.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  86 Ia 23.8187 mA
[12:54:20.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  87 Ia 24.6187 mA
[12:54:20.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 23.8187 mA
[12:54:20.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 23.8187 mA
[12:54:21.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  86 Ia 24.6187 mA
[12:54:21.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  83 Ia 23.8187 mA
[12:54:21.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[12:54:21.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[12:54:21.455] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[12:54:21.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[12:54:21.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[12:54:21.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[12:54:21.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[12:54:21.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[12:54:22.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[12:54:22.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[12:54:22.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[12:54:22.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[12:54:22.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[12:54:22.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[12:54:22.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[12:54:22.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[12:54:22.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[12:54:22.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[12:54:23.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[12:54:23.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[12:54:23.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[12:54:23.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[12:54:23.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[12:54:23.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[12:54:23.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 27.0187 mA
[12:54:23.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  61 Ia 23.0188 mA
[12:54:23.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  67 Ia 24.6187 mA
[12:54:23.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  64 Ia 23.8187 mA
[12:54:24.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  65 Ia 23.8187 mA
[12:54:24.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  66 Ia 23.8187 mA
[12:54:24.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  67 Ia 24.6187 mA
[12:54:24.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  64 Ia 23.8187 mA
[12:54:24.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  65 Ia 23.8187 mA
[12:54:24.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  66 Ia 23.8187 mA
[12:54:24.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  67 Ia 24.6187 mA
[12:54:24.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  64 Ia 23.8187 mA
[12:54:24.884] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[12:54:24.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[12:54:25.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[12:54:25.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[12:54:25.288] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[12:54:25.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[12:54:25.490] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[12:54:25.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[12:54:25.691] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[12:54:25.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[12:54:25.893] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[12:54:25.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[12:54:26.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[12:54:26.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[12:54:26.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[12:54:26.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[12:54:26.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[12:54:26.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[12:54:26.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[12:54:26.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[12:54:26.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[12:54:26.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[12:54:27.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[12:54:27.203] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[12:54:27.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[12:54:27.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[12:54:27.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.8187 mA
[12:54:27.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 24.6187 mA
[12:54:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.0188 mA
[12:54:27.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 25.4188 mA
[12:54:27.910] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  77 Ia 23.8187 mA
[12:54:28.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.8187 mA
[12:54:28.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  79 Ia 23.8187 mA
[12:54:28.212] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[12:54:28.313] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 24.6187 mA
[12:54:28.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  78 Ia 23.8187 mA
[12:54:28.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[12:54:28.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[12:54:28.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.8187 mA
[12:54:28.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 24.6187 mA
[12:54:28.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.0188 mA
[12:54:29.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 24.6187 mA
[12:54:29.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  81 Ia 24.6187 mA
[12:54:29.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  78 Ia 23.8187 mA
[12:54:29.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 23.8187 mA
[12:54:29.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 23.8187 mA
[12:54:29.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  81 Ia 24.6187 mA
[12:54:29.622] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  78 Ia 23.0188 mA
[12:54:29.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[12:54:29.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[12:54:29.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[12:54:30.026] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 24.6187 mA
[12:54:30.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  74 Ia 23.8187 mA
[12:54:30.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[12:54:30.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[12:54:30.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 24.6187 mA
[12:54:30.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[12:54:30.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[12:54:30.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[12:54:30.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[12:54:30.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[12:54:31.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 24.6187 mA
[12:54:31.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[12:54:31.235] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[12:54:31.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 24.6187 mA
[12:54:31.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[12:54:31.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[12:54:31.638] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[12:54:31.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[12:54:31.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 24.6187 mA
[12:54:31.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[12:54:32.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[12:54:32.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[12:54:32.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[12:54:32.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[12:54:32.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[12:54:32.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.8187 mA
[12:54:32.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 24.6187 mA
[12:54:32.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[12:54:32.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 23.8187 mA
[12:54:32.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 24.6187 mA
[12:54:33.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[12:54:33.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[12:54:33.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.8187 mA
[12:54:33.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[12:54:33.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[12:54:33.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[12:54:33.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  88
[12:54:33.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  64
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[12:54:33.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[12:54:33.281] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[12:54:33.281] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[12:54:35.113] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 375.4 mA = 23.4625 mA/ROC
[12:54:35.113] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  19.3  20.1  19.3  19.3  19.3  18.5  19.3  18.5  18.5  18.5  19.3  19.3  19.3
[12:54:35.150] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:35.150] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[12:54:35.150] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:35.285] <TB1>     INFO: Expecting 231680 events.
[12:54:43.388] <TB1>     INFO: 231680 events read in total (7385ms).
[12:54:43.539] <TB1>     INFO: Test took 8386ms.
[12:54:43.740] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 79 and Delta(CalDel) = 64
[12:54:43.744] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 64
[12:54:43.747] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 60 and Delta(CalDel) = 63
[12:54:43.751] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 65
[12:54:43.754] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 65
[12:54:43.758] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 61
[12:54:43.762] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 62
[12:54:43.765] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 80 and Delta(CalDel) = 63
[12:54:43.769] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 74 and Delta(CalDel) = 63
[12:54:43.772] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 65
[12:54:43.777] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 64
[12:54:43.781] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 60
[12:54:43.785] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 75 and Delta(CalDel) = 62
[12:54:43.789] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 61
[12:54:43.792] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 56
[12:54:43.796] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 62
[12:54:43.842] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:54:43.874] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:43.875] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:54:43.875] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:44.010] <TB1>     INFO: Expecting 231680 events.
[12:54:52.127] <TB1>     INFO: 231680 events read in total (7402ms).
[12:54:52.132] <TB1>     INFO: Test took 8253ms.
[12:54:52.154] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32
[12:54:52.472] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:54:52.477] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[12:54:52.481] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[12:54:52.485] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32.5
[12:54:52.489] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[12:54:52.494] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[12:54:52.498] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[12:54:52.501] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 32
[12:54:52.504] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 32.5
[12:54:52.508] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[12:54:52.511] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[12:54:52.515] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[12:54:52.518] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[12:54:52.522] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 28.5
[12:54:52.525] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[12:54:52.563] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:54:52.563] <TB1>     INFO: CalDel:      161   143   143   155   158   141   146   148   163   166   146   128   136   131   125   133
[12:54:52.563] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C1.dat
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C2.dat
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C3.dat
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C4.dat
[12:54:52.567] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C5.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C6.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C7.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C8.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C9.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C10.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C11.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C12.dat
[12:54:52.568] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C13.dat
[12:54:52.569] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C14.dat
[12:54:52.569] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:54:52.569] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:54:52.569] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:54:52.569] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[12:54:52.569] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:54:52.656] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:54:52.657] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:54:52.657] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:54:52.657] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:54:52.659] <TB1>     INFO: ######################################################################
[12:54:52.659] <TB1>     INFO: PixTestTiming::doTest()
[12:54:52.659] <TB1>     INFO: ######################################################################
[12:54:52.659] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:52.659] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[12:54:52.659] <TB1>     INFO:    ----------------------------------------------------------------------
[12:54:52.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:54:54.556] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:54:56.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:54:59.103] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:55:01.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:55:03.659] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:55:05.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:55:08.207] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:55:10.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:55:12.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:55:15.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:55:17.298] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:55:19.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:55:21.846] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:55:24.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:55:26.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:55:28.665] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:55:30.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:55:31.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:55:33.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:55:34.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:55:36.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:55:37.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:55:39.321] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:55:40.844] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:55:42.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:55:43.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:55:45.412] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:55:46.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:55:48.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:55:49.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:55:51.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:55:53.026] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:55:54.546] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:55:56.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:55:57.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:55:59.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:56:00.639] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:56:02.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:56:03.680] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:56:05.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:56:07.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:56:09.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:56:12.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:56:14.295] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:56:16.567] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:56:18.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:56:21.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:56:23.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:56:25.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:56:27.939] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:56:30.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:56:32.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:56:34.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:56:37.046] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:56:39.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:56:41.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:56:43.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:56:46.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:56:48.412] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:56:50.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:56:52.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:56:55.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:56:57.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:56:59.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:57:02.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:57:04.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:06.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:08.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:11.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:13.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:15.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:17.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:20.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:22.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:24.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:57:27.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:57:29.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:57:31.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:57:33.890] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:57:36.163] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:57:37.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:57:50.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:58:02.513] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:58:14.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:58:26.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:58:38.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:58:51.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:59:03.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:59:05.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:59:08.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:59:12.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:59:15.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:59:18.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:59:22.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:59:25.743] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:59:28.956] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:59:30.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:59:31.997] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:59:33.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:59:35.038] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:59:36.559] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:59:38.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:59:39.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:59:41.120] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:59:43.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:59:45.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:59:47.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:59:50.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:59:52.489] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:54.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:57.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:59.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:00:01.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:00:03.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:00:06.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:00:08.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:00:10.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:00:12.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:00:15.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:00:17.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:00:19.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:00:22.061] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:00:24.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:00:26.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:00:28.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:00:31.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:00:33.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:00:36.086] <TB1>     INFO: TBM Phase Settings: 236
[13:00:36.086] <TB1>     INFO: 400MHz Phase: 3
[13:00:36.086] <TB1>     INFO: 160MHz Phase: 7
[13:00:36.086] <TB1>     INFO: Functional Phase Area: 5
[13:00:36.089] <TB1>     INFO: Test took 343430 ms.
[13:00:36.089] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:00:36.089] <TB1>     INFO:    ----------------------------------------------------------------------
[13:00:36.089] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:00:36.089] <TB1>     INFO:    ----------------------------------------------------------------------
[13:00:36.090] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:00:37.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:00:39.882] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:00:41.777] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:00:43.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:00:45.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:00:47.466] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:00:49.363] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:00:53.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:00:55.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:00:56.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:00:58.073] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:00:59.593] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:01:01.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:01:02.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:01:04.154] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:01:06.050] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:01:07.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:01:09.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:01:11.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:01:13.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:01:15.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:01:18.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:01:20.467] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:01:22.551] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:01:24.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:01:25.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:01:27.864] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:01:30.137] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:01:32.414] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:01:34.687] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:01:36.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:01:39.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:01:40.940] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:01:42.461] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:01:44.736] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:01:47.012] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:01:49.288] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:01:51.561] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:01:53.836] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:01:55.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:01:57.439] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:01:58.959] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:02:01.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:02:03.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:02:05.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:02:08.055] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:02:10.328] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:02:13.164] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:02:14.685] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:02:16.205] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:02:18.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:02:20.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:02:23.026] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:02:25.299] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:02:27.573] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:02:29.845] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:02:31.365] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:02:32.884] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:02:34.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:02:35.924] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:02:37.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:02:38.966] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:02:40.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:02:43.519] <TB1>     INFO: ROC Delay Settings: 228
[13:02:43.519] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:02:43.519] <TB1>     INFO: ROC Port 0 Delay: 4
[13:02:43.519] <TB1>     INFO: ROC Port 1 Delay: 4
[13:02:43.519] <TB1>     INFO: Functional ROC Area: 5
[13:02:43.522] <TB1>     INFO: Test took 127433 ms.
[13:02:43.522] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:02:43.522] <TB1>     INFO:    ----------------------------------------------------------------------
[13:02:43.522] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:02:43.522] <TB1>     INFO:    ----------------------------------------------------------------------
[13:02:44.661] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4e09 4e09 4e09 4e09 4e09 4e09 4e0b 4e09 e062 c000 a101 8000 4e09 4e09 4e09 4e09 4e09 4e09 4e09 4e09 e062 c000 
[13:02:44.661] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b 4e08 4e0b e022 c000 a102 8040 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b e022 c000 
[13:02:44.661] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e09 4e08 e022 c000 a103 80b1 4e09 4e09 4e09 4e09 4e09 4e09 4e09 4e09 e022 c000 
[13:02:44.661] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:02:58.838] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:58.838] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:03:12.955] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:12.955] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:03:27.092] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:27.093] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:03:41.287] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:41.287] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:03:55.438] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:55.439] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:04:09.564] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:09.564] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:04:23.727] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:23.727] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:04:37.861] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:37.861] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:04:51.004] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:51.004] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:05:06.274] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:06.654] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:06.671] <TB1>     INFO: Decoding statistics:
[13:05:06.671] <TB1>     INFO:   General information:
[13:05:06.671] <TB1>     INFO: 	 16bit words read:         240000000
[13:05:06.671] <TB1>     INFO: 	 valid events total:       20000000
[13:05:06.671] <TB1>     INFO: 	 empty events:             20000000
[13:05:06.671] <TB1>     INFO: 	 valid events with pixels: 0
[13:05:06.671] <TB1>     INFO: 	 valid pixel hits:         0
[13:05:06.671] <TB1>     INFO:   Event errors: 	           0
[13:05:06.671] <TB1>     INFO: 	 start marker:             0
[13:05:06.671] <TB1>     INFO: 	 stop marker:              0
[13:05:06.671] <TB1>     INFO: 	 overflow:                 0
[13:05:06.671] <TB1>     INFO: 	 invalid 5bit words:       0
[13:05:06.671] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:05:06.671] <TB1>     INFO:   TBM errors: 		           0
[13:05:06.671] <TB1>     INFO: 	 flawed TBM headers:       0
[13:05:06.671] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:05:06.672] <TB1>     INFO: 	 event ID mismatches:      0
[13:05:06.672] <TB1>     INFO:   ROC errors: 		           0
[13:05:06.672] <TB1>     INFO: 	 missing ROC header(s):    0
[13:05:06.672] <TB1>     INFO: 	 misplaced readback start: 0
[13:05:06.672] <TB1>     INFO:   Pixel decoding errors:	   0
[13:05:06.672] <TB1>     INFO: 	 pixel data incomplete:    0
[13:05:06.672] <TB1>     INFO: 	 pixel address:            0
[13:05:06.672] <TB1>     INFO: 	 pulse height fill bit:    0
[13:05:06.672] <TB1>     INFO: 	 buffer corruption:        0
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO:    Read back bit status: 1
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO:    Timings are good!
[13:05:06.672] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:06.672] <TB1>     INFO: Test took 143150 ms.
[13:05:06.672] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:05:06.672] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:05:06.672] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:05:06.672] <TB1>     INFO: PixTestTiming::doTest took 614015 ms.
[13:05:06.672] <TB1>     INFO: PixTestTiming::doTest() done
[13:05:06.672] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:05:06.672] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:05:06.672] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:05:06.673] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:05:06.673] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:05:06.673] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:05:06.673] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:05:07.020] <TB1>     INFO: ######################################################################
[13:05:07.020] <TB1>     INFO: PixTestAlive::doTest()
[13:05:07.020] <TB1>     INFO: ######################################################################
[13:05:07.024] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:07.024] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:07.025] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:07.026] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:07.372] <TB1>     INFO: Expecting 41600 events.
[13:05:11.440] <TB1>     INFO: 41600 events read in total (3353ms).
[13:05:11.441] <TB1>     INFO: Test took 4415ms.
[13:05:11.449] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:11.449] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:05:11.449] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:05:11.824] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:05:11.824] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:11.826] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:11.831] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:11.831] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:11.831] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:11.833] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:12.177] <TB1>     INFO: Expecting 41600 events.
[13:05:15.134] <TB1>     INFO: 41600 events read in total (2242ms).
[13:05:15.135] <TB1>     INFO: Test took 3302ms.
[13:05:15.136] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:15.136] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:05:15.136] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:05:15.136] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:05:15.537] <TB1>     INFO: PixTestAlive::maskTest() done
[13:05:15.537] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:15.540] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:15.540] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:15.540] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:15.542] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:15.885] <TB1>     INFO: Expecting 41600 events.
[13:05:19.964] <TB1>     INFO: 41600 events read in total (3364ms).
[13:05:19.965] <TB1>     INFO: Test took 4423ms.
[13:05:19.973] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:19.973] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:05:19.973] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:05:20.346] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:05:20.346] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:20.346] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:05:20.346] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:05:20.354] <TB1>     INFO: ######################################################################
[13:05:20.354] <TB1>     INFO: PixTestTrim::doTest()
[13:05:20.354] <TB1>     INFO: ######################################################################
[13:05:20.357] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:20.357] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:05:20.357] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:20.436] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:05:20.436] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:05:20.462] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:05:20.463] <TB1>     INFO:     run 1 of 1
[13:05:20.465] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:05:20.808] <TB1>     INFO: Expecting 5025280 events.
[13:06:05.963] <TB1>     INFO: 1399288 events read in total (44441ms).
[13:06:50.295] <TB1>     INFO: 2780528 events read in total (88774ms).
[13:07:34.655] <TB1>     INFO: 4170760 events read in total (133133ms).
[13:08:01.589] <TB1>     INFO: 5025280 events read in total (160067ms).
[13:08:01.635] <TB1>     INFO: Test took 161170ms.
[13:08:01.702] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:01.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:03.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:04.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:05.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:07.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:08.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:10.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:11.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:12.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:14.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:15.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:16.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:18.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:19.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:21.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:22.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:08:23.897] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232235008
[13:08:23.902] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.6185 minThrLimit = 81.6136 minThrNLimit = 102.244 -> result = 81.6185 -> 81
[13:08:23.902] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9137 minThrLimit = 82.8763 minThrNLimit = 108.405 -> result = 82.9137 -> 82
[13:08:23.903] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.0291 minThrLimit = 78.024 minThrNLimit = 101.1 -> result = 78.0291 -> 78
[13:08:23.903] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5949 minThrLimit = 85.5575 minThrNLimit = 105.551 -> result = 85.5949 -> 85
[13:08:23.904] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9168 minThrLimit = 89.8879 minThrNLimit = 114.574 -> result = 89.9168 -> 89
[13:08:23.904] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.8153 minThrLimit = 80.815 minThrNLimit = 103.905 -> result = 80.8153 -> 80
[13:08:23.905] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7012 minThrLimit = 91.6581 minThrNLimit = 113.318 -> result = 91.7012 -> 91
[13:08:23.905] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6598 minThrLimit = 87.6077 minThrNLimit = 110.471 -> result = 87.6598 -> 87
[13:08:23.906] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8716 minThrLimit = 87.7983 minThrNLimit = 115.271 -> result = 87.8716 -> 87
[13:08:23.907] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4287 minThrLimit = 87.4179 minThrNLimit = 109.508 -> result = 87.4287 -> 87
[13:08:23.909] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7087 minThrLimit = 85.6975 minThrNLimit = 110.412 -> result = 85.7087 -> 85
[13:08:23.910] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.706 minThrLimit = 82.7032 minThrNLimit = 106.468 -> result = 82.706 -> 82
[13:08:23.910] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2878 minThrLimit = 88.2867 minThrNLimit = 109.523 -> result = 88.2878 -> 88
[13:08:23.911] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.98 minThrLimit = 89.9604 minThrNLimit = 116.283 -> result = 89.98 -> 89
[13:08:23.911] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.083 minThrLimit = 86.0669 minThrNLimit = 108.162 -> result = 86.083 -> 86
[13:08:23.912] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4575 minThrLimit = 90.4459 minThrNLimit = 111.071 -> result = 90.4575 -> 90
[13:08:23.912] <TB1>     INFO: ROC 0 VthrComp = 81
[13:08:23.912] <TB1>     INFO: ROC 1 VthrComp = 82
[13:08:23.912] <TB1>     INFO: ROC 2 VthrComp = 78
[13:08:23.912] <TB1>     INFO: ROC 3 VthrComp = 85
[13:08:23.912] <TB1>     INFO: ROC 4 VthrComp = 89
[13:08:23.913] <TB1>     INFO: ROC 5 VthrComp = 80
[13:08:23.913] <TB1>     INFO: ROC 6 VthrComp = 91
[13:08:23.914] <TB1>     INFO: ROC 7 VthrComp = 87
[13:08:23.914] <TB1>     INFO: ROC 8 VthrComp = 87
[13:08:23.915] <TB1>     INFO: ROC 9 VthrComp = 87
[13:08:23.915] <TB1>     INFO: ROC 10 VthrComp = 85
[13:08:23.915] <TB1>     INFO: ROC 11 VthrComp = 82
[13:08:23.915] <TB1>     INFO: ROC 12 VthrComp = 88
[13:08:23.916] <TB1>     INFO: ROC 13 VthrComp = 89
[13:08:23.916] <TB1>     INFO: ROC 14 VthrComp = 86
[13:08:23.916] <TB1>     INFO: ROC 15 VthrComp = 90
[13:08:23.917] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:08:23.917] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:08:23.937] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:08:23.938] <TB1>     INFO:     run 1 of 1
[13:08:23.938] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:24.284] <TB1>     INFO: Expecting 5025280 events.
[13:09:00.339] <TB1>     INFO: 881800 events read in total (35340ms).
[13:09:35.529] <TB1>     INFO: 1762344 events read in total (70530ms).
[13:10:11.124] <TB1>     INFO: 2642280 events read in total (106125ms).
[13:10:46.655] <TB1>     INFO: 3514752 events read in total (141656ms).
[13:11:22.168] <TB1>     INFO: 4383696 events read in total (177170ms).
[13:11:47.305] <TB1>     INFO: 5025280 events read in total (202306ms).
[13:11:47.374] <TB1>     INFO: Test took 203437ms.
[13:11:47.554] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:47.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:49.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:51.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:52.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:54.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:55.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:57.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:58.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:00.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:02.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:03.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:05.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:06.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:08.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:09.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:11.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:13.082] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287965184
[13:12:13.086] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.445 for pixel 6/18 mean/min/max = 44.3625/33.1193/55.6057
[13:12:13.086] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3365 for pixel 0/15 mean/min/max = 44.137/32.8651/55.4089
[13:12:13.087] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.2082 for pixel 5/0 mean/min/max = 45.155/35.0524/55.2576
[13:12:13.087] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.6919 for pixel 8/13 mean/min/max = 45.0659/32.2151/57.9166
[13:12:13.087] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1587 for pixel 1/76 mean/min/max = 45.2774/34.3636/56.1912
[13:12:13.088] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2473 for pixel 11/7 mean/min/max = 44.8838/33.4938/56.2738
[13:12:13.088] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.3006 for pixel 12/78 mean/min/max = 45.4546/33.5037/57.4055
[13:12:13.089] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.6854 for pixel 7/77 mean/min/max = 43.9331/32.4876/55.3786
[13:12:13.089] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.5478 for pixel 3/79 mean/min/max = 43.4218/32.533/54.3107
[13:12:13.090] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 53.7682 for pixel 41/5 mean/min/max = 43.2707/32.0748/54.4667
[13:12:13.090] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.8401 for pixel 20/71 mean/min/max = 43.6599/32.3494/54.9704
[13:12:13.090] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.1269 for pixel 5/48 mean/min/max = 44.1156/32.9502/55.281
[13:12:13.091] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.9427 for pixel 3/4 mean/min/max = 44.79/34.1875/55.3925
[13:12:13.091] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6523 for pixel 0/49 mean/min/max = 45.9678/34.2205/57.715
[13:12:13.092] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3017 for pixel 17/77 mean/min/max = 43.8428/32.3096/55.376
[13:12:13.093] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.1773 for pixel 47/73 mean/min/max = 45.6148/33.7962/57.4334
[13:12:13.093] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:12:13.225] <TB1>     INFO: Expecting 411648 events.
[13:12:20.737] <TB1>     INFO: 411648 events read in total (6791ms).
[13:12:20.745] <TB1>     INFO: Expecting 411648 events.
[13:12:28.347] <TB1>     INFO: 411648 events read in total (6941ms).
[13:12:28.356] <TB1>     INFO: Expecting 411648 events.
[13:12:35.931] <TB1>     INFO: 411648 events read in total (6912ms).
[13:12:35.944] <TB1>     INFO: Expecting 411648 events.
[13:12:43.487] <TB1>     INFO: 411648 events read in total (6880ms).
[13:12:43.500] <TB1>     INFO: Expecting 411648 events.
[13:12:51.151] <TB1>     INFO: 411648 events read in total (6987ms).
[13:12:51.171] <TB1>     INFO: Expecting 411648 events.
[13:12:58.816] <TB1>     INFO: 411648 events read in total (6997ms).
[13:12:58.835] <TB1>     INFO: Expecting 411648 events.
[13:13:06.393] <TB1>     INFO: 411648 events read in total (6910ms).
[13:13:06.415] <TB1>     INFO: Expecting 411648 events.
[13:13:14.031] <TB1>     INFO: 411648 events read in total (6963ms).
[13:13:14.056] <TB1>     INFO: Expecting 411648 events.
[13:13:21.675] <TB1>     INFO: 411648 events read in total (6971ms).
[13:13:21.706] <TB1>     INFO: Expecting 411648 events.
[13:13:29.314] <TB1>     INFO: 411648 events read in total (6970ms).
[13:13:29.344] <TB1>     INFO: Expecting 411648 events.
[13:13:36.936] <TB1>     INFO: 411648 events read in total (6950ms).
[13:13:36.969] <TB1>     INFO: Expecting 411648 events.
[13:13:44.568] <TB1>     INFO: 411648 events read in total (6961ms).
[13:13:44.601] <TB1>     INFO: Expecting 411648 events.
[13:13:52.199] <TB1>     INFO: 411648 events read in total (6961ms).
[13:13:52.237] <TB1>     INFO: Expecting 411648 events.
[13:13:59.891] <TB1>     INFO: 411648 events read in total (7022ms).
[13:13:59.931] <TB1>     INFO: Expecting 411648 events.
[13:14:07.592] <TB1>     INFO: 411648 events read in total (7030ms).
[13:14:07.633] <TB1>     INFO: Expecting 411648 events.
[13:14:15.300] <TB1>     INFO: 411648 events read in total (7034ms).
[13:14:15.347] <TB1>     INFO: Test took 122254ms.
[13:14:15.854] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9376 < 35 for itrim+1 = 107; old thr = 34.428 ... break
[13:14:15.895] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0746 < 35 for itrim = 102; old thr = 34.0744 ... break
[13:14:15.935] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3086 < 35 for itrim = 98; old thr = 33.7299 ... break
[13:14:15.965] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2803 < 35 for itrim+1 = 95; old thr = 34.7277 ... break
[13:14:16.005] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2091 < 35 for itrim+1 = 110; old thr = 34.9983 ... break
[13:14:16.052] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1965 < 35 for itrim = 111; old thr = 34.532 ... break
[13:14:16.084] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3712 < 35 for itrim = 101; old thr = 33.8797 ... break
[13:14:16.124] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3468 < 35 for itrim+1 = 104; old thr = 34.8139 ... break
[13:14:16.164] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1247 < 35 for itrim = 95; old thr = 34.4965 ... break
[13:14:16.200] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2995 < 35 for itrim = 90; old thr = 34.4019 ... break
[13:14:16.243] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3883 < 35 for itrim = 97; old thr = 34.5936 ... break
[13:14:16.286] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0538 < 35 for itrim = 106; old thr = 34.2972 ... break
[13:14:16.326] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7646 < 35 for itrim+1 = 104; old thr = 34.3815 ... break
[13:14:16.364] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0806 < 35 for itrim = 101; old thr = 34.2259 ... break
[13:14:16.398] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9209 < 35 for itrim+1 = 96; old thr = 34.1854 ... break
[13:14:16.435] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3231 < 35 for itrim = 95; old thr = 34.6495 ... break
[13:14:16.511] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:14:16.521] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:14:16.521] <TB1>     INFO:     run 1 of 1
[13:14:16.521] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:16.866] <TB1>     INFO: Expecting 5025280 events.
[13:14:52.245] <TB1>     INFO: 867792 events read in total (34664ms).
[13:15:27.579] <TB1>     INFO: 1735032 events read in total (69998ms).
[13:16:02.976] <TB1>     INFO: 2601776 events read in total (105396ms).
[13:16:38.102] <TB1>     INFO: 3460520 events read in total (140521ms).
[13:17:13.375] <TB1>     INFO: 4315680 events read in total (175794ms).
[13:17:41.515] <TB1>     INFO: 5025280 events read in total (203934ms).
[13:17:41.606] <TB1>     INFO: Test took 205086ms.
[13:17:41.795] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:42.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:43.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:45.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:46.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:48.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:49.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:51.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:52.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:54.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:55.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:57.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:59.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:00.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:02.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:03.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:05.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:06.794] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311115776
[13:18:06.796] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.908129 .. 50.650136
[13:18:06.870] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:18:06.880] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:18:06.880] <TB1>     INFO:     run 1 of 1
[13:18:06.880] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:07.241] <TB1>     INFO: Expecting 1996800 events.
[13:18:48.345] <TB1>     INFO: 1154824 events read in total (40381ms).
[13:19:18.057] <TB1>     INFO: 1996800 events read in total (70093ms).
[13:19:18.083] <TB1>     INFO: Test took 71202ms.
[13:19:18.127] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:18.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:19.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:20.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:21.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:22.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:23.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:24.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:25.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:26.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:27.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:28.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:29.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:30.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:31.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:33.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:34.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:35.182] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307630080
[13:19:35.263] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.203615 .. 44.307801
[13:19:35.337] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:19:35.348] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:35.348] <TB1>     INFO:     run 1 of 1
[13:19:35.348] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:35.691] <TB1>     INFO: Expecting 1497600 events.
[13:20:16.422] <TB1>     INFO: 1136784 events read in total (40016ms).
[13:20:29.264] <TB1>     INFO: 1497600 events read in total (52858ms).
[13:20:29.287] <TB1>     INFO: Test took 53940ms.
[13:20:29.337] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:29.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:30.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:31.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:32.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:33.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:34.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:35.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:36.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:37.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:38.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:39.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:40.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:41.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:42.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:43.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:44.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:45.371] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334618624
[13:20:45.454] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 25.259669 .. 41.909952
[13:20:45.530] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:20:45.540] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:45.540] <TB1>     INFO:     run 1 of 1
[13:20:45.540] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:45.883] <TB1>     INFO: Expecting 1231360 events.
[13:21:29.503] <TB1>     INFO: 1125632 events read in total (42905ms).
[13:21:33.723] <TB1>     INFO: 1231360 events read in total (47126ms).
[13:21:33.743] <TB1>     INFO: Test took 48204ms.
[13:21:33.779] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:33.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:34.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:35.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:36.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:37.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:38.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:39.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:40.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:41.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:42.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:43.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:44.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:45.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:46.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:47.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:48.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:49.022] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343855104
[13:21:49.104] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.654847 .. 41.563496
[13:21:49.183] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:21:49.193] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:49.193] <TB1>     INFO:     run 1 of 1
[13:21:49.193] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:49.540] <TB1>     INFO: Expecting 1198080 events.
[13:22:30.377] <TB1>     INFO: 1117728 events read in total (40122ms).
[13:22:33.563] <TB1>     INFO: 1198080 events read in total (43308ms).
[13:22:33.574] <TB1>     INFO: Test took 44381ms.
[13:22:33.603] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:33.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:34.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:35.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:36.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:37.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:38.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:39.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:40.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:41.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:42.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:42.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:43.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:44.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:45.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:46.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:47.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:48.522] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344104960
[13:22:48.605] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:22:48.605] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:22:48.616] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:48.616] <TB1>     INFO:     run 1 of 1
[13:22:48.616] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:48.960] <TB1>     INFO: Expecting 1364480 events.
[13:23:29.030] <TB1>     INFO: 1075280 events read in total (39355ms).
[13:23:39.673] <TB1>     INFO: 1364480 events read in total (49998ms).
[13:23:39.689] <TB1>     INFO: Test took 51073ms.
[13:23:39.724] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:39.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:40.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:41.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:42.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:43.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:44.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:45.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:46.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:47.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:48.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:49.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:50.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:51.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:52.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:53.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:54.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:55.343] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281448448
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[13:23:55.381] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[13:23:55.382] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[13:23:55.383] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C0.dat
[13:23:55.391] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C1.dat
[13:23:55.398] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C2.dat
[13:23:55.406] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C3.dat
[13:23:55.413] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C4.dat
[13:23:55.420] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C5.dat
[13:23:55.427] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C6.dat
[13:23:55.434] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C7.dat
[13:23:55.441] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C8.dat
[13:23:55.448] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C9.dat
[13:23:55.455] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C10.dat
[13:23:55.462] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C11.dat
[13:23:55.469] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C12.dat
[13:23:55.476] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C13.dat
[13:23:55.483] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C14.dat
[13:23:55.490] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C15.dat
[13:23:55.497] <TB1>     INFO: PixTestTrim::trimTest() done
[13:23:55.497] <TB1>     INFO: vtrim:     107 102  98  95 110 111 101 104  95  90  97 106 104 101  96  95 
[13:23:55.497] <TB1>     INFO: vthrcomp:   81  82  78  85  89  80  91  87  87  87  85  82  88  89  86  90 
[13:23:55.497] <TB1>     INFO: vcal mean:  34.97  34.95  35.01  34.95  34.99  34.96  34.98  34.95  34.95  34.96  34.97  34.97  34.98  35.02  34.97  34.99 
[13:23:55.497] <TB1>     INFO: vcal RMS:    0.78   0.76   0.77   0.84   0.77   0.82   0.82   0.82   0.77   0.82   0.77   0.83   0.81   0.76   0.83   0.81 
[13:23:55.497] <TB1>     INFO: bits mean:  10.00  10.16   9.43   9.61   9.48   9.65   9.32  10.03  10.12  10.42  10.20  10.24   9.64   8.54  10.39   9.25 
[13:23:55.497] <TB1>     INFO: bits RMS:    2.45   2.38   2.34   2.71   2.41   2.51   2.58   2.53   2.46   2.36   2.43   2.32   2.40   2.81   2.45   2.61 
[13:23:55.507] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:55.507] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:23:55.507] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:55.512] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:23:55.513] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:23:55.523] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:55.523] <TB1>     INFO:     run 1 of 1
[13:23:55.523] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:55.869] <TB1>     INFO: Expecting 4160000 events.
[13:24:41.213] <TB1>     INFO: 1088515 events read in total (44629ms).
[13:25:24.793] <TB1>     INFO: 2168725 events read in total (88209ms).
[13:26:09.534] <TB1>     INFO: 3237620 events read in total (132951ms).
[13:26:46.298] <TB1>     INFO: 4160000 events read in total (169714ms).
[13:26:46.366] <TB1>     INFO: Test took 170843ms.
[13:26:46.518] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:46.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:48.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:50.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:52.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:54.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:56.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:58.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:00.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:02.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:04.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:06.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:08.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:09.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:11.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:13.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:15.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:17.811] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281456640
[13:27:17.812] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:27:17.886] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:27:17.886] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[13:27:17.898] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:27:17.898] <TB1>     INFO:     run 1 of 1
[13:27:17.898] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:18.246] <TB1>     INFO: Expecting 3161600 events.
[13:28:05.603] <TB1>     INFO: 1194145 events read in total (46642ms).
[13:28:52.647] <TB1>     INFO: 2366560 events read in total (93686ms).
[13:29:24.393] <TB1>     INFO: 3161600 events read in total (125432ms).
[13:29:24.491] <TB1>     INFO: Test took 126593ms.
[13:29:24.590] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:24.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:26.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:28.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:30.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:32.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:35.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:37.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:38.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:40.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:42.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:44.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:46.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:48.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:50.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:51.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:53.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:54.854] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326139904
[13:29:54.855] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:29:54.936] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:29:54.936] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[13:29:54.947] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:29:54.947] <TB1>     INFO:     run 1 of 1
[13:29:54.947] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:55.291] <TB1>     INFO: Expecting 2912000 events.
[13:30:45.532] <TB1>     INFO: 1255000 events read in total (49526ms).
[13:31:34.006] <TB1>     INFO: 2481480 events read in total (98000ms).
[13:31:51.219] <TB1>     INFO: 2912000 events read in total (115213ms).
[13:31:51.252] <TB1>     INFO: Test took 116306ms.
[13:31:51.328] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:51.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:53.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:54.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:56.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:57.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:59.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:01.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:02.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:04.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:05.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:07.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:09.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:10.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:12.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:14.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:15.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:17.163] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281456640
[13:32:17.163] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:32:17.237] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:32:17.237] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 138 (-1/-1) hits flags = 528 (plus default)
[13:32:17.247] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:32:17.247] <TB1>     INFO:     run 1 of 1
[13:32:17.247] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:17.590] <TB1>     INFO: Expecting 2891200 events.
[13:33:07.429] <TB1>     INFO: 1260730 events read in total (49125ms).
[13:33:55.520] <TB1>     INFO: 2491920 events read in total (97216ms).
[13:34:11.585] <TB1>     INFO: 2891200 events read in total (113282ms).
[13:34:11.639] <TB1>     INFO: Test took 114391ms.
[13:34:11.729] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:11.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:13.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:14.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:16.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:18.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:19.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:21.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:22.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:24.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:25.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:27.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:28.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:30.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:31.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:33.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:34.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:36.298] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281456640
[13:34:36.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:34:36.375] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:34:36.376] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[13:34:36.386] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:34:36.386] <TB1>     INFO:     run 1 of 1
[13:34:36.386] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:36.729] <TB1>     INFO: Expecting 2912000 events.
[13:35:25.480] <TB1>     INFO: 1254395 events read in total (48036ms).
[13:36:12.908] <TB1>     INFO: 2480070 events read in total (95464ms).
[13:36:30.259] <TB1>     INFO: 2912000 events read in total (112816ms).
[13:36:30.307] <TB1>     INFO: Test took 113921ms.
[13:36:30.385] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:30.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:32.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:33.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:35.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:36.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:38.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:39.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:41.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:42.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:44.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:45.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:47.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:49.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:50.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:52.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:53.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:55.099] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296321024
[13:36:55.100] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5943, thr difference RMS: 1.14761
[13:36:55.100] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.37988, thr difference RMS: 1.1485
[13:36:55.100] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.37404, thr difference RMS: 1.28052
[13:36:55.100] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.4032, thr difference RMS: 1.37558
[13:36:55.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.67384, thr difference RMS: 1.29906
[13:36:55.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.57782, thr difference RMS: 1.19809
[13:36:55.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.84033, thr difference RMS: 1.49925
[13:36:55.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.8563, thr difference RMS: 1.33694
[13:36:55.101] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86169, thr difference RMS: 1.28129
[13:36:55.102] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.65403, thr difference RMS: 1.26081
[13:36:55.102] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.67936, thr difference RMS: 1.23526
[13:36:55.102] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.40082, thr difference RMS: 1.32412
[13:36:55.102] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.81562, thr difference RMS: 1.35942
[13:36:55.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.51959, thr difference RMS: 1.3501
[13:36:55.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.0615, thr difference RMS: 1.37519
[13:36:55.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.88628, thr difference RMS: 1.58782
[13:36:55.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.53056, thr difference RMS: 1.15816
[13:36:55.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.37858, thr difference RMS: 1.1343
[13:36:55.104] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.26353, thr difference RMS: 1.2848
[13:36:55.104] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.46793, thr difference RMS: 1.39943
[13:36:55.104] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.64316, thr difference RMS: 1.2734
[13:36:55.104] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.54261, thr difference RMS: 1.18151
[13:36:55.104] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.88203, thr difference RMS: 1.51396
[13:36:55.105] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.67322, thr difference RMS: 1.31503
[13:36:55.105] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.78015, thr difference RMS: 1.28068
[13:36:55.105] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.72032, thr difference RMS: 1.27083
[13:36:55.105] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.69963, thr difference RMS: 1.24286
[13:36:55.105] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.35032, thr difference RMS: 1.31038
[13:36:55.106] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.82839, thr difference RMS: 1.33971
[13:36:55.106] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.54128, thr difference RMS: 1.3416
[13:36:55.106] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.12628, thr difference RMS: 1.36817
[13:36:55.106] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.99308, thr difference RMS: 1.59693
[13:36:55.106] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.51884, thr difference RMS: 1.13888
[13:36:55.107] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.49883, thr difference RMS: 1.14584
[13:36:55.107] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.20426, thr difference RMS: 1.3015
[13:36:55.107] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.52739, thr difference RMS: 1.38073
[13:36:55.107] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.61947, thr difference RMS: 1.27857
[13:36:55.107] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.59579, thr difference RMS: 1.19466
[13:36:55.108] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.06248, thr difference RMS: 1.47505
[13:36:55.108] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.61964, thr difference RMS: 1.325
[13:36:55.108] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.80994, thr difference RMS: 1.26982
[13:36:55.108] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.85172, thr difference RMS: 1.24406
[13:36:55.108] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.81434, thr difference RMS: 1.25224
[13:36:55.109] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.35841, thr difference RMS: 1.31648
[13:36:55.109] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.83787, thr difference RMS: 1.35813
[13:36:55.109] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.53074, thr difference RMS: 1.33982
[13:36:55.109] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.22386, thr difference RMS: 1.34332
[13:36:55.109] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.12241, thr difference RMS: 1.56631
[13:36:55.110] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.59228, thr difference RMS: 1.14076
[13:36:55.110] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.59573, thr difference RMS: 1.11724
[13:36:55.110] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.27537, thr difference RMS: 1.27604
[13:36:55.110] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.53136, thr difference RMS: 1.3932
[13:36:55.110] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.69958, thr difference RMS: 1.28482
[13:36:55.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.62787, thr difference RMS: 1.18889
[13:36:55.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.16153, thr difference RMS: 1.47361
[13:36:55.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.6697, thr difference RMS: 1.31121
[13:36:55.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.83449, thr difference RMS: 1.2505
[13:36:55.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.89753, thr difference RMS: 1.23294
[13:36:55.112] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.93736, thr difference RMS: 1.24544
[13:36:55.112] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.44934, thr difference RMS: 1.30743
[13:36:55.112] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.86207, thr difference RMS: 1.34053
[13:36:55.112] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.52479, thr difference RMS: 1.32703
[13:36:55.112] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.33876, thr difference RMS: 1.32234
[13:36:55.113] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.30518, thr difference RMS: 1.54221
[13:36:55.223] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:36:55.228] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1894 seconds
[13:36:55.228] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:36:55.964] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:36:55.964] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:36:55.967] <TB1>     INFO: ######################################################################
[13:36:55.967] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:36:55.967] <TB1>     INFO: ######################################################################
[13:36:55.968] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:55.968] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:36:55.968] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:55.968] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:36:55.979] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:36:55.979] <TB1>     INFO:     run 1 of 1
[13:36:55.979] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:56.322] <TB1>     INFO: Expecting 59072000 events.
[13:37:24.536] <TB1>     INFO: 1073000 events read in total (27499ms).
[13:37:52.760] <TB1>     INFO: 2141800 events read in total (55723ms).
[13:38:20.308] <TB1>     INFO: 3211200 events read in total (83271ms).
[13:38:47.885] <TB1>     INFO: 4282600 events read in total (110848ms).
[13:39:16.601] <TB1>     INFO: 5351800 events read in total (139564ms).
[13:39:45.432] <TB1>     INFO: 6423000 events read in total (168395ms).
[13:40:13.781] <TB1>     INFO: 7493000 events read in total (196744ms).
[13:40:42.564] <TB1>     INFO: 8561600 events read in total (225527ms).
[13:41:11.329] <TB1>     INFO: 9633600 events read in total (254292ms).
[13:41:40.136] <TB1>     INFO: 10702800 events read in total (283099ms).
[13:42:08.943] <TB1>     INFO: 11771000 events read in total (311906ms).
[13:42:37.766] <TB1>     INFO: 12843000 events read in total (340729ms).
[13:43:06.566] <TB1>     INFO: 13912400 events read in total (369529ms).
[13:43:35.280] <TB1>     INFO: 14981000 events read in total (398243ms).
[13:44:04.029] <TB1>     INFO: 16053000 events read in total (426992ms).
[13:44:32.838] <TB1>     INFO: 17121600 events read in total (455801ms).
[13:45:01.592] <TB1>     INFO: 18190200 events read in total (484555ms).
[13:45:30.356] <TB1>     INFO: 19263000 events read in total (513319ms).
[13:45:59.071] <TB1>     INFO: 20331400 events read in total (542034ms).
[13:46:27.883] <TB1>     INFO: 21400600 events read in total (570846ms).
[13:46:56.549] <TB1>     INFO: 22472600 events read in total (599512ms).
[13:47:25.262] <TB1>     INFO: 23540800 events read in total (628225ms).
[13:47:53.846] <TB1>     INFO: 24610000 events read in total (656809ms).
[13:48:22.534] <TB1>     INFO: 25681800 events read in total (685497ms).
[13:48:51.329] <TB1>     INFO: 26749800 events read in total (714292ms).
[13:49:20.019] <TB1>     INFO: 27819000 events read in total (742982ms).
[13:49:48.842] <TB1>     INFO: 28890600 events read in total (771805ms).
[13:50:17.489] <TB1>     INFO: 29959400 events read in total (800452ms).
[13:50:46.201] <TB1>     INFO: 31029200 events read in total (829164ms).
[13:51:14.795] <TB1>     INFO: 32099800 events read in total (857758ms).
[13:51:43.531] <TB1>     INFO: 33168000 events read in total (886494ms).
[13:52:12.394] <TB1>     INFO: 34236400 events read in total (915357ms).
[13:52:41.255] <TB1>     INFO: 35308400 events read in total (944218ms).
[13:53:09.995] <TB1>     INFO: 36376600 events read in total (972958ms).
[13:53:38.800] <TB1>     INFO: 37445000 events read in total (1001763ms).
[13:54:07.521] <TB1>     INFO: 38516400 events read in total (1030484ms).
[13:54:36.240] <TB1>     INFO: 39585000 events read in total (1059203ms).
[13:55:05.076] <TB1>     INFO: 40653200 events read in total (1088039ms).
[13:55:33.869] <TB1>     INFO: 41723400 events read in total (1116832ms).
[13:56:02.526] <TB1>     INFO: 42793400 events read in total (1145489ms).
[13:56:31.159] <TB1>     INFO: 43861400 events read in total (1174122ms).
[13:56:59.920] <TB1>     INFO: 44930400 events read in total (1202883ms).
[13:57:28.687] <TB1>     INFO: 46002000 events read in total (1231650ms).
[13:57:57.357] <TB1>     INFO: 47070000 events read in total (1260320ms).
[13:58:26.271] <TB1>     INFO: 48137800 events read in total (1289234ms).
[13:58:54.912] <TB1>     INFO: 49209400 events read in total (1317875ms).
[13:59:23.610] <TB1>     INFO: 50277600 events read in total (1346573ms).
[13:59:52.435] <TB1>     INFO: 51345600 events read in total (1375399ms).
[14:00:21.180] <TB1>     INFO: 52415200 events read in total (1404143ms).
[14:00:49.001] <TB1>     INFO: 53485000 events read in total (1432964ms).
[14:01:18.779] <TB1>     INFO: 54553200 events read in total (1461742ms).
[14:01:47.561] <TB1>     INFO: 55621200 events read in total (1490524ms).
[14:02:16.399] <TB1>     INFO: 56693400 events read in total (1519362ms).
[14:02:45.143] <TB1>     INFO: 57761400 events read in total (1548106ms).
[14:03:13.910] <TB1>     INFO: 58829800 events read in total (1576873ms).
[14:03:20.615] <TB1>     INFO: 59072000 events read in total (1583578ms).
[14:03:20.637] <TB1>     INFO: Test took 1584658ms.
[14:03:20.695] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:20.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:20.833] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:22.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:22.084] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:23.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:23.307] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:24.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:24.519] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:25.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:25.754] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:26.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:26.977] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:28.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:28.199] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:29.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:29.430] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:30.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:30.652] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:31.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:31.834] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:33.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:33.026] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:34.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:34.206] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:35.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:35.364] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:36.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:36.623] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:37.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:37.853] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:39.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:39.019] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:03:40.211] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494149632
[14:03:40.244] <TB1>     INFO: PixTestScurves::scurves() done 
[14:03:40.244] <TB1>     INFO: Vcal mean:  35.12  35.05  35.11  35.06  35.10  35.05  35.12  35.10  35.08  35.06  34.99  35.08  35.11  35.08  35.10  35.09 
[14:03:40.244] <TB1>     INFO: Vcal RMS:    0.66   0.63   0.63   0.72   0.65   0.68   0.70   0.68   0.64   0.70   0.63   0.68   0.69   0.62   0.71   0.67 
[14:03:40.244] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:03:40.322] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:03:40.322] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:03:40.322] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:03:40.322] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:03:40.322] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:03:40.323] <TB1>     INFO: ######################################################################
[14:03:40.323] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:03:40.323] <TB1>     INFO: ######################################################################
[14:03:40.325] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:40.678] <TB1>     INFO: Expecting 41600 events.
[14:03:44.763] <TB1>     INFO: 41600 events read in total (3352ms).
[14:03:44.764] <TB1>     INFO: Test took 4439ms.
[14:03:44.772] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:44.772] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:03:44.772] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:44.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:03:44.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:03:44.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:03:44.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:03:45.117] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:03:45.461] <TB1>     INFO: Expecting 41600 events.
[14:03:49.581] <TB1>     INFO: 41600 events read in total (3404ms).
[14:03:49.582] <TB1>     INFO: Test took 4465ms.
[14:03:49.590] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:49.590] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:03:49.590] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:03:49.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.208
[14:03:49.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[14:03:49.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.327
[14:03:49.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.117
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.897
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.098
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.464
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.405
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.981
[14:03:49.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.868
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 184
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.983
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.778
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 192
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.358
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.083
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.851
[14:03:49.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.08
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.044
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 185
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:03:49.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:03:49.685] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:03:50.033] <TB1>     INFO: Expecting 41600 events.
[14:03:54.168] <TB1>     INFO: 41600 events read in total (3420ms).
[14:03:54.169] <TB1>     INFO: Test took 4484ms.
[14:03:54.177] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:54.177] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:03:54.177] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:03:54.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 63minph_roc = 6
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1717
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 81
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.837
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1859
[14:03:54.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 84
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7017
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 77
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5035
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9917
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9089
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 68
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.337
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 88
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6732
[14:03:54.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 81
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0014
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 76
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3865
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 88
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2135
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7652
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,68] phvalue 79
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9796
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7777
[14:03:54.184] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 87
[14:03:54.185] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3164
[14:03:54.185] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 78
[14:03:54.186] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 0 0
[14:03:54.591] <TB1>     INFO: Expecting 2560 events.
[14:03:55.550] <TB1>     INFO: 2560 events read in total (245ms).
[14:03:55.550] <TB1>     INFO: Test took 1364ms.
[14:03:55.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:03:55.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[14:03:56.057] <TB1>     INFO: Expecting 2560 events.
[14:03:57.015] <TB1>     INFO: 2560 events read in total (243ms).
[14:03:57.016] <TB1>     INFO: Test took 1465ms.
[14:03:57.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:03:57.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:03:57.523] <TB1>     INFO: Expecting 2560 events.
[14:03:58.481] <TB1>     INFO: 2560 events read in total (243ms).
[14:03:58.481] <TB1>     INFO: Test took 1465ms.
[14:03:58.482] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:03:58.482] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 3 3
[14:03:58.991] <TB1>     INFO: Expecting 2560 events.
[14:03:59.949] <TB1>     INFO: 2560 events read in total (243ms).
[14:03:59.950] <TB1>     INFO: Test took 1468ms.
[14:03:59.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:03:59.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[14:04:00.457] <TB1>     INFO: Expecting 2560 events.
[14:04:01.415] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:01.415] <TB1>     INFO: Test took 1464ms.
[14:04:01.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:01.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[14:04:01.923] <TB1>     INFO: Expecting 2560 events.
[14:04:02.883] <TB1>     INFO: 2560 events read in total (246ms).
[14:04:02.883] <TB1>     INFO: Test took 1468ms.
[14:04:02.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:02.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 6 6
[14:04:03.391] <TB1>     INFO: Expecting 2560 events.
[14:04:04.346] <TB1>     INFO: 2560 events read in total (241ms).
[14:04:04.347] <TB1>     INFO: Test took 1464ms.
[14:04:04.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:04.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 7 7
[14:04:04.855] <TB1>     INFO: Expecting 2560 events.
[14:04:05.813] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:05.813] <TB1>     INFO: Test took 1466ms.
[14:04:05.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:05.813] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[14:04:06.321] <TB1>     INFO: Expecting 2560 events.
[14:04:07.278] <TB1>     INFO: 2560 events read in total (242ms).
[14:04:07.279] <TB1>     INFO: Test took 1466ms.
[14:04:07.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:07.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 9 9
[14:04:07.786] <TB1>     INFO: Expecting 2560 events.
[14:04:08.743] <TB1>     INFO: 2560 events read in total (242ms).
[14:04:08.743] <TB1>     INFO: Test took 1464ms.
[14:04:08.744] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:08.744] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 10 10
[14:04:09.252] <TB1>     INFO: Expecting 2560 events.
[14:04:10.210] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:10.210] <TB1>     INFO: Test took 1466ms.
[14:04:10.210] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:10.211] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[14:04:10.718] <TB1>     INFO: Expecting 2560 events.
[14:04:11.678] <TB1>     INFO: 2560 events read in total (245ms).
[14:04:11.678] <TB1>     INFO: Test took 1467ms.
[14:04:11.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:11.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 68, 12 12
[14:04:12.187] <TB1>     INFO: Expecting 2560 events.
[14:04:13.147] <TB1>     INFO: 2560 events read in total (245ms).
[14:04:13.147] <TB1>     INFO: Test took 1467ms.
[14:04:13.147] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:13.148] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[14:04:13.655] <TB1>     INFO: Expecting 2560 events.
[14:04:14.613] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:14.613] <TB1>     INFO: Test took 1465ms.
[14:04:14.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:14.614] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[14:04:15.122] <TB1>     INFO: Expecting 2560 events.
[14:04:16.079] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:16.079] <TB1>     INFO: Test took 1465ms.
[14:04:16.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:16.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[14:04:16.587] <TB1>     INFO: Expecting 2560 events.
[14:04:17.545] <TB1>     INFO: 2560 events read in total (243ms).
[14:04:17.545] <TB1>     INFO: Test took 1466ms.
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:04:17.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:04:17.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:04:17.550] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:04:18.054] <TB1>     INFO: Expecting 655360 events.
[14:04:29.808] <TB1>     INFO: 655360 events read in total (11039ms).
[14:04:29.819] <TB1>     INFO: Expecting 655360 events.
[14:04:41.573] <TB1>     INFO: 655360 events read in total (11222ms).
[14:04:41.588] <TB1>     INFO: Expecting 655360 events.
[14:04:53.219] <TB1>     INFO: 655360 events read in total (11064ms).
[14:04:53.239] <TB1>     INFO: Expecting 655360 events.
[14:05:05.014] <TB1>     INFO: 655360 events read in total (11213ms).
[14:05:05.038] <TB1>     INFO: Expecting 655360 events.
[14:05:16.534] <TB1>     INFO: 655360 events read in total (10942ms).
[14:05:16.562] <TB1>     INFO: Expecting 655360 events.
[14:05:28.164] <TB1>     INFO: 655360 events read in total (11051ms).
[14:05:28.197] <TB1>     INFO: Expecting 655360 events.
[14:05:39.582] <TB1>     INFO: 655360 events read in total (10841ms).
[14:05:39.619] <TB1>     INFO: Expecting 655360 events.
[14:05:51.207] <TB1>     INFO: 655360 events read in total (11047ms).
[14:05:51.249] <TB1>     INFO: Expecting 655360 events.
[14:06:02.865] <TB1>     INFO: 655360 events read in total (11084ms).
[14:06:02.909] <TB1>     INFO: Expecting 655360 events.
[14:06:14.610] <TB1>     INFO: 655360 events read in total (11164ms).
[14:06:14.662] <TB1>     INFO: Expecting 655360 events.
[14:06:26.253] <TB1>     INFO: 655360 events read in total (11065ms).
[14:06:26.309] <TB1>     INFO: Expecting 655360 events.
[14:06:37.976] <TB1>     INFO: 655360 events read in total (11140ms).
[14:06:38.037] <TB1>     INFO: Expecting 655360 events.
[14:06:49.477] <TB1>     INFO: 655360 events read in total (10914ms).
[14:06:49.539] <TB1>     INFO: Expecting 655360 events.
[14:07:01.115] <TB1>     INFO: 655360 events read in total (11049ms).
[14:07:01.181] <TB1>     INFO: Expecting 655360 events.
[14:07:12.843] <TB1>     INFO: 655360 events read in total (11136ms).
[14:07:12.913] <TB1>     INFO: Expecting 655360 events.
[14:07:24.574] <TB1>     INFO: 655360 events read in total (11135ms).
[14:07:24.678] <TB1>     INFO: Test took 187128ms.
[14:07:24.775] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:07:25.080] <TB1>     INFO: Expecting 655360 events.
[14:07:36.946] <TB1>     INFO: 655360 events read in total (11151ms).
[14:07:36.957] <TB1>     INFO: Expecting 655360 events.
[14:07:48.577] <TB1>     INFO: 655360 events read in total (11057ms).
[14:07:48.592] <TB1>     INFO: Expecting 655360 events.
[14:08:00.163] <TB1>     INFO: 655360 events read in total (11012ms).
[14:08:00.186] <TB1>     INFO: Expecting 655360 events.
[14:08:11.791] <TB1>     INFO: 655360 events read in total (11047ms).
[14:08:11.815] <TB1>     INFO: Expecting 655360 events.
[14:08:23.431] <TB1>     INFO: 655360 events read in total (11060ms).
[14:08:23.459] <TB1>     INFO: Expecting 655360 events.
[14:08:35.029] <TB1>     INFO: 655360 events read in total (11023ms).
[14:08:35.061] <TB1>     INFO: Expecting 655360 events.
[14:08:46.624] <TB1>     INFO: 655360 events read in total (11016ms).
[14:08:46.660] <TB1>     INFO: Expecting 655360 events.
[14:08:58.278] <TB1>     INFO: 655360 events read in total (11072ms).
[14:08:58.319] <TB1>     INFO: Expecting 655360 events.
[14:09:09.952] <TB1>     INFO: 655360 events read in total (11093ms).
[14:09:09.998] <TB1>     INFO: Expecting 655360 events.
[14:09:21.580] <TB1>     INFO: 655360 events read in total (11049ms).
[14:09:21.630] <TB1>     INFO: Expecting 655360 events.
[14:09:33.206] <TB1>     INFO: 655360 events read in total (11046ms).
[14:09:33.259] <TB1>     INFO: Expecting 655360 events.
[14:09:44.852] <TB1>     INFO: 655360 events read in total (11066ms).
[14:09:44.916] <TB1>     INFO: Expecting 655360 events.
[14:09:56.566] <TB1>     INFO: 655360 events read in total (11123ms).
[14:09:56.628] <TB1>     INFO: Expecting 655360 events.
[14:10:08.225] <TB1>     INFO: 655360 events read in total (11070ms).
[14:10:08.297] <TB1>     INFO: Expecting 655360 events.
[14:10:19.895] <TB1>     INFO: 655360 events read in total (11071ms).
[14:10:19.966] <TB1>     INFO: Expecting 655360 events.
[14:10:31.411] <TB1>     INFO: 655360 events read in total (10918ms).
[14:10:31.488] <TB1>     INFO: Test took 186713ms.
[14:10:31.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:10:31.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:10:31.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:10:31.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:10:31.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:10:31.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:10:31.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:10:31.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:10:31.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:10:31.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:10:31.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:10:31.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:10:31.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:10:31.671] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.679] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.686] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.693] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.700] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.707] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.714] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.721] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.728] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.735] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.741] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:10:31.749] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:10:31.756] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.763] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.769] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.776] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.783] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.790] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:10:31.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:10:31.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[14:10:31.827] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[14:10:31.828] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[14:10:31.829] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[14:10:32.177] <TB1>     INFO: Expecting 41600 events.
[14:10:35.000] <TB1>     INFO: 41600 events read in total (3108ms).
[14:10:35.001] <TB1>     INFO: Test took 4167ms.
[14:10:36.654] <TB1>     INFO: Expecting 41600 events.
[14:10:40.472] <TB1>     INFO: 41600 events read in total (3103ms).
[14:10:40.472] <TB1>     INFO: Test took 4164ms.
[14:10:41.129] <TB1>     INFO: Expecting 41600 events.
[14:10:44.960] <TB1>     INFO: 41600 events read in total (3116ms).
[14:10:44.960] <TB1>     INFO: Test took 4180ms.
[14:10:45.269] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:45.401] <TB1>     INFO: Expecting 2560 events.
[14:10:46.358] <TB1>     INFO: 2560 events read in total (242ms).
[14:10:46.358] <TB1>     INFO: Test took 1089ms.
[14:10:46.360] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:46.867] <TB1>     INFO: Expecting 2560 events.
[14:10:47.825] <TB1>     INFO: 2560 events read in total (243ms).
[14:10:47.826] <TB1>     INFO: Test took 1466ms.
[14:10:47.828] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:48.345] <TB1>     INFO: Expecting 2560 events.
[14:10:49.303] <TB1>     INFO: 2560 events read in total (244ms).
[14:10:49.303] <TB1>     INFO: Test took 1475ms.
[14:10:49.305] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:49.812] <TB1>     INFO: Expecting 2560 events.
[14:10:50.769] <TB1>     INFO: 2560 events read in total (242ms).
[14:10:50.770] <TB1>     INFO: Test took 1465ms.
[14:10:50.773] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:51.278] <TB1>     INFO: Expecting 2560 events.
[14:10:52.236] <TB1>     INFO: 2560 events read in total (243ms).
[14:10:52.237] <TB1>     INFO: Test took 1464ms.
[14:10:52.238] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:52.749] <TB1>     INFO: Expecting 2560 events.
[14:10:53.707] <TB1>     INFO: 2560 events read in total (243ms).
[14:10:53.707] <TB1>     INFO: Test took 1469ms.
[14:10:53.709] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:54.215] <TB1>     INFO: Expecting 2560 events.
[14:10:55.175] <TB1>     INFO: 2560 events read in total (244ms).
[14:10:55.175] <TB1>     INFO: Test took 1467ms.
[14:10:55.180] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:55.684] <TB1>     INFO: Expecting 2560 events.
[14:10:56.642] <TB1>     INFO: 2560 events read in total (243ms).
[14:10:56.642] <TB1>     INFO: Test took 1462ms.
[14:10:56.644] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:57.152] <TB1>     INFO: Expecting 2560 events.
[14:10:58.110] <TB1>     INFO: 2560 events read in total (244ms).
[14:10:58.110] <TB1>     INFO: Test took 1466ms.
[14:10:58.113] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:58.619] <TB1>     INFO: Expecting 2560 events.
[14:10:59.578] <TB1>     INFO: 2560 events read in total (244ms).
[14:10:59.578] <TB1>     INFO: Test took 1465ms.
[14:10:59.581] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:00.087] <TB1>     INFO: Expecting 2560 events.
[14:11:01.045] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:01.046] <TB1>     INFO: Test took 1465ms.
[14:11:01.049] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:01.554] <TB1>     INFO: Expecting 2560 events.
[14:11:02.512] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:02.512] <TB1>     INFO: Test took 1463ms.
[14:11:02.514] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:03.022] <TB1>     INFO: Expecting 2560 events.
[14:11:03.981] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:03.981] <TB1>     INFO: Test took 1467ms.
[14:11:03.983] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:04.492] <TB1>     INFO: Expecting 2560 events.
[14:11:05.451] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:05.451] <TB1>     INFO: Test took 1468ms.
[14:11:05.453] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:05.960] <TB1>     INFO: Expecting 2560 events.
[14:11:06.918] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:06.919] <TB1>     INFO: Test took 1466ms.
[14:11:06.921] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:07.429] <TB1>     INFO: Expecting 2560 events.
[14:11:08.387] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:08.387] <TB1>     INFO: Test took 1467ms.
[14:11:08.389] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:08.897] <TB1>     INFO: Expecting 2560 events.
[14:11:09.858] <TB1>     INFO: 2560 events read in total (246ms).
[14:11:09.858] <TB1>     INFO: Test took 1469ms.
[14:11:09.861] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:10.368] <TB1>     INFO: Expecting 2560 events.
[14:11:11.326] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:11.327] <TB1>     INFO: Test took 1466ms.
[14:11:11.330] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:11.835] <TB1>     INFO: Expecting 2560 events.
[14:11:12.793] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:12.794] <TB1>     INFO: Test took 1464ms.
[14:11:12.796] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:13.303] <TB1>     INFO: Expecting 2560 events.
[14:11:14.261] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:14.262] <TB1>     INFO: Test took 1466ms.
[14:11:14.264] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:14.770] <TB1>     INFO: Expecting 2560 events.
[14:11:15.728] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:15.728] <TB1>     INFO: Test took 1464ms.
[14:11:15.730] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:16.236] <TB1>     INFO: Expecting 2560 events.
[14:11:17.195] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:17.195] <TB1>     INFO: Test took 1465ms.
[14:11:17.199] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:17.704] <TB1>     INFO: Expecting 2560 events.
[14:11:18.663] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:18.663] <TB1>     INFO: Test took 1464ms.
[14:11:18.666] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:19.171] <TB1>     INFO: Expecting 2560 events.
[14:11:20.129] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:20.129] <TB1>     INFO: Test took 1463ms.
[14:11:20.131] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:20.638] <TB1>     INFO: Expecting 2560 events.
[14:11:21.597] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:21.598] <TB1>     INFO: Test took 1467ms.
[14:11:21.600] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:22.106] <TB1>     INFO: Expecting 2560 events.
[14:11:23.065] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:23.065] <TB1>     INFO: Test took 1466ms.
[14:11:23.067] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:23.589] <TB1>     INFO: Expecting 2560 events.
[14:11:24.549] <TB1>     INFO: 2560 events read in total (245ms).
[14:11:24.550] <TB1>     INFO: Test took 1483ms.
[14:11:24.552] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:25.058] <TB1>     INFO: Expecting 2560 events.
[14:11:26.017] <TB1>     INFO: 2560 events read in total (244ms).
[14:11:26.017] <TB1>     INFO: Test took 1465ms.
[14:11:26.019] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:26.528] <TB1>     INFO: Expecting 2560 events.
[14:11:27.486] <TB1>     INFO: 2560 events read in total (243ms).
[14:11:27.486] <TB1>     INFO: Test took 1467ms.
[14:11:27.488] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:27.995] <TB1>     INFO: Expecting 2560 events.
[14:11:28.954] <TB1>     INFO: 2560 events read in total (245ms).
[14:11:28.954] <TB1>     INFO: Test took 1466ms.
[14:11:28.958] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:29.463] <TB1>     INFO: Expecting 2560 events.
[14:11:30.422] <TB1>     INFO: 2560 events read in total (245ms).
[14:11:30.422] <TB1>     INFO: Test took 1464ms.
[14:11:30.424] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:30.931] <TB1>     INFO: Expecting 2560 events.
[14:11:31.890] <TB1>     INFO: 2560 events read in total (245ms).
[14:11:31.890] <TB1>     INFO: Test took 1466ms.
[14:11:32.912] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:11:32.912] <TB1>     INFO: PH scale (per ROC):    80  77  83  70  81  74  77  79  83  80  82  80  68  79  84  80
[14:11:32.912] <TB1>     INFO: PH offset (per ROC):  167 174 161 175 174 174 180 163 164 173 159 167 175 176 159 169
[14:11:33.091] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:11:33.095] <TB1>     INFO: ######################################################################
[14:11:33.095] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:11:33.095] <TB1>     INFO: ######################################################################
[14:11:33.095] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:11:33.107] <TB1>     INFO: scanning low vcal = 10
[14:11:33.452] <TB1>     INFO: Expecting 41600 events.
[14:11:37.170] <TB1>     INFO: 41600 events read in total (3003ms).
[14:11:37.170] <TB1>     INFO: Test took 4062ms.
[14:11:37.172] <TB1>     INFO: scanning low vcal = 20
[14:11:37.678] <TB1>     INFO: Expecting 41600 events.
[14:11:41.401] <TB1>     INFO: 41600 events read in total (3008ms).
[14:11:41.402] <TB1>     INFO: Test took 4230ms.
[14:11:41.403] <TB1>     INFO: scanning low vcal = 30
[14:11:41.910] <TB1>     INFO: Expecting 41600 events.
[14:11:45.635] <TB1>     INFO: 41600 events read in total (3010ms).
[14:11:45.636] <TB1>     INFO: Test took 4233ms.
[14:11:45.639] <TB1>     INFO: scanning low vcal = 40
[14:11:46.140] <TB1>     INFO: Expecting 41600 events.
[14:11:50.383] <TB1>     INFO: 41600 events read in total (3528ms).
[14:11:50.384] <TB1>     INFO: Test took 4745ms.
[14:11:50.387] <TB1>     INFO: scanning low vcal = 50
[14:11:50.808] <TB1>     INFO: Expecting 41600 events.
[14:11:55.073] <TB1>     INFO: 41600 events read in total (3550ms).
[14:11:55.074] <TB1>     INFO: Test took 4686ms.
[14:11:55.077] <TB1>     INFO: scanning low vcal = 60
[14:11:55.497] <TB1>     INFO: Expecting 41600 events.
[14:11:59.765] <TB1>     INFO: 41600 events read in total (3553ms).
[14:11:59.765] <TB1>     INFO: Test took 4688ms.
[14:11:59.768] <TB1>     INFO: scanning low vcal = 70
[14:12:00.190] <TB1>     INFO: Expecting 41600 events.
[14:12:04.462] <TB1>     INFO: 41600 events read in total (3557ms).
[14:12:04.463] <TB1>     INFO: Test took 4695ms.
[14:12:04.466] <TB1>     INFO: scanning low vcal = 80
[14:12:04.887] <TB1>     INFO: Expecting 41600 events.
[14:12:09.180] <TB1>     INFO: 41600 events read in total (3578ms).
[14:12:09.181] <TB1>     INFO: Test took 4715ms.
[14:12:09.184] <TB1>     INFO: scanning low vcal = 90
[14:12:09.605] <TB1>     INFO: Expecting 41600 events.
[14:12:13.856] <TB1>     INFO: 41600 events read in total (3536ms).
[14:12:13.856] <TB1>     INFO: Test took 4672ms.
[14:12:13.860] <TB1>     INFO: scanning low vcal = 100
[14:12:14.279] <TB1>     INFO: Expecting 41600 events.
[14:12:18.678] <TB1>     INFO: 41600 events read in total (3684ms).
[14:12:18.679] <TB1>     INFO: Test took 4819ms.
[14:12:18.683] <TB1>     INFO: scanning low vcal = 110
[14:12:19.107] <TB1>     INFO: Expecting 41600 events.
[14:12:23.355] <TB1>     INFO: 41600 events read in total (3533ms).
[14:12:23.356] <TB1>     INFO: Test took 4673ms.
[14:12:23.359] <TB1>     INFO: scanning low vcal = 120
[14:12:23.779] <TB1>     INFO: Expecting 41600 events.
[14:12:28.040] <TB1>     INFO: 41600 events read in total (3546ms).
[14:12:28.040] <TB1>     INFO: Test took 4681ms.
[14:12:28.043] <TB1>     INFO: scanning low vcal = 130
[14:12:28.462] <TB1>     INFO: Expecting 41600 events.
[14:12:32.713] <TB1>     INFO: 41600 events read in total (3536ms).
[14:12:32.714] <TB1>     INFO: Test took 4671ms.
[14:12:32.718] <TB1>     INFO: scanning low vcal = 140
[14:12:33.142] <TB1>     INFO: Expecting 41600 events.
[14:12:37.392] <TB1>     INFO: 41600 events read in total (3535ms).
[14:12:37.393] <TB1>     INFO: Test took 4675ms.
[14:12:37.396] <TB1>     INFO: scanning low vcal = 150
[14:12:37.820] <TB1>     INFO: Expecting 41600 events.
[14:12:42.068] <TB1>     INFO: 41600 events read in total (3534ms).
[14:12:42.069] <TB1>     INFO: Test took 4673ms.
[14:12:42.075] <TB1>     INFO: scanning low vcal = 160
[14:12:42.494] <TB1>     INFO: Expecting 41600 events.
[14:12:46.760] <TB1>     INFO: 41600 events read in total (3551ms).
[14:12:46.761] <TB1>     INFO: Test took 4686ms.
[14:12:46.764] <TB1>     INFO: scanning low vcal = 170
[14:12:47.186] <TB1>     INFO: Expecting 41600 events.
[14:12:51.438] <TB1>     INFO: 41600 events read in total (3537ms).
[14:12:51.438] <TB1>     INFO: Test took 4674ms.
[14:12:51.442] <TB1>     INFO: scanning low vcal = 180
[14:12:51.866] <TB1>     INFO: Expecting 41600 events.
[14:12:56.134] <TB1>     INFO: 41600 events read in total (3553ms).
[14:12:56.134] <TB1>     INFO: Test took 4691ms.
[14:12:56.137] <TB1>     INFO: scanning low vcal = 190
[14:12:56.562] <TB1>     INFO: Expecting 41600 events.
[14:13:00.823] <TB1>     INFO: 41600 events read in total (3546ms).
[14:13:00.824] <TB1>     INFO: Test took 4687ms.
[14:13:00.826] <TB1>     INFO: scanning low vcal = 200
[14:13:01.250] <TB1>     INFO: Expecting 41600 events.
[14:13:05.501] <TB1>     INFO: 41600 events read in total (3536ms).
[14:13:05.502] <TB1>     INFO: Test took 4676ms.
[14:13:05.505] <TB1>     INFO: scanning low vcal = 210
[14:13:05.930] <TB1>     INFO: Expecting 41600 events.
[14:13:10.222] <TB1>     INFO: 41600 events read in total (3578ms).
[14:13:10.223] <TB1>     INFO: Test took 4718ms.
[14:13:10.226] <TB1>     INFO: scanning low vcal = 220
[14:13:10.648] <TB1>     INFO: Expecting 41600 events.
[14:13:14.911] <TB1>     INFO: 41600 events read in total (3548ms).
[14:13:14.912] <TB1>     INFO: Test took 4686ms.
[14:13:14.915] <TB1>     INFO: scanning low vcal = 230
[14:13:15.339] <TB1>     INFO: Expecting 41600 events.
[14:13:19.614] <TB1>     INFO: 41600 events read in total (3560ms).
[14:13:19.614] <TB1>     INFO: Test took 4699ms.
[14:13:19.618] <TB1>     INFO: scanning low vcal = 240
[14:13:20.036] <TB1>     INFO: Expecting 41600 events.
[14:13:24.303] <TB1>     INFO: 41600 events read in total (3552ms).
[14:13:24.304] <TB1>     INFO: Test took 4686ms.
[14:13:24.307] <TB1>     INFO: scanning low vcal = 250
[14:13:24.727] <TB1>     INFO: Expecting 41600 events.
[14:13:28.988] <TB1>     INFO: 41600 events read in total (3546ms).
[14:13:28.989] <TB1>     INFO: Test took 4682ms.
[14:13:28.994] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:13:29.423] <TB1>     INFO: Expecting 41600 events.
[14:13:33.694] <TB1>     INFO: 41600 events read in total (3556ms).
[14:13:33.695] <TB1>     INFO: Test took 4701ms.
[14:13:33.699] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:13:34.120] <TB1>     INFO: Expecting 41600 events.
[14:13:38.377] <TB1>     INFO: 41600 events read in total (3542ms).
[14:13:38.378] <TB1>     INFO: Test took 4679ms.
[14:13:38.381] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:13:38.807] <TB1>     INFO: Expecting 41600 events.
[14:13:43.058] <TB1>     INFO: 41600 events read in total (3536ms).
[14:13:43.059] <TB1>     INFO: Test took 4678ms.
[14:13:43.062] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:13:43.486] <TB1>     INFO: Expecting 41600 events.
[14:13:47.733] <TB1>     INFO: 41600 events read in total (3533ms).
[14:13:47.734] <TB1>     INFO: Test took 4672ms.
[14:13:47.736] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:13:48.159] <TB1>     INFO: Expecting 41600 events.
[14:13:52.420] <TB1>     INFO: 41600 events read in total (3545ms).
[14:13:52.421] <TB1>     INFO: Test took 4685ms.
[14:13:52.962] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:13:52.966] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:13:52.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:13:52.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:13:52.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:13:52.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:13:52.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:13:52.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:13:52.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:13:52.968] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:13:52.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:13:52.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:13:52.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:13:52.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:13:52.969] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:13:52.970] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:13:52.970] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:14:31.488] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:14:31.488] <TB1>     INFO: non-linearity mean:  0.955 0.958 0.953 0.956 0.960 0.957 0.960 0.960 0.948 0.960 0.956 0.957 0.964 0.962 0.956 0.959
[14:14:31.488] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.006 0.007 0.006 0.005 0.006 0.005 0.005 0.005 0.006 0.005 0.006 0.006
[14:14:31.488] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:14:31.513] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:14:31.537] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:14:31.560] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:14:31.583] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:14:31.606] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:14:31.629] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:14:31.652] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:14:31.675] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:14:31.698] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:14:31.721] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:14:31.744] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:14:31.767] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:14:31.790] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:14:31.813] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:14:31.836] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-45_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:14:31.859] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:14:31.859] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:14:31.867] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:14:31.867] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:14:31.870] <TB1>     INFO: ######################################################################
[14:14:31.870] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:14:31.870] <TB1>     INFO: ######################################################################
[14:14:31.872] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:14:31.882] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:31.882] <TB1>     INFO:     run 1 of 1
[14:14:31.882] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:32.226] <TB1>     INFO: Expecting 3120000 events.
[14:15:22.766] <TB1>     INFO: 1280805 events read in total (49825ms).
[14:16:12.063] <TB1>     INFO: 2557615 events read in total (99123ms).
[14:16:33.319] <TB1>     INFO: 3120000 events read in total (120379ms).
[14:16:33.359] <TB1>     INFO: Test took 121478ms.
[14:16:33.434] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:33.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:34.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:36.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:37.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:39.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:40.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:41.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:43.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:44.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:46.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:47.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:49.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:50.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:51.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:53.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:54.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:56.115] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382582784
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4841, RMS = 1.87547
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.8573, RMS = 1.84887
[14:16:56.150] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6466, RMS = 1.45305
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8097, RMS = 1.9957
[14:16:56.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.8675, RMS = 1.58602
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.8113, RMS = 1.56084
[14:16:56.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1714, RMS = 1.59933
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3661, RMS = 1.86881
[14:16:56.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5906, RMS = 1.2916
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0022, RMS = 1.53608
[14:16:56.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6048, RMS = 1.80058
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.9502, RMS = 1.78012
[14:16:56.157] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0658, RMS = 2.05291
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.001, RMS = 2.40628
[14:16:56.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2656, RMS = 1.66188
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1937, RMS = 2.09054
[14:16:56.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2523, RMS = 1.10594
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4481, RMS = 1.43104
[14:16:56.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3662, RMS = 1.27862
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3406, RMS = 1.49327
[14:16:56.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3217, RMS = 1.42712
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.364, RMS = 1.79525
[14:16:56.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.61, RMS = 1.59487
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.6437, RMS = 1.5788
[14:16:56.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4458, RMS = 2.1093
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.4413, RMS = 1.96345
[14:16:56.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1404, RMS = 1.49658
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7443, RMS = 1.84744
[14:16:56.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9794, RMS = 2.00463
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3756, RMS = 2.02034
[14:16:56.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5704, RMS = 1.96843
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5045, RMS = 2.59426
[14:16:56.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:16:56.172] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:16:56.172] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:16:56.172] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:16:56.269] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:16:56.269] <TB1>     INFO: enter test to run
[14:16:56.269] <TB1>     INFO:   test:  no parameter change
[14:16:56.270] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 377.8mA
[14:16:56.270] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[14:16:56.271] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[14:16:56.271] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:16:56.764] <TB1>    QUIET: Connection to board 26 closed.
[14:16:56.773] <TB1>     INFO: pXar: this is the end, my friend
[14:16:56.773] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
