// Seed: 2569895366
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd87,
    parameter id_8 = 32'd99
) (
    input supply0 _id_0,
    output tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wand id_7,
    output wor _id_8,
    output logic id_9
);
  logic [1  ==  id_8 : id_0] id_11;
  ;
  always @(posedge (1), negedge -1) begin : LABEL_0
    id_9 <= ({-1, id_3});
  end
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_3,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_12;
  ;
endmodule
