Analysis & Synthesis report for multiplier
Thu Oct 21 12:30:55 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: seq_mul:UUT
 13. Parameter Settings for User Entity Instance: seq_mul:UUT|Counter_Param:Counter_Param_1
 14. Parameter Settings for User Entity Instance: seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1
 15. Parameter Settings for User Entity Instance: seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1
 16. Parameter Settings for User Entity Instance: seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1
 17. Parameter Settings for User Entity Instance: register_n:comb_31
 18. Port Connectivity Checks: "BCD:comb_33"
 19. Port Connectivity Checks: "register_n:comb_31"
 20. Port Connectivity Checks: "seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1"
 21. Port Connectivity Checks: "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1"
 22. Port Connectivity Checks: "seq_mul:UUT"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 21 12:30:55 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; multiplier                                  ;
; Top-level Entity Name           ; multiplier                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 27                                          ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; multiplier         ; multiplier         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; Sources/shift_right_pipo_reg.v   ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v ;         ;
; Sources/adder_shifter_reg.v      ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/adder_shifter_reg.v    ;         ;
; Sources/seq_mul_FSM.v            ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v          ;         ;
; Sources/Counter_Param.v          ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/Counter_Param.v        ;         ;
; Sources/seq_mul.v                ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v              ;         ;
; Sources/decode_7_anode.v         ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/decode_7_anode.v       ;         ;
; Sources/BCD.v                    ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/BCD.v                  ;         ;
; Sources/register_n.v             ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/register_n.v           ;         ;
; Sources/multiplier.v             ; yes             ; User Verilog HDL File  ; /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v           ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 47        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 83        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 10        ;
;     -- 5 input functions                    ; 15        ;
;     -- 4 input functions                    ; 26        ;
;     -- <=3 input functions                  ; 32        ;
;                                             ;           ;
; Dedicated logic registers                   ; 27        ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 37        ;
; Total fan-out                               ; 494       ;
; Average fan-out                             ; 2.71      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Entity Name          ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+----------------------+--------------+
; |multiplier                                         ; 83 (8)              ; 27 (0)                    ; 0                 ; 0          ; 36   ; 0            ; |multiplier                                                         ; multiplier           ; work         ;
;    |BCD:comb_33|                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|BCD:comb_33                                             ; BCD                  ; work         ;
;    |decode_7_anode:comb_34|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|decode_7_anode:comb_34                                  ; decode_7_anode       ; work         ;
;    |decode_7_anode:comb_35|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|decode_7_anode:comb_35                                  ; decode_7_anode       ; work         ;
;    |decode_7_anode:comb_36|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|decode_7_anode:comb_36                                  ; decode_7_anode       ; work         ;
;    |register_n:comb_31|                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|register_n:comb_31                                      ; register_n           ; work         ;
;    |seq_mul:UUT|                                    ; 47 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multiplier|seq_mul:UUT                                             ; seq_mul              ; work         ;
;       |Counter_Param:Counter_Param_1|               ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|seq_mul:UUT|Counter_Param:Counter_Param_1               ; Counter_Param        ; work         ;
;       |adder_shifter_reg:adder_shifter_reg_1|       ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1       ; adder_shifter_reg    ; work         ;
;       |seq_mul_FSM:seq_mul_FSM_1|                   ; 15 (15)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1                   ; seq_mul_FSM          ; work         ;
;       |shift_right_pipo_reg:shift_right_pipo_reg_1| ; 14 (14)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |multiplier|seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1 ; shift_right_pipo_reg ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                   ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                                   ; Latch Enable Signal                           ; Free of Timing Hazards ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|ready                  ; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|WideOr3 ; yes                    ;
; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|add_multiplicant       ; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|WideOr5 ; yes                    ;
; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|shift_multiplier_rigth ; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|Mux0    ; yes                    ;
; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|count_start            ; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 4            ;                                               ;                        ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[5..9] ; Stuck at GND due to stuck port data_in ;
; seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|state[3]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6                           ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                        ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[9] ; Stuck at GND              ; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[8], ;
;                                                              ; due to stuck port data_in ; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[7], ;
;                                                              ;                           ; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[6], ;
;                                                              ;                           ; seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[5]  ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: seq_mul:UUT ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seq_mul:UUT|Counter_Param:Counter_Param_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:comb_31 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 11    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD:comb_33"                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_n:comb_31"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1"                                                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; count ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "count[3..3]" will be connected to GND.                                    ;
; Q     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (11 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1"                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (5 bits) it drives; bit(s) "Q[9..5]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seq_mul:UUT"                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; state                  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; multiplier             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; multiplicant           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; count_start            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; shift_multiplier_rigth ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; add_multiplicant       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; Q                      ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[2..1]" have no fanouts ;
; Q                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 27                          ;
;     CLR               ; 6                           ;
;     ENA CLR           ; 21                          ;
; arriav_lcell_comb     ; 89                          ;
;     arith             ; 8                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 3                           ;
;     normal            ; 81                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 12                          ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 21 12:30:48 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Sources/shift_right_pipo_reg.v
    Info (12023): Found entity 1: shift_right_pipo_reg File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Sources/adder_shifter_reg.v
    Info (12023): Found entity 1: adder_shifter_reg File: /home/vmrod/devel/quartus/multiplier/Sources/adder_shifter_reg.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Sources/seq_mul_FSM.v
    Info (12023): Found entity 1: seq_mul_FSM File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Sources/Counter_Param.v
    Info (12023): Found entity 1: Counter_Param File: /home/vmrod/devel/quartus/multiplier/Sources/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Sources/seq_mul.v
    Info (12023): Found entity 1: seq_mul File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Sources/multiplicador.v
    Info (12023): Found entity 1: multiplicador File: /home/vmrod/devel/quartus/multiplier/Sources/multiplicador.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/decode_7_anode.v
    Info (12023): Found entity 1: decode_7_anode File: /home/vmrod/devel/quartus/multiplier/Sources/decode_7_anode.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/BCD.v
    Info (12023): Found entity 1: BCD File: /home/vmrod/devel/quartus/multiplier/Sources/BCD.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/register_n.v
    Info (12023): Found entity 1: register_n File: /home/vmrod/devel/quartus/multiplier/Sources/register_n.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Sources/multiplier.v
    Info (12023): Found entity 1: multiplier File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Sources/shift_left_n_register.v
    Info (12023): Found entity 1: shift_left_n_register File: /home/vmrod/devel/quartus/multiplier/Sources/shift_left_n_register.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(41): created implicit net for "count_start_wire" File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(39): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(40): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(41): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(42): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(43): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 43
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(44): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(45): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 45
Warning (10222): Verilog HDL Parameter Declaration warning at seq_mul_FSM.v(46): Parameter Declaration in module "seq_mul_FSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 46
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier.v(50): instance has no name File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 50
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier.v(55): instance has no name File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 55
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier.v(66): instance has no name File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 66
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier.v(77): instance has no name File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 77
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier.v(89): instance has no name File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 89
Info (12127): Elaborating entity "multiplier" for the top level hierarchy
Info (12128): Elaborating entity "seq_mul" for hierarchy "seq_mul:UUT" File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 42
Warning (10034): Output port "multiplicant" at seq_mul.v(20) has no driver File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 20
Info (12128): Elaborating entity "Counter_Param" for hierarchy "seq_mul:UUT|Counter_Param:Counter_Param_1" File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 31
Info (12128): Elaborating entity "seq_mul_FSM" for hierarchy "seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1" File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at seq_mul_FSM.v(48): inferring latch(es) for variable "count_start", which holds its previous value in one or more paths through the always construct File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seq_mul_FSM.v(48): inferring latch(es) for variable "ready", which holds its previous value in one or more paths through the always construct File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seq_mul_FSM.v(48): inferring latch(es) for variable "add_multiplicant", which holds its previous value in one or more paths through the always construct File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seq_mul_FSM.v(48): inferring latch(es) for variable "shift_multiplier_rigth", which holds its previous value in one or more paths through the always construct File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Info (10041): Inferred latch for "shift_multiplier_rigth" at seq_mul_FSM.v(48) File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Info (10041): Inferred latch for "add_multiplicant" at seq_mul_FSM.v(48) File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Info (10041): Inferred latch for "ready" at seq_mul_FSM.v(48) File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Info (10041): Inferred latch for "count_start" at seq_mul_FSM.v(48) File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 48
Info (12128): Elaborating entity "shift_right_pipo_reg" for hierarchy "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1" File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 52
Info (12128): Elaborating entity "adder_shifter_reg" for hierarchy "seq_mul:UUT|adder_shifter_reg:adder_shifter_reg_1" File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul.v Line: 61
Info (12128): Elaborating entity "register_n" for hierarchy "register_n:comb_31" File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 50
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:comb_33" File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 55
Warning (10230): Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4) File: /home/vmrod/devel/quartus/multiplier/Sources/BCD.v Line: 24
Warning (10230): Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4) File: /home/vmrod/devel/quartus/multiplier/Sources/BCD.v Line: 29
Warning (10230): Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4) File: /home/vmrod/devel/quartus/multiplier/Sources/BCD.v Line: 31
Info (12128): Elaborating entity "decode_7_anode" for hierarchy "decode_7_anode:comb_34" File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 66
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|ready has unsafe behavior File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|state[0] File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 104
Warning (13012): Latch seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|add_multiplicant has unsafe behavior File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|state[0] File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 104
Warning (13012): Latch seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|shift_multiplier_rigth has unsafe behavior File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|state[0] File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 104
Warning (13012): Latch seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|count_start has unsafe behavior File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal seq_mul:UUT|seq_mul_FSM:seq_mul_FSM_1|state[0] File: /home/vmrod/devel/quartus/multiplier/Sources/seq_mul_FSM.v Line: 104
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[0]" is converted into an equivalent circuit using register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[0]~_emulated" and latch "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[0]~1" File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 22
    Warning (13310): Register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[1]" is converted into an equivalent circuit using register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[1]~_emulated" and latch "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[1]~5" File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 22
    Warning (13310): Register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[2]" is converted into an equivalent circuit using register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[2]~_emulated" and latch "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[2]~9" File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 22
    Warning (13310): Register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[3]" is converted into an equivalent circuit using register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[3]~_emulated" and latch "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[3]~13" File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 22
    Warning (13310): Register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[4]" is converted into an equivalent circuit using register "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[4]~_emulated" and latch "seq_mul:UUT|shift_right_pipo_reg:shift_right_pipo_reg_1|Q[4]~17" File: /home/vmrod/devel/quartus/multiplier/Sources/shift_right_pipo_reg.v Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DISPLAYS[15]" is stuck at GND File: /home/vmrod/devel/quartus/multiplier/Sources/multiplier.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 129 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 93 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Thu Oct 21 12:30:55 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


