
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1890.750 ; gain = 203.684 ; free physical = 20660 ; free virtual = 31691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/system.v:1]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/clockDiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/clockDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg' [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/sevenSeg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg' (2#1) [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/sevenSeg.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/system.v:32]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/sources_1/new/system.v:1]
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.500 ; gain = 265.434 ; free physical = 20692 ; free virtual = 31724
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.500 ; gain = 265.434 ; free physical = 20686 ; free virtual = 31717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1952.500 ; gain = 265.434 ; free physical = 20686 ; free virtual = 31717
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.500 ; gain = 0.000 ; free physical = 20679 ; free virtual = 31710
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.250 ; gain = 0.000 ; free physical = 20595 ; free virtual = 31627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.250 ; gain = 0.000 ; free physical = 20595 ; free virtual = 31627
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20660 ; free virtual = 31692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20660 ; free virtual = 31692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20663 ; free virtual = 31694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20654 ; free virtual = 31686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Multipliers : 
	                 7x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                 7x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'clkSelect_reg[0]' (FDS) to 'clkSelect_reg[4]'
INFO: [Synth 8-3886] merging instance 'clkSelect_reg[5]' (FDR) to 'clkSelect_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clkSelect_reg[2] )
INFO: [Synth 8-3886] merging instance 'clkSelect_reg[3]' (FDS) to 'clkSelect_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\clkSelect_reg[4] )
INFO: [Synth 8-3886] merging instance 'curNum_reg[14]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[15]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[16]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[17]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[18]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[19]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[20]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[21]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[22]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[23]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[24]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[25]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[26]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[27]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[28]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[29]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3886] merging instance 'curNum_reg[30]' (FDE) to 'curNum_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\curNum_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20622 ; free virtual = 31657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20509 ; free virtual = 31545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20509 ; free virtual = 31544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   386|
|3     |LUT1   |    98|
|4     |LUT2   |   436|
|5     |LUT3   |   461|
|6     |LUT4   |   579|
|7     |LUT5   |   170|
|8     |LUT6   |   478|
|9     |FDRE   |    57|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------+------+
|      |Instance                       |Module      |Cells |
+------+-------------------------------+------------+------+
|1     |top                            |            |  2680|
|2     |  \genblk1[10].nolabel_line21  |clockDiv    |     2|
|3     |  \genblk1[11].nolabel_line21  |clockDiv_0  |     2|
|4     |  \genblk1[12].nolabel_line21  |clockDiv_1  |     2|
|5     |  \genblk1[13].nolabel_line21  |clockDiv_2  |     2|
|6     |  \genblk1[14].nolabel_line21  |clockDiv_3  |     2|
|7     |  \genblk1[15].nolabel_line21  |clockDiv_4  |     2|
|8     |  \genblk1[16].nolabel_line21  |clockDiv_5  |     2|
|9     |  \genblk1[17].nolabel_line21  |clockDiv_6  |     2|
|10    |  \genblk1[18].nolabel_line21  |clockDiv_7  |     2|
|11    |  \genblk1[19].nolabel_line21  |clockDiv_8  |     2|
|12    |  \genblk1[1].nolabel_line21   |clockDiv_9  |     2|
|13    |  \genblk1[20].nolabel_line21  |clockDiv_10 |     2|
|14    |  \genblk1[21].nolabel_line21  |clockDiv_11 |     2|
|15    |  \genblk1[22].nolabel_line21  |clockDiv_12 |     2|
|16    |  \genblk1[23].nolabel_line21  |clockDiv_13 |     2|
|17    |  \genblk1[24].nolabel_line21  |clockDiv_14 |     2|
|18    |  \genblk1[25].nolabel_line21  |clockDiv_15 |     2|
|19    |  \genblk1[26].nolabel_line21  |clockDiv_16 |     2|
|20    |  \genblk1[27].nolabel_line21  |clockDiv_17 |     3|
|21    |  \genblk1[2].nolabel_line21   |clockDiv_18 |     2|
|22    |  \genblk1[3].nolabel_line21   |clockDiv_19 |     2|
|23    |  \genblk1[4].nolabel_line21   |clockDiv_20 |     2|
|24    |  \genblk1[5].nolabel_line21   |clockDiv_21 |     2|
|25    |  \genblk1[6].nolabel_line21   |clockDiv_22 |     2|
|26    |  \genblk1[7].nolabel_line21   |clockDiv_23 |     2|
|27    |  \genblk1[8].nolabel_line21   |clockDiv_24 |     2|
|28    |  \genblk1[9].nolabel_line21   |clockDiv_25 |     2|
|29    |  nolabel_line24               |sevenSeg    |     7|
+------+-------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20502 ; free virtual = 31538
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2110.250 ; gain = 265.434 ; free physical = 20556 ; free virtual = 31591
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2110.250 ; gain = 423.184 ; free physical = 20556 ; free virtual = 31591
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2110.250 ; gain = 0.000 ; free physical = 20623 ; free virtual = 31658
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system' is not ideal for floorplanning, since the cellview 'system' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.227 ; gain = 0.000 ; free physical = 20570 ; free virtual = 31606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 13 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2121.227 ; gain = 645.297 ; free physical = 20705 ; free virtual = 31740
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.227 ; gain = 0.000 ; free physical = 20705 ; free virtual = 31740
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/polp/Desktop/HWSynQuiz2020/set_4/set_4_copy.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 20:42:23 2020...
