{"vcs1":{"timestamp_begin":1731077398.134765626, "rt":2.74, "ut":1.53, "st":0.26}}
{"vcselab":{"timestamp_begin":1731077400.961218592, "rt":1.01, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1731077402.051859808, "rt":0.34, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731077397.471424344}
{"VCS_COMP_START_TIME": 1731077397.471424344}
{"VCS_COMP_END_TIME": 1731077405.812088868}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 335028}}
{"stitch_vcselab": {"peak_mem": 231620}}
