SHORT Double Precision MFlops/s

EVENTSET
FIXC0 INSTR_RETIRED_ANY
FIXC1 CPU_CLK_UNHALTED_CORE
FIXC2 CPU_CLK_UNHALTED_REF
PMC0  FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE
PMC1  FP_COMP_OPS_EXE_SSE_FP_SCALAR_DOUBLE
PMC2  FP_256_PACKED_DOUBLE

METRICS
Runtime (RDTSC) [s] time
Runtime unhalted [s] FIXC1*inverseClock
Clock [MHz]  1.E-06*(FIXC1/FIXC2)/inverseClock
CPI  FIXC1/FIXC0
MFlops/s  1.0E-06*(PMC0*2.0+PMC1+PMC2*4.0)/time
32b AVX MFlops/s  1.0E-06*(PMC2*4.0)/time
Packed MUOPS/s   1.0E-06*(PMC0+PMC2)/time
Scalar MUOPS/s 1.0E-06*PMC1/time

LONG
Formula:
MFlops/s = 1.0E-06*(FP_COMP_OPS_EXE_SSE_FP_PACKED*2+FP_COMP_OPS_EXE_SSE_FP_SCALAR+4*FP_256_PACKED_DOUBLE)/runtime
32b AVX MFlops/s = 1.0E-06*(4*FP_256_PACKED_DOUBLE)/runtime
Packed MUOPS/s = 1.0E-06*(FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE+FP_256_PACKED_DOUBLE)/time
Scalar MUOPS/s = 1.0E-06*(FP_COMP_OPS_EXE_SSE_FP_SCALAR_DOUBLE)/time
-
SSE scalar and packed double precision flop rates. Please note that the current
flop measurements on IvyBridge are potentially wrong. So you cannot trust
these counters at the moment!

