{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 22:50:37 2012 " "Info: Processing started: Fri Feb 17 22:50:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buzzer -c buzzer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buzzer -c buzzer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_div2\[2\] register clk_div2\[10\] 145.05 MHz 6.894 ns Internal " "Info: Clock \"clk\" has Internal fmax of 145.05 MHz between source register \"clk_div2\[2\]\" and destination register \"clk_div2\[10\]\" (period= 6.894 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.630 ns + Longest register register " "Info: + Longest register to register delay is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div2\[2\] 1 REG LCFF_X26_Y9_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 8; REG Node = 'clk_div2\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div2[2] } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.651 ns) 1.458 ns Equal7~0 2 COMB LCCOMB_X27_Y9_N12 2 " "Info: 2: + IC(0.807 ns) + CELL(0.651 ns) = 1.458 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'Equal7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { clk_div2[2] Equal7~0 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.370 ns) 2.871 ns clk_div2\[12\]~145 3 COMB LCCOMB_X24_Y9_N26 1 " "Info: 3: + IC(1.043 ns) + CELL(0.370 ns) = 2.871 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'clk_div2\[12\]~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Equal7~0 clk_div2[12]~145 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.202 ns) 3.438 ns clk_div2\[12\]~146 4 COMB LCCOMB_X24_Y9_N16 1 " "Info: 4: + IC(0.365 ns) + CELL(0.202 ns) = 3.438 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 1; COMB Node = 'clk_div2\[12\]~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { clk_div2[12]~145 clk_div2[12]~146 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.624 ns) 5.082 ns clk_div2\[12\]~153 5 COMB LCCOMB_X26_Y9_N2 1 " "Info: 5: + IC(1.020 ns) + CELL(0.624 ns) = 5.082 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'clk_div2\[12\]~153'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { clk_div2[12]~146 clk_div2[12]~153 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.202 ns) 5.646 ns clk_div2\[12\]~155 6 COMB LCCOMB_X26_Y9_N0 13 " "Info: 6: + IC(0.362 ns) + CELL(0.202 ns) = 5.646 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 13; COMB Node = 'clk_div2\[12\]~155'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { clk_div2[12]~153 clk_div2[12]~155 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.660 ns) 6.630 ns clk_div2\[10\] 7 REG LCFF_X26_Y9_N27 8 " "Info: 7: + IC(0.324 ns) + CELL(0.660 ns) = 6.630 ns; Loc. = LCFF_X26_Y9_N27; Fanout = 8; REG Node = 'clk_div2\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { clk_div2[12]~155 clk_div2[10] } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.709 ns ( 40.86 % ) " "Info: Total cell delay = 2.709 ns ( 40.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.921 ns ( 59.14 % ) " "Info: Total interconnect delay = 3.921 ns ( 59.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { clk_div2[2] Equal7~0 clk_div2[12]~145 clk_div2[12]~146 clk_div2[12]~153 clk_div2[12]~155 clk_div2[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { clk_div2[2] {} Equal7~0 {} clk_div2[12]~145 {} clk_div2[12]~146 {} clk_div2[12]~153 {} clk_div2[12]~155 {} clk_div2[10] {} } { 0.000ns 0.807ns 1.043ns 0.365ns 1.020ns 0.362ns 0.324ns } { 0.000ns 0.651ns 0.370ns 0.202ns 0.624ns 0.202ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.757 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns clk_div2\[10\] 3 REG LCFF_X26_Y9_N27 8 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X26_Y9_N27; Fanout = 8; REG Node = 'clk_div2\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl clk_div2[10] } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[10] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.757 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns clk_div2\[2\] 3 REG LCFF_X26_Y9_N11 8 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 8; REG Node = 'clk_div2\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl clk_div2[2] } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[2] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[10] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[2] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { clk_div2[2] Equal7~0 clk_div2[12]~145 clk_div2[12]~146 clk_div2[12]~153 clk_div2[12]~155 clk_div2[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { clk_div2[2] {} Equal7~0 {} clk_div2[12]~145 {} clk_div2[12]~146 {} clk_div2[12]~153 {} clk_div2[12]~155 {} clk_div2[10] {} } { 0.000ns 0.807ns 1.043ns 0.365ns 1.020ns 0.362ns 0.324ns } { 0.000ns 0.651ns 0.370ns 0.202ns 0.624ns 0.202ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[10] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl clk_div2[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div2[2] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out out~reg0 10.787 ns register " "Info: tco from clock \"clk\" to destination pin \"out\" through register \"out~reg0\" is 10.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns out~reg0 3 REG LCFF_X27_Y9_N21 9 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X27_Y9_N21; Fanout = 9; REG Node = 'out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl out~reg0 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} out~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.726 ns + Longest register pin " "Info: + Longest register to pin delay is 7.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out~reg0 1 REG LCFF_X27_Y9_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N21; Fanout = 9; REG Node = 'out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out~reg0 } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.480 ns) + CELL(3.246 ns) 7.726 ns out 2 PIN PIN_42 0 " "Info: 2: + IC(4.480 ns) + CELL(3.246 ns) = 7.726 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { out~reg0 out } "NODE_NAME" } } { "buzzer.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/18实验十八：利用语言实现蜂鸣器唱歌/buzzer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 42.01 % ) " "Info: Total cell delay = 3.246 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.99 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { out~reg0 out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { out~reg0 {} out {} } { 0.000ns 4.480ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} out~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { out~reg0 out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { out~reg0 {} out {} } { 0.000ns 4.480ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 22:50:38 2012 " "Info: Processing ended: Fri Feb 17 22:50:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
