// Seed: 1625929148
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4;
endmodule
macromodule module_1;
  assign id_1 = 1;
  generate
    assign id_1 = 1;
  endgenerate
  assign id_1 = id_1;
  tri id_2;
  initial begin : LABEL_0
    id_2 = 1;
    #1 id_1 <= 1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  always @(*);
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_2;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    input tri0 id_1,
    output logic id_2
);
  always @(id_0 or posedge 1) if (1 & 1 & id_1) id_2 <= 1;
  module_2 modCall_1 ();
endmodule
