Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sun Feb 18 11:45:48 2024
| Host              : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_2_to_4_timing_summary_routed.rpt -pb decoder_2_to_4_timing_summary_routed.pb -rpx decoder_2_to_4_timing_summary_routed.rpx -warn_on_violation
| Design            : decoder_2_to_4
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 3.487ns (74.389%)  route 1.201ns (25.611%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 f  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.587     1.645    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.755 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.614     2.369    d0_OBUF
    F6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.319     4.688 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     4.688    d0
    F6                                                                r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.614ns  (logic 3.524ns (76.385%)  route 1.090ns (23.615%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054     1.054 f  i0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.054    i0_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.054 f  i0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.589     1.643    i0_IBUF
    SLICE_X99Y353        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.789 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.501     2.290    d2_OBUF
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.324     4.614 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     4.614    d2
    D6                                                                r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.537ns  (logic 3.477ns (76.646%)  route 1.060ns (23.354%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 f  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.587     1.645    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     1.744 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.473     2.217    d1_OBUF
    E5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     4.537 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     4.537    d1
    E5                                                                r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 3.534ns (78.330%)  route 0.978ns (21.670%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054     1.054 r  i0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.054    i0_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.054 r  i0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.589     1.643    i0_IBUF
    SLICE_X99Y353        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     1.801 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.389     2.190    d3_OBUF
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.322     4.511 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     4.511    d3
    D5                                                                r  d3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.495ns (78.686%)  route 0.405ns (21.314%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.392     0.392 r  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.392 r  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.265     0.657    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     0.695 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.140     0.835    d3_OBUF
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.064     1.899 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    d3
    D5                                                                r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.496ns (77.116%)  route 0.444ns (22.884%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 f  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.392     0.392 f  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.392 f  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.266     0.658    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.699 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.178     0.877    d1_OBUF
    E5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.062     1.940 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     1.940    d1
    E5                                                                r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.499ns (74.921%)  route 0.502ns (25.079%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.392     0.392 r  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.392 r  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.265     0.657    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     0.697 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.237     0.934    d2_OBUF
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.067     2.001 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     2.001    d2
    D6                                                                r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.493ns (72.090%)  route 0.578ns (27.910%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 f  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.392     0.392 f  i1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    i1_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.392 f  i1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.266     0.658    i1_IBUF
    SLICE_X99Y353        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.697 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.312     1.009    d0_OBUF
    F6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.061     2.070 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    d0
    F6                                                                r  d0 (OUT)
  -------------------------------------------------------------------    -------------------





