Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/tristate.v" into library work
Parsing module <tristate>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/testmemory.v" into library work
Parsing module <testmemory>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/sevenseg.v" into library work
Parsing module <sevenseg>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/pulser.v" into library work
Parsing module <pulser>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/mux8.v" into library work
Parsing module <mux8>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/mux2.v" into library work
Parsing module <mux2>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/gpReg.v" into library work
Parsing module <gpReg>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/dev_zero.v" into library work
Parsing module <dev_zero>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/control.v" into library work
Parsing module <control>.
Parsing verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/opCodeHex.v" included at line 53.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" into library work
Parsing module <topLevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topLevel>.

Elaborating module <testmemory>.

Elaborating module <tristate>.

Elaborating module <gpReg>.

Elaborating module <mux2>.

Elaborating module <mux8>.

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" Line 199: Size mismatch in connection of port <f>. Formal port size is 9-bit while actual signal size is 8-bit.

Elaborating module <dev_zero>.

Elaborating module <PC>.

Elaborating module <control>.

Elaborating module <sevenseg>.

Elaborating module <pulser>.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 90. All outputs of instance <MEM> of block <testmemory> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 96. All outputs of instance <membuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 104. All outputs of instance <X_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 112. All outputs of instance <Xbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 119. All outputs of instance <Y_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 127. All outputs of instance <Ybuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 134. All outputs of instance <Smux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 141. All outputs of instance <S_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 149. All outputs of instance <Sdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 156. All outputs of instance <Smbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 163. All outputs of instance <ALU_Amux> of block <mux8> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 176. All outputs of instance <ALU_Bmux> of block <mux8> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 189. All outputs of instance <ALU_6502> of block <ALU> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 202. All outputs of instance <ALUd_buf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 209. All outputs of instance <ALUm_buf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 216. All outputs of instance <Amux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 223. All outputs of instance <A_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 231. All outputs of instance <Abuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 239. All outputs of instance <zero_device> of block <dev_zero> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 244. All outputs of instance <ZLbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 251. All outputs of instance <ZHbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 258. All outputs of instance <PCLmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 265. All outputs of instance <PCHmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 272. All outputs of instance <PC_reg> of block <PC> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 284. All outputs of instance <PCLdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 291. All outputs of instance <PCLmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 298. All outputs of instance <PCHdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 305. All outputs of instance <PCHmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 313. All outputs of instance <DLmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 320. All outputs of instance <DHmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 327. All outputs of instance <D_reg> of block <PC> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 339. All outputs of instance <DLdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 346. All outputs of instance <DLmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 353. All outputs of instance <DHdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 360. All outputs of instance <DHmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 368. All outputs of instance <TLmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 375. All outputs of instance <THmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 382. All outputs of instance <T_reg> of block <PC> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 394. All outputs of instance <TLdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 401. All outputs of instance <TLmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 408. All outputs of instance <THdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 415. All outputs of instance <THmbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 422. All outputs of instance <Pmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 429. All outputs of instance <P_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 437. All outputs of instance <Pbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 444. All outputs of instance <IRmux> of block <mux2> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 451. All outputs of instance <IR_reg> of block <gpReg> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 459. All outputs of instance <IRbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 466. All outputs of instance <xferubuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 473. All outputs of instance <xferdbuf> of block <tristate> are unconnected in block <topLevel>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v" line 480. All outputs of instance <CTL> of block <control> are unconnected in block <topLevel>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLevel>.
    Related source file is "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/topLevel.v".
    Summary:
	no macro.
Unit <topLevel> synthesized.

Synthesizing Unit <sevenseg>.
    Related source file is "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/sevenseg.v".
    Found 16x12-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <sevenseg> synthesized.

Synthesizing Unit <pulser>.
    Related source file is "/home/zach/Documents/395ECE/xilinx-6502/2a03_cpu(395_project)/pulser.v".
    Found 12-bit register for signal <to_seven_seg>.
    Found 4-bit register for signal <data>.
    Found 4-bit adder for signal <data[3]_GND_20_o_add_4_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pulser> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x12-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 12-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 1
 12-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pulser>.
The following registers are absorbed into counter <data>: 1 register on signal <data>.
Unit <pulser> synthesized (advanced).

Synthesizing (advanced) Unit <sevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <sevenseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x12-bit single-port distributed Read Only RAM       : 2
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 1
 12-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topLevel> ...

Optimizing unit <pulser> ...
WARNING:Xst:1710 - FF/Latch <PULSER/to_seven_seg_2> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PULSER/to_seven_seg_1> (without init value) has a constant value of 0 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PULSER/to_seven_seg_11> (without init value) has a constant value of 1 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PULSER/to_seven_seg_10> (without init value) has a constant value of 1 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PULSER/to_seven_seg_9> (without init value) has a constant value of 1 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PULSER/to_seven_seg_5> (without init value) has a constant value of 1 in block <topLevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <PULSER/to_seven_seg_7> in Unit <topLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <PULSER/to_seven_seg_4> <PULSER/to_seven_seg_0> 
INFO:Xst:2261 - The FF/Latch <PULSER/to_seven_seg_8> in Unit <topLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <PULSER/to_seven_seg_6> <PULSER/to_seven_seg_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 6
#      FD                          : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  11440     0%  
 Number of Slice LUTs:                    5  out of   5720     0%  
    Number used as Logic:                 5  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     11
   Number with an unused Flip Flop:       5  out of     11    45%  
   Number with an unused LUT:             6  out of     11    54%  
   Number of fully used LUT-FF pairs:     0  out of     11     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    186     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.338ns (Maximum Frequency: 427.716MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.338ns (frequency: 427.716MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.338ns (Levels of Logic = 1)
  Source:            PULSER/data_0 (FF)
  Destination:       PULSER/data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PULSER/data_0 to PULSER/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  PULSER/data_0 (PULSER/data_0)
     INV:I->O              1   0.255   0.681  PULSER/Mcount_data_xor<0>11_INV_0 (PULSER/Result<0>)
     FD:D                      0.074          PULSER/data_0
    ----------------------------------------
    Total                      2.338ns (0.854ns logic, 1.484ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            PULSER/to_seven_seg_8 (FF)
  Destination:       sevenOut<8> (PAD)
  Source Clock:      clk rising

  Data Path: PULSER/to_seven_seg_8 to sevenOut<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  PULSER/to_seven_seg_8 (PULSER/to_seven_seg_8)
     OBUF:I->O                 2.912          sevenOut_8_OBUF (sevenOut<8>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.338|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.93 secs
 
--> 


Total memory usage is 386836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :    3 (   0 filtered)

