#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  5 22:06:04 2022
# Process ID: 13948
# Current directory: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4192 C:\Abdullah Data\Final Implemented Design\RSI_Implementation\Vivado_Result\Vivado_Result.xpr
# Log file: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/vivado.log
# Journal file: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 758.695 ; gain = 74.637
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1619.613 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1619.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1724.293 ; gain = 943.984
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 2
[Wed Oct  5 22:24:34 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1/runme.log
[Wed Oct  5 22:24:34 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1954.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1954.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.223 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
[Wed Oct  5 22:34:07 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1/runme.log
[Wed Oct  5 22:34:08 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1999.914 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1999.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.914 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Divider_RSI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/ROM_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_L
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/RSI_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSI_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity countern
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5bc134692be4728ae551c22f48b0ebc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_L [rom_l_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=12)\]
Compiling architecture rtl of entity xil_defaultlib.div_block [div_block_default]
Compiling architecture behavioral of entity xil_defaultlib.RSI_ROM [rsi_rom_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Abdullah -notrace
couldn't read file "C:/Abdullah": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  6 15:31:48 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 40 elements, right array has 20 elements
Time: 0 ps  Iteration: 0  Process: /top_tb/uut/datapath_inst/line__166
  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Top_Datapath.vhd

HDL Line: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Top_Datapath.vhd:166
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1999.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.914 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5bc134692be4728ae551c22f48b0ebc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_L [rom_l_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=12)\]
Compiling architecture rtl of entity xil_defaultlib.div_block [div_block_default]
Compiling architecture behavioral of entity xil_defaultlib.RSI_ROM [rsi_rom_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.914 ; gain = 0.000
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/Seperate_Modules/RSI_modify/top_tb_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 24 us
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1

launch_runs impl_1 -jobs 2
[Thu Oct  6 15:38:06 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1/runme.log
[Thu Oct  6 15:38:06 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 2013.344 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 2013.344 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2028.758 ; gain = 26.711
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1

save_constraints -force
launch_runs impl_1 -jobs 2
[Thu Oct  6 16:24:30 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/synth_1/runme.log
[Thu Oct  6 16:24:30 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.297 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2206.477 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2206.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.477 ; gain = 2.180
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_constraints
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Divider_RSI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5bc134692be4728ae551c22f48b0ebc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_L [rom_l_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=12)\]
Compiling architecture rtl of entity xil_defaultlib.div_block [div_block_default]
Compiling architecture behavioral of entity xil_defaultlib.RSI_ROM [rsi_rom_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2241.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2241.762 ; gain = 0.000
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/Seperate_Modules/RSI_modify/top_tb_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 24 us
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/top_tb.vhd
run 24 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 19:55:20 2022...
