// Seed: 711705684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_3, id_1, id_1, id_2
  );
endmodule
