{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651213096125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651213096131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 23:18:15 2022 " "Processing started: Thu Apr 28 23:18:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651213096131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213096131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213096131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1651213096595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651213096595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651213106034 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651213106034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213106034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_reader.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_reader " "Found entity 1: upc_reader" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651213106035 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_testbench " "Found entity 2: upc_testbench" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651213106035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213106035 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Seg7.sv(19) " "Verilog HDL warning at Seg7.sv(19): extended using \"x\" or \"z\"" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651213106037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651213106037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213106037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651213106080 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SoC.sv(4) " "Output port \"LEDR\[7..0\]\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1651213106081 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc_reader upc_reader:r " "Elaborating entity \"upc_reader\" for hierarchy \"upc_reader:r\"" {  } { { "DE1_SoC.sv" "r" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651213106089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:display1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:display1\"" {  } { { "DE1_SoC.sv" "display1" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651213106091 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[6\] " "Net is fed by \"seg7:display1\|leds\[6\]\"" {  } { { "Seg7.sv" "leds\[6\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""}  } { { "DE1_SoC.sv" "HEX0\[6\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106144 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[5\] " "Net is fed by \"seg7:display1\|leds\[5\]\"" {  } { { "Seg7.sv" "leds\[5\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""}  } { { "DE1_SoC.sv" "HEX0\[5\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106144 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[4\] " "Net is fed by \"seg7:display1\|leds\[4\]\"" {  } { { "Seg7.sv" "leds\[4\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106144 ""}  } { { "DE1_SoC.sv" "HEX0\[4\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106144 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[3\] " "Net is fed by \"seg7:display1\|leds\[3\]\"" {  } { { "Seg7.sv" "leds\[3\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""}  } { { "DE1_SoC.sv" "HEX0\[3\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106145 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[2\] " "Net is fed by \"seg7:display1\|leds\[2\]\"" {  } { { "Seg7.sv" "leds\[2\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""}  } { { "DE1_SoC.sv" "HEX0\[2\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106145 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[1\] " "Net is fed by \"seg7:display1\|leds\[1\]\"" {  } { { "Seg7.sv" "leds\[1\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""}  } { { "DE1_SoC.sv" "HEX0\[1\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106145 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "seg7:display1\|leds\[0\] " "Net is fed by \"seg7:display1\|leds\[0\]\"" {  } { { "Seg7.sv" "leds\[0\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651213106145 ""}  } { { "DE1_SoC.sv" "HEX0\[0\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651213106145 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651213106145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213106171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651213106231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 23:18:26 2022 " "Processing ended: Thu Apr 28 23:18:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651213106231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651213106231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651213106231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651213106231 ""}
