# Signed_ALU_verilog
 Design and test an ALU performing signed and unsigned calculations
