

================================================================
== Vitis HLS Report for 'mergesort'
================================================================
* Date:           Wed Oct 16 19:38:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mergesort
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.402 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+-------+-----------------------------------------------+
        |                                             |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval   |                    Pipeline                   |
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max    |  min |  max  |                      Type                     |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+-------+-----------------------------------------------+
        |grp_mergesort_Pipeline_1_fu_80               |mergesort_Pipeline_1               |     1026|     1026|  10.260 us|  10.260 us|  1025|   1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_copy_out_fu_86        |mergesort_Pipeline_copy_out        |     1026|     1026|  10.260 us|  10.260 us|  1025|   1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_VITIS_LOOP_7_1_fu_94  |mergesort_Pipeline_VITIS_LOOP_7_1  |        2|    65537|  20.000 ns|   0.655 ms|     1|  65536|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_mergesort_Pipeline_copy_fu_107           |mergesort_Pipeline_copy            |     1026|     1026|  10.260 us|  10.260 us|  1025|   1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+-------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- window_growth     |        ?|        ?|          ?|          -|          -|    10|        no|
        | + merge_subarrays  |        ?|        ?|  4 ~ 65539|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      178|      492|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        0|      187|    -|
|Register             |        -|     -|       99|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|      277|      758|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_mergesort_Pipeline_1_fu_80               |mergesort_Pipeline_1               |        0|   0|   13|   64|    0|
    |grp_mergesort_Pipeline_VITIS_LOOP_7_1_fu_94  |mergesort_Pipeline_VITIS_LOOP_7_1  |        0|   0|  115|  278|    0|
    |grp_mergesort_Pipeline_copy_fu_107           |mergesort_Pipeline_copy            |        0|   0|   25|   75|    0|
    |grp_mergesort_Pipeline_copy_out_fu_86        |mergesort_Pipeline_copy_out        |        0|   0|   25|   75|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  178|  492|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_165_p2   |         +|   0|  0|  18|          11|          11|
    |s_fu_187_p2          |         +|   0|  0|  19|          12|          12|
    |icmp_ln27_fu_150_p2  |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln29_fu_202_p2  |      icmp|   0|  0|   9|           2|           1|
    |e_fu_208_p3          |    select|   0|  0|  12|           1|          12|
    |m_fu_178_p3          |    select|   0|  0|  12|           1|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          29|          49|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  43|          8|    1|          8|
    |input_r_address0  |  20|          4|   10|         40|
    |input_r_ce0       |  20|          4|    1|          4|
    |input_r_ce1       |   9|          2|    1|          2|
    |input_r_we0       |   9|          2|    1|          2|
    |s_2_reg_68        |   9|          2|   12|         24|
    |tmp_address0      |  20|          4|   10|         40|
    |tmp_ce0           |  20|          4|    1|          4|
    |tmp_d0            |  14|          3|   32|         96|
    |tmp_we0           |  14|          3|    1|          3|
    |window_fu_60      |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             | 187|         38|   81|        245|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   7|   0|    7|          0|
    |e_reg_263                                                 |  12|   0|   12|          0|
    |grp_mergesort_Pipeline_1_fu_80_ap_start_reg               |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_VITIS_LOOP_7_1_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_copy_fu_107_ap_start_reg           |   1|   0|    1|          0|
    |grp_mergesort_Pipeline_copy_out_fu_86_ap_start_reg        |   1|   0|    1|          0|
    |m_reg_253                                                 |  11|   0|   11|          0|
    |mul_cast_reg_240                                          |  10|   0|   12|          2|
    |s_2_reg_68                                                |  12|   0|   12|          0|
    |s_reg_258                                                 |  12|   0|   12|          0|
    |trunc_ln27_reg_248                                        |  10|   0|   10|          0|
    |window_2_reg_235                                          |  10|   0|   11|          1|
    |window_fu_60                                              |  11|   0|   11|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  99|   0|  102|          3|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     mergesort|  return value|
|input_r_address0   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1   |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0  |  out|   10|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

