$date
	Sat Oct 22 22:39:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#452505
b1000 !
1"
#452506
b1000 &
b1000 %
1$
#452507
0"
#452510
b100 &
b100 %
#452514
b10 &
b10 %
#452518
b1 &
1#
b1 %
#452522
b0 &
b0 %
0#
0$
#1455371
b10100 !
1"
#1455374
b10100 &
b10100 %
1$
#1455375
0"
#1455378
b1010 &
b1010 %
#1455382
b101 &
b101 %
#1455386
b10000 &
b10000 %
#1455390
b1000 &
b1000 %
#1455394
b100 &
b100 %
#1455398
b10 &
b10 %
#1455402
b1 &
b1 %
1#
#1455406
b0 &
0#
b0 %
0$
#2482867
b11101 !
1"
#2482870
b11101 &
b11101 %
1$
#2482871
0"
#2482874
b1011000 &
b1011000 %
#2482878
b101100 &
b101100 %
#2482882
b10110 &
b10110 %
#2482886
b1011 &
b1011 %
#2482890
b100010 &
b100010 %
#2482894
b10001 &
b10001 %
#2482898
b110100 &
b110100 %
#2482902
b11010 &
b11010 %
#2482906
b1101 &
b1101 %
#2482910
b101000 &
b101000 %
#2482914
b10100 &
b10100 %
#2482918
b1010 &
b1010 %
#2482922
b101 &
b101 %
#2482926
b10000 &
b10000 %
#2482930
b1000 &
b1000 %
#2482934
b100 &
b100 %
#2482938
b10 &
b10 %
#2482942
b1 &
1#
b1 %
#2482946
b0 &
b0 %
0#
0$
#4500012
