 Timing Path to mult/out_reg[63]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       100                    | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       100                    | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       100                    | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.4560 0.0740 0.0160             0.891864 2.76208  3.65394           1       100                    | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.4560 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_30/CO            FA_X1         Fall  2.5290 0.0730 0.0150             0.606076 2.57361  3.17968           1       100                    | 
|    mult/i_0/i_32/B             XNOR2_X1      Fall  2.5290 0.0000 0.0150                      2.36817                                                   | 
|    mult/i_0/i_32/ZN            XNOR2_X1      Fall  2.5710 0.0420 0.0100             0.226051 1.62303  1.84908           1       100                    | 
|    mult/i_0/p_0[31]                          Fall  2.5710 0.0000                                                                                       | 
|    mult/i_2_95/B2              AOI22_X1      Fall  2.5710 0.0000 0.0100                      1.52031                                                   | 
|    mult/i_2_95/ZN              AOI22_X1      Rise  2.6180 0.0470 0.0270             0.178827 1.6642   1.84303           1       100                    | 
|    mult/i_2_94/A2              NAND2_X1      Rise  2.6180 0.0000 0.0270                      1.6642                                                    | 
|    mult/i_2_94/ZN              NAND2_X1      Fall  2.6340 0.0160 0.0080             0.273248 1.14029  1.41354           1       100                    | 
|    mult/out_reg[63]/D          DFF_X1        Fall  2.6340 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[63]/CK         DFF_X1    Rise  0.1650 0.0030 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1650 3.1650 | 
| library setup check                       | -0.0240 3.1410 | 
| data required time                        |  3.1410        | 
|                                           |                | 
| data required time                        |  3.1410        | 
| data arrival time                         | -2.6340        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5080        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[61]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       100                    | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       100                    | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       100                    | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.4560 0.0740 0.0160             0.891864 2.76208  3.65394           1       100                    | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.4560 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_30/S             FA_X1         Rise  2.5690 0.1130 0.0120             0.341205 1.62303  1.96424           1       100                    | 
|    mult/i_0/p_0[30]                          Rise  2.5690 0.0000                                                                                       | 
|    mult/i_2_93/B2              AOI22_X1      Rise  2.5690 0.0000 0.0120                      1.62303                                                   | 
|    mult/i_2_93/ZN              AOI22_X1      Fall  2.5900 0.0210 0.0290             0.250439 1.6642   1.91464           1       100                    | 
|    mult/i_2_92/A2              NAND2_X1      Fall  2.5900 0.0000 0.0290                      1.50228                                                   | 
|    mult/i_2_92/ZN              NAND2_X1      Rise  2.6140 0.0240 0.0120             0.270314 1.14029  1.4106            1       100                    | 
|    mult/out_reg[61]/D          DFF_X1        Rise  2.6140 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[61]/CK         DFF_X1    Rise  0.1680 0.0060 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1680 3.1680 | 
| library setup check                       | -0.0290 3.1390 | 
| data required time                        |  3.1390        | 
|                                           |                | 
| data required time                        |  3.1390        | 
| data arrival time                         | -2.6140        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5260        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[60]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       100                    | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       100                    | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       100                    | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/S             FA_X1         Fall  2.4710 0.0890 0.0160             0.898718 1.58671  2.48543           1       100                    | 
|    mult/i_0/p_0[29]                          Fall  2.4710 0.0000                                                                                       | 
|    mult/i_2_91/C2              AOI222_X1     Fall  2.4710 0.0000 0.0160                      1.50088                                                   | 
|    mult/i_2_91/ZN              AOI222_X1     Rise  2.5690 0.0980 0.0500             0.380571 1.70023  2.0808            1       100                    | 
|    mult/i_2_90/A               INV_X1        Rise  2.5690 0.0000 0.0500                      1.70023                                                   | 
|    mult/i_2_90/ZN              INV_X1        Fall  2.5780 0.0090 0.0120             0.464584 1.14029  1.60487           1       100                    | 
|    mult/out_reg[60]/D          DFF_X1        Fall  2.5780 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[60]/CK         DFF_X1    Rise  0.1700 0.0080 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1700 3.1700 | 
| library setup check                       | -0.0260 3.1440 | 
| data required time                        |  3.1440        | 
|                                           |                | 
| data required time                        |  3.1440        | 
| data arrival time                         | -2.5780        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5670        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[59]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       100                    | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       100                    | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/S             FA_X1         Fall  2.3990 0.0890 0.0160             0.776288 1.58671  2.363             1       100                    | 
|    mult/i_0/p_0[28]                          Fall  2.3990 0.0000                                                                                       | 
|    mult/i_2_89/C2              AOI222_X1     Fall  2.3990 0.0000 0.0160                      1.50088                                                   | 
|    mult/i_2_89/ZN              AOI222_X1     Rise  2.4980 0.0990 0.0510             0.487046 1.70023  2.18728           1       100                    | 
|    mult/i_2_88/A               INV_X1        Rise  2.5020 0.0040 0.0510    0.0040            1.70023                                                   | 
|    mult/i_2_88/ZN              INV_X1        Fall  2.5110 0.0090 0.0110             0.325404 1.14029  1.46569           1       100                    | 
|    mult/out_reg[59]/D          DFF_X1        Fall  2.5110 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[59]/CK         DFF_X1    Rise  0.1760 0.0140 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1760 3.1760 | 
| library setup check                       | -0.0260 3.1500 | 
| data required time                        |  3.1500        | 
|                                           |                | 
| data required time                        |  3.1500        | 
| data arrival time                         | -2.5110        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6400        | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[2]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[2]/Q           DFF_X1    Fall  1.8170 0.1050 0.0150             1.33147  10       11.3315           1       100      F             | 
|    outB/out[2]                           Fall  1.8170 0.0000                                                                                       | 
|    result[2]                             Fall  1.8190 0.0020 0.0150    0.0020            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6810        | 
--------------------------------------------------------------


 Timing Path to result[63] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8180 0.1140 0.0240             0.231804 20       20.2318           2       100      F             | 
|    outB/out[63]                          Fall  1.8180 0.0000                                                                                       | 
|    result[63]                            Fall  1.8180 0.0000 0.0240                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[62] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8180 0.1140 0.0240             0.231804 20       20.2318           2       100      F             | 
|    outB/out[63]                          Fall  1.8180 0.0000                                                                                       | 
|    result[62]                            Fall  1.8180 0.0000 0.0240                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[33] 
  
 Path Start Point : outB/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[33]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[33]/Q          DFF_X1    Fall  1.8170 0.1050 0.0160             1.4823   10       11.4823           1       100      F             | 
|    outB/out[33]                          Fall  1.8170 0.0000                                                                                       | 
|    result[33]                            Fall  1.8180 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[32] 
  
 Path Start Point : outB/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[32]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[32]/Q          DFF_X1    Fall  1.8170 0.1050 0.0160             1.46934  10       11.4693           1       100      F             | 
|    outB/out[32]                          Fall  1.8170 0.0000                                                                                       | 
|    result[32]                            Fall  1.8180 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[0]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[0]/Q           DFF_X1    Fall  1.8170 0.1050 0.0150             1.3847   10       11.3847           1       100      F             | 
|    outB/out[0]                           Fall  1.8170 0.0000                                                                                       | 
|    result[0]                             Fall  1.8170 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6830        | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[8]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[8]/Q           DFF_X1    Fall  1.8150 0.1040 0.0150             0.955421 10       10.9554           1       100      F             | 
|    outB/out[8]                           Fall  1.8150 0.0000                                                                                       | 
|    result[8]                             Fall  1.8160 0.0010 0.0150    0.0010            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6840        | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[1]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[1]/Q           DFF_X1    Fall  1.8150 0.1040 0.0150             1.16508  10       11.1651           1       100      F             | 
|    outB/out[1]                           Fall  1.8150 0.0000                                                                                       | 
|    result[1]                             Fall  1.8160 0.0010 0.0150    0.0010            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6840        | 
--------------------------------------------------------------


 Timing Path to result[52] 
  
 Path Start Point : outB/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[52]/CK         DFF_X1    Rise  1.7060 0.0060 0.0270                      0.949653                                    F             | 
|    outB/out_reg[52]/Q          DFF_X1    Fall  1.8130 0.1070 0.0180             3.98995  10       13.99             1       100      F             | 
|    outB/out[52]                          Fall  1.8130 0.0000                                                                                       | 
|    result[52]                            Fall  1.8150 0.0020 0.0180                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[3]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    outB/out_reg[3]/Q           DFF_X1    Fall  1.8150 0.1050 0.0150             1.24743  10       11.2474           1       100      F             | 
|    outB/out[3]                           Fall  1.8150 0.0000                                                                                       | 
|    result[3]                             Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[59] 
  
 Path Start Point : outB/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[59]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[59]/Q          DFF_X1    Fall  1.8150 0.1040 0.0150             0.796342 10       10.7963           1       100      F             | 
|    outB/out[59]                          Fall  1.8150 0.0000                                                                                       | 
|    result[59]                            Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[58] 
  
 Path Start Point : outB/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[58] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[58]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[58]/Q          DFF_X1    Fall  1.8150 0.1040 0.0150             0.526333 10       10.5263           1       100      F             | 
|    outB/out[58]                          Fall  1.8150 0.0000                                                                                       | 
|    result[58]                            Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[16] 
  
 Path Start Point : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[16]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[16]/Q          DFF_X1    Fall  1.8150 0.1040 0.0150             0.724488 10       10.7245           1       100      F             | 
|    outB/out[16]                          Fall  1.8150 0.0000                                                                                       | 
|    result[16]                            Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[15]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[15]/Q          DFF_X1    Fall  1.8150 0.1040 0.0150             0.593917 10       10.5939           1       100      F             | 
|    outB/out[15]                          Fall  1.8150 0.0000                                                                                       | 
|    result[15]                            Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[5]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[5]/Q           DFF_X1    Fall  1.8150 0.1040 0.0150             0.497653 10       10.4977           1       100      F             | 
|    outB/out[5]                           Fall  1.8150 0.0000                                                                                       | 
|    result[5]                             Fall  1.8150 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6850        | 
--------------------------------------------------------------


 Timing Path to result[35] 
  
 Path Start Point : outB/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[35] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[35]/CK         DFF_X1    Rise  1.7070 0.0000 0.0310                      0.949653                                    F             | 
|    outB/out_reg[35]/Q          DFF_X1    Fall  1.8120 0.1050 0.0160             1.82561  10       11.8256           1       100      F             | 
|    outB/out[35]                          Fall  1.8120 0.0000                                                                                       | 
|    result[35]                            Fall  1.8140 0.0020 0.0160    0.0010            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[34] 
  
 Path Start Point : outB/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[34] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[34]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[34]/Q          DFF_X1    Fall  1.8130 0.1040 0.0160             1.55527  10       11.5553           1       100      F             | 
|    outB/out[34]                          Fall  1.8130 0.0000                                                                                       | 
|    result[34]                            Fall  1.8140 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[60] 
  
 Path Start Point : outB/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[60] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[60]/CK         DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    outB/out_reg[60]/Q          DFF_X1    Fall  1.8140 0.1040 0.0150             1.17607  10       11.1761           1       100      F             | 
|    outB/out[60]                          Fall  1.8140 0.0000                                                                                       | 
|    result[60]                            Fall  1.8140 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[4]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    outB/out_reg[4]/Q           DFF_X1    Fall  1.8140 0.1040 0.0150             0.979702 10       10.9797           1       100      F             | 
|    outB/out[4]                           Fall  1.8140 0.0000                                                                                       | 
|    result[4]                             Fall  1.8140 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[14]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[14]/Q          DFF_X1    Fall  1.8140 0.1030 0.0140             0.16388  10       10.1639           1       100      F             | 
|    outB/out[14]                          Fall  1.8140 0.0000                                                                                       | 
|    result[14]                            Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[13]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[13]/Q          DFF_X1    Fall  1.8140 0.1030 0.0140             0.238505 10       10.2385           1       100      F             | 
|    outB/out[13]                          Fall  1.8140 0.0000                                                                                       | 
|    result[13]                            Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[12]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[12]/Q          DFF_X1    Fall  1.8140 0.1030 0.0140             0.276992 10       10.277            1       100      F             | 
|    outB/out[12]                          Fall  1.8140 0.0000                                                                                       | 
|    result[12]                            Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[10]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[10]/Q          DFF_X1    Fall  1.8140 0.1030 0.0140             0.18497  10       10.185            1       100      F             | 
|    outB/out[10]                          Fall  1.8140 0.0000                                                                                       | 
|    result[10]                            Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[9]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[9]/Q           DFF_X1    Fall  1.8140 0.1030 0.0140             0.191511 10       10.1915           1       100      F             | 
|    outB/out[9]                           Fall  1.8140 0.0000                                                                                       | 
|    result[9]                             Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[7]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[7]/Q           DFF_X1    Fall  1.8140 0.1030 0.0140             0.194537 10       10.1945           1       100      F             | 
|    outB/out[7]                           Fall  1.8140 0.0000                                                                                       | 
|    result[7]                             Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[6]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    outB/out_reg[6]/Q           DFF_X1    Fall  1.8140 0.1030 0.0140             0.196439 10       10.1964           1       100      F             | 
|    outB/out[6]                           Fall  1.8140 0.0000                                                                                       | 
|    result[6]                             Fall  1.8140 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6860        | 
--------------------------------------------------------------


 Timing Path to result[37] 
  
 Path Start Point : outB/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[37] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[37]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[37]/Q          DFF_X1    Fall  1.8120 0.1040 0.0160             1.53921  10       11.5392           1       100      F             | 
|    outB/out[37]                          Fall  1.8120 0.0000                                                                                       | 
|    result[37]                            Fall  1.8130 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6870        | 
--------------------------------------------------------------


 Timing Path to result[30] 
  
 Path Start Point : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[30]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[30]/Q          DFF_X1    Fall  1.8120 0.1040 0.0150             1.22087  10       11.2209           1       100      F             | 
|    outB/out[30]                          Fall  1.8120 0.0000                                                                                       | 
|    result[30]                            Fall  1.8130 0.0010 0.0150    0.0010            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6870        | 
--------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[31]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[31]/Q          DFF_X1    Fall  1.8130 0.1040 0.0150             1.14723  10       11.1472           1       100      F             | 
|    outB/out[31]                          Fall  1.8130 0.0000                                                                                       | 
|    result[31]                            Fall  1.8130 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6870        | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[11]/CK         DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    outB/out_reg[11]/Q          DFF_X1    Fall  1.8130 0.1030 0.0140             0.174502 10       10.1745           1       100      F             | 
|    outB/out[11]                          Fall  1.8130 0.0000                                                                                       | 
|    result[11]                            Fall  1.8130 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6870        | 
--------------------------------------------------------------


 Timing Path to result[36] 
  
 Path Start Point : outB/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[36] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[36]/CK         DFF_X1    Rise  1.7070 0.0000 0.0310                      0.949653                                    F             | 
|    outB/out_reg[36]/Q          DFF_X1    Fall  1.8110 0.1040 0.0150             1.2682   10       11.2682           1       100      F             | 
|    outB/out[36]                          Fall  1.8110 0.0000                                                                                       | 
|    result[36]                            Fall  1.8120 0.0010 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[38] 
  
 Path Start Point : outB/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[38] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[38]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[38]/Q          DFF_X1    Fall  1.8120 0.1040 0.0150             0.957908 10       10.9579           1       100      F             | 
|    outB/out[38]                          Fall  1.8120 0.0000                                                                                       | 
|    result[38]                            Fall  1.8120 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[29] 
  
 Path Start Point : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[29]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[29]/Q          DFF_X1    Fall  1.8120 0.1040 0.0150             0.974002 10       10.974            1       100      F             | 
|    outB/out[29]                          Fall  1.8120 0.0000                                                                                       | 
|    result[29]                            Fall  1.8120 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[27] 
  
 Path Start Point : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[27]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[27]/Q          DFF_X1    Fall  1.8120 0.1040 0.0150             1.14052  10       11.1405           1       100      F             | 
|    outB/out[27]                          Fall  1.8120 0.0000                                                                                       | 
|    result[27]                            Fall  1.8120 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[22] 
  
 Path Start Point : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[22]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[22]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.291201 10       10.2912           1       100      F             | 
|    outB/out[22]                          Fall  1.8120 0.0000                                                                                       | 
|    result[22]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[21] 
  
 Path Start Point : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[21]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[21]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.301433 10       10.3014           1       100      F             | 
|    outB/out[21]                          Fall  1.8120 0.0000                                                                                       | 
|    result[21]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[20] 
  
 Path Start Point : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[20]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[20]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.354229 10       10.3542           1       100      F             | 
|    outB/out[20]                          Fall  1.8120 0.0000                                                                                       | 
|    result[20]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[19] 
  
 Path Start Point : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[19]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[19]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.158588 10       10.1586           1       100      F             | 
|    outB/out[19]                          Fall  1.8120 0.0000                                                                                       | 
|    result[19]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[18] 
  
 Path Start Point : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[18]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[18]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.130365 10       10.1304           1       100      F             | 
|    outB/out[18]                          Fall  1.8120 0.0000                                                                                       | 
|    result[18]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[17] 
  
 Path Start Point : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[17]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    outB/out_reg[17]/Q          DFF_X1    Fall  1.8120 0.1030 0.0140             0.303819 10       10.3038           1       100      F             | 
|    outB/out[17]                          Fall  1.8120 0.0000                                                                                       | 
|    result[17]                            Fall  1.8120 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6880        | 
--------------------------------------------------------------


 Timing Path to result[46] 
  
 Path Start Point : outB/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[46] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[46]/CK         DFF_X1    Rise  1.7020 0.0020 0.0250                      0.949653                                    F             | 
|    outB/out_reg[46]/Q          DFF_X1    Fall  1.8090 0.1070 0.0190             4.62424  10       14.6242           1       100      F             | 
|    outB/out[46]                          Fall  1.8090 0.0000                                                                                       | 
|    result[46]                            Fall  1.8110 0.0020 0.0190                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[49] 
  
 Path Start Point : outB/out_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[49] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[49]/CK         DFF_X1    Rise  1.7070 0.0070 0.0270                      0.949653                                    F             | 
|    outB/out_reg[49]/Q          DFF_X1    Fall  1.8100 0.1030 0.0150             1.06859  10       11.0686           1       100      F             | 
|    outB/out[49]                          Fall  1.8100 0.0000                                                                                       | 
|    result[49]                            Fall  1.8110 0.0010 0.0150    0.0010            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[28] 
  
 Path Start Point : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[28]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[28]/Q          DFF_X1    Fall  1.8110 0.1030 0.0150             0.512682 10       10.5127           1       100      F             | 
|    outB/out[28]                          Fall  1.8110 0.0000                                                                                       | 
|    result[28]                            Fall  1.8110 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[26] 
  
 Path Start Point : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[26]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[26]/Q          DFF_X1    Fall  1.8110 0.1030 0.0140             0.307669 10       10.3077           1       100      F             | 
|    outB/out[26]                          Fall  1.8110 0.0000                                                                                       | 
|    result[26]                            Fall  1.8110 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[25] 
  
 Path Start Point : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[25]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[25]/Q          DFF_X1    Fall  1.8110 0.1030 0.0140             0.170225 10       10.1702           1       100      F             | 
|    outB/out[25]                          Fall  1.8110 0.0000                                                                                       | 
|    result[25]                            Fall  1.8110 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[24] 
  
 Path Start Point : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[24]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[24]/Q          DFF_X1    Fall  1.8110 0.1030 0.0140             0.118697 10       10.1187           1       100      F             | 
|    outB/out[24]                          Fall  1.8110 0.0000                                                                                       | 
|    result[24]                            Fall  1.8110 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[23] 
  
 Path Start Point : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[23]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    outB/out_reg[23]/Q          DFF_X1    Fall  1.8110 0.1030 0.0140             0.289018 10       10.289            1       100      F             | 
|    outB/out[23]                          Fall  1.8110 0.0000                                                                                       | 
|    result[23]                            Fall  1.8110 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6890        | 
--------------------------------------------------------------


 Timing Path to result[50] 
  
 Path Start Point : outB/out_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[50] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[50]/CK         DFF_X1    Rise  1.7070 0.0070 0.0270                      0.949653                                    F             | 
|    outB/out_reg[50]/Q          DFF_X1    Fall  1.8090 0.1020 0.0150             0.626653 10       10.6267           1       100      F             | 
|    outB/out[50]                          Fall  1.8090 0.0000                                                                                       | 
|    result[50]                            Fall  1.8090 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6910        | 
--------------------------------------------------------------


 Timing Path to result[61] 
  
 Path Start Point : outB/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[61] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[61]/CK         DFF_X1    Rise  1.7050 0.0050 0.0270                      0.949653                                    F             | 
|    outB/out_reg[61]/Q          DFF_X1    Fall  1.8080 0.1030 0.0150             1.0364   10       11.0364           1       100      F             | 
|    outB/out[61]                          Fall  1.8080 0.0000                                                                                       | 
|    result[61]                            Fall  1.8080 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6920        | 
--------------------------------------------------------------


 Timing Path to result[57] 
  
 Path Start Point : outB/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[57] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[57]/CK         DFF_X1    Rise  1.7050 0.0050 0.0270                      0.949653                                    F             | 
|    outB/out_reg[57]/Q          DFF_X1    Fall  1.8080 0.1030 0.0150             1.02805  10       11.0281           1       100      F             | 
|    outB/out[57]                          Fall  1.8080 0.0000                                                                                       | 
|    result[57]                            Fall  1.8080 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6920        | 
--------------------------------------------------------------


 Timing Path to result[53] 
  
 Path Start Point : outB/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[53] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[53]/CK         DFF_X1    Rise  1.7050 0.0050 0.0270                      0.949653                                    F             | 
|    outB/out_reg[53]/Q          DFF_X1    Fall  1.8070 0.1020 0.0150             0.72744  10       10.7274           1       100      F             | 
|    outB/out[53]                          Fall  1.8070 0.0000                                                                                       | 
|    result[53]                            Fall  1.8070 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6930        | 
--------------------------------------------------------------


 Timing Path to result[48] 
  
 Path Start Point : outB/out_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[48] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[48]/CK         DFF_X1    Rise  1.7060 0.0060 0.0240                      0.949653                                    F             | 
|    outB/out_reg[48]/Q          DFF_X1    Fall  1.8070 0.1010 0.0150             0.419254 10       10.4193           1       100      F             | 
|    outB/out[48]                          Fall  1.8070 0.0000                                                                                       | 
|    result[48]                            Fall  1.8070 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6930        | 
--------------------------------------------------------------


 Timing Path to result[47] 
  
 Path Start Point : outB/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[47] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[47]/CK         DFF_X1    Rise  1.7060 0.0060 0.0240                      0.949653                                    F             | 
|    outB/out_reg[47]/Q          DFF_X1    Fall  1.8070 0.1010 0.0150             0.554065 10       10.5541           1       100      F             | 
|    outB/out[47]                          Fall  1.8070 0.0000                                                                                       | 
|    result[47]                            Fall  1.8070 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6930        | 
--------------------------------------------------------------


 Timing Path to result[56] 
  
 Path Start Point : outB/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[56] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[56]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[56]/Q          DFF_X1    Fall  1.8060 0.1020 0.0140             0.314626 10       10.3146           1       100      F             | 
|    outB/out[56]                          Fall  1.8060 0.0000                                                                                       | 
|    result[56]                            Fall  1.8060 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[55] 
  
 Path Start Point : outB/out_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[55] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[55]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[55]/Q          DFF_X1    Fall  1.8060 0.1020 0.0150             0.479651 10       10.4797           1       100      F             | 
|    outB/out[55]                          Fall  1.8060 0.0000                                                                                       | 
|    result[55]                            Fall  1.8060 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[54] 
  
 Path Start Point : outB/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[54] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[54]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[54]/Q          DFF_X1    Fall  1.8060 0.1020 0.0140             0.35043  10       10.3504           1       100      F             | 
|    outB/out[54]                          Fall  1.8060 0.0000                                                                                       | 
|    result[54]                            Fall  1.8060 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[45] 
  
 Path Start Point : outB/out_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[45] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[45]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[45]/Q          DFF_X1    Fall  1.8060 0.1020 0.0150             0.720944 10       10.7209           1       100      F             | 
|    outB/out[45]                          Fall  1.8060 0.0000                                                                                       | 
|    result[45]                            Fall  1.8060 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[44] 
  
 Path Start Point : outB/out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[44] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[44]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[44]/Q          DFF_X1    Fall  1.8060 0.1020 0.0150             0.750283 10       10.7503           1       100      F             | 
|    outB/out[44]                          Fall  1.8060 0.0000                                                                                       | 
|    result[44]                            Fall  1.8060 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[40] 
  
 Path Start Point : outB/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[40] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[40]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[40]/Q          DFF_X1    Fall  1.8060 0.1020 0.0150             0.775384 10       10.7754           1       100      F             | 
|    outB/out[40]                          Fall  1.8060 0.0000                                                                                       | 
|    result[40]                            Fall  1.8060 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[42] 
  
 Path Start Point : outB/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[42] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[42]/CK         DFF_X1    Rise  1.7050 0.0050 0.0250                      0.949653                                    F             | 
|    outB/out_reg[42]/Q          DFF_X1    Fall  1.8060 0.1010 0.0150             0.432861 10       10.4329           1       100      F             | 
|    outB/out[42]                          Fall  1.8060 0.0000                                                                                       | 
|    result[42]                            Fall  1.8060 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to result[43] 
  
 Path Start Point : outB/out_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[43] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[43]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[43]/Q          DFF_X1    Fall  1.8050 0.1010 0.0150             0.380998 10       10.381            1       100      F             | 
|    outB/out[43]                          Fall  1.8050 0.0000                                                                                       | 
|    result[43]                            Fall  1.8050 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6950        | 
--------------------------------------------------------------


 Timing Path to result[41] 
  
 Path Start Point : outB/out_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[41] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[41]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[41]/Q          DFF_X1    Fall  1.8050 0.1010 0.0140             0.303413 10       10.3034           1       100      F             | 
|    outB/out[41]                          Fall  1.8050 0.0000                                                                                       | 
|    result[41]                            Fall  1.8050 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6950        | 
--------------------------------------------------------------


 Timing Path to result[39] 
  
 Path Start Point : outB/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[39] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_9/A      INV_X4    Fall  1.6690 0.0100 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_9/ZN     INV_X4    Rise  1.7000 0.0310 0.0250             10.7124  24.691   35.4034           26      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[39]/CK         DFF_X1    Rise  1.7040 0.0040 0.0250                      0.949653                                    F             | 
|    outB/out_reg[39]/Q          DFF_X1    Fall  1.8050 0.1010 0.0140             0.222189 10       10.2222           1       100      F             | 
|    outB/out[39]                          Fall  1.8050 0.0000                                                                                       | 
|    result[39]                            Fall  1.8050 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6950        | 
--------------------------------------------------------------


 Timing Path to result[51] 
  
 Path Start Point : outB/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[51] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[51]/CK         DFF_X1    Rise  1.7020 0.0020 0.0270                      0.949653                                    F             | 
|    outB/out_reg[51]/Q          DFF_X1    Fall  1.8040 0.1020 0.0150             0.438842 10       10.4388           1       100      F             | 
|    outB/out[51]                          Fall  1.8040 0.0000                                                                                       | 
|    result[51]                            Fall  1.8040 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6960        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[58]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       100                    | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/S             FA_X1         Fall  2.3250 0.0880 0.0150             0.288734 1.58671  1.87545           1       100                    | 
|    mult/i_0/p_0[27]                          Fall  2.3250 0.0000                                                                                       | 
|    mult/i_2_87/C2              AOI222_X1     Fall  2.3250 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_87/ZN              AOI222_X1     Rise  2.4230 0.0980 0.0500             0.462891 1.70023  2.16312           1       100                    | 
|    mult/i_2_86/A               INV_X1        Rise  2.4230 0.0000 0.0500                      1.70023                                                   | 
|    mult/i_2_86/ZN              INV_X1        Fall  2.4310 0.0080 0.0110             0.163236 1.14029  1.30353           1       100                    | 
|    mult/out_reg[58]/D          DFF_X1        Fall  2.4310 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[58]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[58]/CK         DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0260 3.1510 | 
| data required time                        |  3.1510        | 
|                                           |                | 
| data required time                        |  3.1510        | 
| data arrival time                         | -2.4310        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.7210        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[57]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       100                    | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/S             FA_X1         Fall  2.2510 0.0880 0.0150             0.336725 1.58671  1.92344           1       100                    | 
|    mult/i_0/p_0[26]                          Fall  2.2510 0.0000                                                                                       | 
|    mult/i_2_85/C2              AOI222_X1     Fall  2.2510 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_85/ZN              AOI222_X1     Rise  2.3490 0.0980 0.0500             0.403074 1.70023  2.1033            1       100                    | 
|    mult/i_2_84/A               INV_X1        Rise  2.3490 0.0000 0.0500                      1.70023                                                   | 
|    mult/i_2_84/ZN              INV_X1        Fall  2.3570 0.0080 0.0110             0.142097 1.14029  1.28239           1       100                    | 
|    mult/out_reg[57]/D          DFF_X1        Fall  2.3570 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[57]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[57]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0260 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -2.3570        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.7900        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[56]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       100                    | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/S             FA_X1         Fall  2.1770 0.0880 0.0150             0.271082 1.58671  1.8578            1       100                    | 
|    mult/i_0/p_0[25]                          Fall  2.1770 0.0000                                                                                       | 
|    mult/i_2_83/C2              AOI222_X1     Fall  2.1770 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_83/ZN              AOI222_X1     Rise  2.2760 0.0990 0.0510             0.562698 1.70023  2.26293           1       100                    | 
|    mult/i_2_82/A               INV_X1        Rise  2.2760 0.0000 0.0510                      1.70023                                                   | 
|    mult/i_2_82/ZN              INV_X1        Fall  2.2860 0.0100 0.0120             0.658689 1.14029  1.79898           1       100                    | 
|    mult/out_reg[56]/D          DFF_X1        Fall  2.2860 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[56]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[56]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -2.2860        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.8630        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[55]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       100                    | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/S             FA_X1         Fall  2.1040 0.0890 0.0150             0.611    1.58671  2.19772           1       100                    | 
|    mult/i_0/p_0[24]                          Fall  2.1040 0.0000                                                                                       | 
|    mult/i_2_81/C2              AOI222_X1     Fall  2.1040 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_81/ZN              AOI222_X1     Rise  2.2020 0.0980 0.0510             0.491429 1.70023  2.19166           1       100                    | 
|    mult/i_2_80/A               INV_X1        Rise  2.2020 0.0000 0.0510                      1.70023                                                   | 
|    mult/i_2_80/ZN              INV_X1        Fall  2.2110 0.0090 0.0110             0.298674 1.14029  1.43896           1       100                    | 
|    mult/out_reg[55]/D          DFF_X1        Fall  2.2110 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[55]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[55]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -2.2110        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.9380        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[54]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       100                    | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/S             FA_X1         Fall  2.0270 0.0880 0.0150             0.601096 1.58671  2.18781           1       100                    | 
|    mult/i_0/p_0[23]                          Fall  2.0270 0.0000                                                                                       | 
|    mult/i_2_79/C2              AOI222_X1     Fall  2.0270 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_79/ZN              AOI222_X1     Rise  2.1280 0.1010 0.0530             0.785926 1.70023  2.48616           1       100                    | 
|    mult/i_2_78/A               INV_X1        Rise  2.1280 0.0000 0.0530                      1.70023                                                   | 
|    mult/i_2_78/ZN              INV_X1        Fall  2.1370 0.0090 0.0120             0.356467 1.14029  1.49676           1       100                    | 
|    mult/out_reg[54]/D          DFF_X1        Fall  2.1370 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[54]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[54]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -2.1370        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.0120        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[53]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       100                    | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/S             FA_X1         Fall  1.9550 0.0890 0.0160             0.824921 1.58671  2.41164           1       100                    | 
|    mult/i_0/p_0[22]                          Fall  1.9550 0.0000                                                                                       | 
|    mult/i_2_77/C2              AOI222_X1     Fall  1.9550 0.0000 0.0160                      1.50088                                                   | 
|    mult/i_2_77/ZN              AOI222_X1     Rise  2.0520 0.0970 0.0490             0.294409 1.70023  1.99464           1       100                    | 
|    mult/i_2_76/A               INV_X1        Rise  2.0520 0.0000 0.0490                      1.70023                                                   | 
|    mult/i_2_76/ZN              INV_X1        Fall  2.0600 0.0080 0.0110             0.196186 1.14029  1.33648           1       100                    | 
|    mult/out_reg[53]/D          DFF_X1        Fall  2.0600 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[53]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[53]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -2.0600        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.0890        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[52]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       100                    | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/S             FA_X1         Fall  1.8820 0.0880 0.0150             0.432317 1.58671  2.01903           1       100                    | 
|    mult/i_0/p_0[21]                          Fall  1.8820 0.0000                                                                                       | 
|    mult/i_2_75/C2              AOI222_X1     Fall  1.8820 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_75/ZN              AOI222_X1     Rise  1.9780 0.0960 0.0490             0.222975 1.70023  1.92321           1       100                    | 
|    mult/i_2_74/A               INV_X1        Rise  1.9780 0.0000 0.0490                      1.70023                                                   | 
|    mult/i_2_74/ZN              INV_X1        Fall  1.9870 0.0090 0.0110             0.344798 1.14029  1.48509           1       100                    | 
|    mult/out_reg[52]/D          DFF_X1        Fall  1.9870 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[52]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[52]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.9870        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[51]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       100      F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       100                    | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       100                    | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       100                    | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       100                    | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       100                    | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       100                    | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       100                    | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       100                    | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       100                    | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       100                    | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       100                    | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       100                    | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       100                    | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       100                    | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       100                    | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       100                    | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       100                    | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       100                    | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       100                    | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       100                    | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/S             FA_X1         Fall  1.8090 0.0880 0.0150             0.295478 1.58671  1.88219           1       100                    | 
|    mult/i_0/p_0[20]                          Fall  1.8090 0.0000                                                                                       | 
|    mult/i_2_73/C2              AOI222_X1     Fall  1.8090 0.0000 0.0150                      1.50088                                                   | 
|    mult/i_2_73/ZN              AOI222_X1     Rise  1.9080 0.0990 0.0510             0.55625  1.70023  2.25648           1       100                    | 
|    mult/i_2_72/A               INV_X1        Rise  1.9080 0.0000 0.0510                      1.70023                                                   | 
|    mult/i_2_72/ZN              INV_X1        Fall  1.9170 0.0090 0.0110             0.31416  1.14029  1.45445           1       100                    | 
|    mult/out_reg[51]/D          DFF_X1        Fall  1.9170 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[51]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[51]/CK         DFF_X1    Rise  0.1740 0.0120 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1740 3.1740 | 
| library setup check                       | -0.0260 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.9170        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  1.2320        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[31]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[31]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1    Fall  1.8000 0.0910 0.0070             0.740432 1.63668  2.37711           1       100      F             | 
|    regB/out[31]                          Fall  1.8000 0.0000                                                                                       | 
|    mult/in2[31]                          Fall  1.8000 0.0000                                                                                       | 
|    mult/i_2_32/A1              AOI222_X1 Fall  1.8000 0.0000 0.0070                      1.40277                                                   | 
|    mult/i_2_32/ZN              AOI222_X1 Rise  1.8530 0.0530 0.0490             0.300443 1.59903  1.89947           1       100                    | 
|    mult/i_2_31/A1              NAND2_X1  Rise  1.8530 0.0000 0.0490                      1.59903                                                   | 
|    mult/i_2_31/ZN              NAND2_X1  Fall  1.8710 0.0180 0.0140             0.349456 1.14029  1.48975           1       100                    | 
|    mult/out_reg[31]/D          DFF_X1    Fall  1.8710 0.0000 0.0140                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[31]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1630 3.1630 | 
| library setup check                       | -0.0270 3.1360 | 
| data required time                        |  3.1360        | 
|                                           |                | 
| data required time                        |  3.1360        | 
| data arrival time                         | -1.8710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2650        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[16]/D 
  
 Path Start Point : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[16]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[16]/Q          DFF_X1    Fall  1.8010 0.0900 0.0060             0.670328 0.944775 1.6151            1       100      F             | 
|    regB/out[16]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[16]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_16/B               MUX2_X1   Fall  1.8020 0.0010 0.0060    0.0010            0.899702                                                  | 
|    mult/i_2_16/Z               MUX2_X1   Fall  1.8610 0.0590 0.0110             1.14356  1.14029  2.28385           1       100                    | 
|    mult/out_reg[16]/D          DFF_X1    Fall  1.8630 0.0020 0.0110    0.0020            1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[16]/CK         DFF_X1    Rise  0.1710 0.0090 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1710 3.1710 | 
| library setup check                       | -0.0260 3.1450 | 
| data required time                        |  3.1450        | 
|                                           |                | 
| data required time                        |  3.1450        | 
| data arrival time                         | -1.8630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2820        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[0]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1    Fall  1.8020 0.0910 0.0070             1.06138  0.944775 2.00615           1       100      F             | 
|    regB/out[0]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/in2[0]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/i_2_0/B                MUX2_X1   Fall  1.8020 0.0000 0.0070                      0.899702                                                  | 
|    mult/i_2_0/Z                MUX2_X1   Fall  1.8590 0.0570 0.0100             0.445954 1.14029  1.58624           1       100                    | 
|    mult/out_reg[0]/D           DFF_X1    Fall  1.8590 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[0]/CK          DFF_X1    Rise  0.1710 0.0090 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1710 3.1710 | 
| library setup check                       | -0.0250 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -1.8590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2870        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[1]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    regB/out_reg[1]/Q           DFF_X1    Fall  1.8020 0.0900 0.0060             0.532972 0.944775 1.47775           1       100      F             | 
|    regB/out[1]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/in2[1]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/i_2_1/B                MUX2_X1   Fall  1.8020 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_1/Z                MUX2_X1   Fall  1.8580 0.0560 0.0100             0.417186 1.14029  1.55748           1       100                    | 
|    mult/out_reg[1]/D           DFF_X1    Fall  1.8580 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[1]/CK          DFF_X1    Rise  0.1710 0.0090 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1710 3.1710 | 
| library setup check                       | -0.0250 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -1.8580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2880        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[2]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    regB/out_reg[2]/Q           DFF_X1    Fall  1.8000 0.0900 0.0060             0.321072 0.944775 1.26585           1       100      F             | 
|    regB/out[2]                           Fall  1.8000 0.0000                                                                                       | 
|    mult/in2[2]                           Fall  1.8000 0.0000                                                                                       | 
|    mult/i_2_2/B                MUX2_X1   Fall  1.8000 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_2/Z                MUX2_X1   Fall  1.8570 0.0570 0.0100             0.482995 1.14029  1.62328           1       100                    | 
|    mult/out_reg[2]/D           DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[2]/CK          DFF_X1    Rise  0.1700 0.0080 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1700 3.1700 | 
| library setup check                       | -0.0250 3.1450 | 
| data required time                        |  3.1450        | 
|                                           |                | 
| data required time                        |  3.1450        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2880        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[30]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    regB/out_reg[30]/Q          DFF_X1    Fall  1.7990 0.0900 0.0070             0.973957 0.944775 1.91873           1       100      F             | 
|    regB/out[30]                          Fall  1.7990 0.0000                                                                                       | 
|    mult/in2[30]                          Fall  1.7990 0.0000                                                                                       | 
|    mult/i_2_30/B               MUX2_X1   Fall  1.8000 0.0010 0.0070    0.0010            0.899702                                                  | 
|    mult/i_2_30/Z               MUX2_X1   Fall  1.8570 0.0570 0.0100             0.437352 1.14029  1.57764           1       100                    | 
|    mult/out_reg[30]/D          DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[30]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2900        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[15]/D 
  
 Path Start Point : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[15]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
|    regB/out_reg[15]/Q          DFF_X1    Fall  1.7980 0.0890 0.0060             0.309147 0.944775 1.25392           1       100      F             | 
|    regB/out[15]                          Fall  1.7980 0.0000                                                                                       | 
|    mult/in2[15]                          Fall  1.7980 0.0000                                                                                       | 
|    mult/i_2_15/B               MUX2_X1   Fall  1.7980 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_15/Z               MUX2_X1   Fall  1.8550 0.0570 0.0100             0.646366 1.14029  1.78666           1       100                    | 
|    mult/out_reg[15]/D          DFF_X1    Fall  1.8550 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[15]/CK         DFF_X1    Rise  0.1710 0.0090 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1710 3.1710 | 
| library setup check                       | -0.0250 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -1.8550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2910        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[13]/D 
  
 Path Start Point : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[13]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[13]/Q          DFF_X1    Fall  1.8020 0.0910 0.0070             0.998384 0.944775 1.94316           1       100      F             | 
|    regB/out[13]                          Fall  1.8020 0.0000                                                                                       | 
|    mult/in2[13]                          Fall  1.8020 0.0000                                                                                       | 
|    mult/i_2_13/B               MUX2_X1   Fall  1.8040 0.0020 0.0070    0.0020            0.899702                                                  | 
|    mult/i_2_13/Z               MUX2_X1   Fall  1.8610 0.0570 0.0100             0.51372  1.14029  1.65401           1       100                    | 
|    mult/out_reg[13]/D          DFF_X1    Fall  1.8610 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[13]/CK         DFF_X1    Rise  0.1790 0.0170 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0250 3.1540 | 
| data required time                        |  3.1540        | 
|                                           |                | 
| data required time                        |  3.1540        | 
| data arrival time                         | -1.8610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2930        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[7]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[7]/Q           DFF_X1    Fall  1.8020 0.0910 0.0070             1.13102  0.944775 2.0758            1       100      F             | 
|    regB/out[7]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/in2[7]                           Fall  1.8020 0.0000                                                                                       | 
|    mult/i_2_7/B                MUX2_X1   Fall  1.8020 0.0000 0.0070                      0.899702                                                  | 
|    mult/i_2_7/Z                MUX2_X1   Fall  1.8590 0.0570 0.0100             0.563717 1.14029  1.70401           1       100                    | 
|    mult/out_reg[7]/D           DFF_X1    Fall  1.8590 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[7]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2930        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[27]/D 
  
 Path Start Point : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[27]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    regB/out_reg[27]/Q          DFF_X1    Fall  1.7970 0.0890 0.0060             0.239529 0.944775 1.1843            1       100      F             | 
|    regB/out[27]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/in2[27]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/i_2_27/B               MUX2_X1   Fall  1.7970 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_27/Z               MUX2_X1   Fall  1.8540 0.0570 0.0100             0.583475 1.14029  1.72377           1       100                    | 
|    mult/out_reg[27]/D          DFF_X1    Fall  1.8540 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[27]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2930        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[26]/D 
  
 Path Start Point : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    regB/out_reg[26]/Q          DFF_X1    Fall  1.7970 0.0890 0.0060             0.35941  0.944775 1.30419           1       100      F             | 
|    regB/out[26]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/in2[26]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/i_2_26/B               MUX2_X1   Fall  1.7970 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_26/Z               MUX2_X1   Fall  1.8540 0.0570 0.0100             0.440366 1.14029  1.58066           1       100                    | 
|    mult/out_reg[26]/D          DFF_X1    Fall  1.8540 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[26]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2930        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[25]/D 
  
 Path Start Point : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[25]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    regB/out_reg[25]/Q          DFF_X1    Fall  1.7970 0.0890 0.0060             0.16598  0.944775 1.11075           1       100      F             | 
|    regB/out[25]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/in2[25]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/i_2_25/B               MUX2_X1   Fall  1.7970 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_25/Z               MUX2_X1   Fall  1.8540 0.0570 0.0100             0.520822 1.14029  1.66111           1       100                    | 
|    mult/out_reg[25]/D          DFF_X1    Fall  1.8540 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[25]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8540        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2930        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[6]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[6]/Q           DFF_X1    Fall  1.8000 0.0890 0.0060             0.216128 0.944775 1.1609            1       100      F             | 
|    regB/out[6]                           Fall  1.8000 0.0000                                                                                       | 
|    mult/in2[6]                           Fall  1.8000 0.0000                                                                                       | 
|    mult/i_2_6/B                MUX2_X1   Fall  1.8000 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_6/Z                MUX2_X1   Fall  1.8580 0.0580 0.0100             0.792834 1.14029  1.93312           1       100                    | 
|    mult/out_reg[6]/D           DFF_X1    Fall  1.8580 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[6]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2940        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[29]/D 
  
 Path Start Point : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[29]/CK         DFF_X1    Rise  1.7070 0.0000 0.0310                      0.949653                                    F             | 
|    regB/out_reg[29]/Q          DFF_X1    Fall  1.7960 0.0890 0.0060             0.441285 0.944775 1.38606           1       100      F             | 
|    regB/out[29]                          Fall  1.7960 0.0000                                                                                       | 
|    mult/in2[29]                          Fall  1.7960 0.0000                                                                                       | 
|    mult/i_2_29/B               MUX2_X1   Fall  1.7960 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_29/Z               MUX2_X1   Fall  1.8530 0.0570 0.0100             0.636234 1.14029  1.77652           1       100                    | 
|    mult/out_reg[29]/D          DFF_X1    Fall  1.8530 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[29]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2940        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[28]/D 
  
 Path Start Point : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[28]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
|    regB/out_reg[28]/Q          DFF_X1    Fall  1.7970 0.0890 0.0060             0.291165 0.944775 1.23594           1       100      F             | 
|    regB/out[28]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/in2[28]                          Fall  1.7970 0.0000                                                                                       | 
|    mult/i_2_28/B               MUX2_X1   Fall  1.7970 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_28/Z               MUX2_X1   Fall  1.8530 0.0560 0.0100             0.393745 1.14029  1.53403           1       100                    | 
|    mult/out_reg[28]/D          DFF_X1    Fall  1.8530 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[28]/CK         DFF_X1    Rise  0.1720 0.0100 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1720 3.1720 | 
| library setup check                       | -0.0250 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.8530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2940        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[14]/D 
  
 Path Start Point : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[14]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    regB/out_reg[14]/Q          DFF_X1    Fall  1.8020 0.0900 0.0060             0.534787 0.944775 1.47956           1       100      F             | 
|    regB/out[14]                          Fall  1.8020 0.0000                                                                                       | 
|    mult/in2[14]                          Fall  1.8020 0.0000                                                                                       | 
|    mult/i_2_14/B               MUX2_X1   Fall  1.8020 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_14/Z               MUX2_X1   Fall  1.8590 0.0570 0.0100             0.492602 1.14029  1.63289           1       100                    | 
|    mult/out_reg[14]/D          DFF_X1    Fall  1.8590 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[14]/CK         DFF_X1    Rise  0.1790 0.0170 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0250 3.1540 | 
| data required time                        |  3.1540        | 
|                                           |                | 
| data required time                        |  3.1540        | 
| data arrival time                         | -1.8590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[11]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[11]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[11]/Q          DFF_X1    Fall  1.8010 0.0900 0.0060             0.556183 0.944775 1.50096           1       100      F             | 
|    regB/out[11]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[11]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_11/B               MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_11/Z               MUX2_X1   Fall  1.8580 0.0570 0.0100             0.436572 1.14029  1.57686           1       100                    | 
|    mult/out_reg[11]/D          DFF_X1    Fall  1.8580 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[11]/CK         DFF_X1    Rise  0.1780 0.0160 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1780 3.1780 | 
| library setup check                       | -0.0250 3.1530 | 
| data required time                        |  3.1530        | 
|                                           |                | 
| data required time                        |  3.1530        | 
| data arrival time                         | -1.8580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[10]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[10]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1    Fall  1.8010 0.0900 0.0060             0.488212 0.944775 1.43299           1       100      F             | 
|    regB/out[10]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[10]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_10/B               MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_10/Z               MUX2_X1   Fall  1.8580 0.0570 0.0100             0.538954 1.14029  1.67924           1       100                    | 
|    mult/out_reg[10]/D          DFF_X1    Fall  1.8580 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[10]/CK         DFF_X1    Rise  0.1780 0.0160 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1780 3.1780 | 
| library setup check                       | -0.0250 3.1530 | 
| data required time                        |  3.1530        | 
|                                           |                | 
| data required time                        |  3.1530        | 
| data arrival time                         | -1.8580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[8]/D 
  
 Path Start Point : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[8]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[8]/Q           DFF_X1    Fall  1.8010 0.0900 0.0060             0.552372 0.944775 1.49715           1       100      F             | 
|    regB/out[8]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[8]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_8/B                MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_8/Z                MUX2_X1   Fall  1.8570 0.0560 0.0100             0.414955 1.14029  1.55525           1       100                    | 
|    mult/out_reg[8]/D           DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[8]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[5]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[5]/Q           DFF_X1    Fall  1.8010 0.0900 0.0060             0.317845 0.944775 1.26262           1       100      F             | 
|    regB/out[5]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[5]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_5/B                MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_5/Z                MUX2_X1   Fall  1.8570 0.0560 0.0100             0.306628 1.14029  1.44692           1       100                    | 
|    mult/out_reg[5]/D           DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[5]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[4]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[4]/Q           DFF_X1    Fall  1.8010 0.0900 0.0060             0.537382 0.944775 1.48216           1       100      F             | 
|    regB/out[4]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[4]                           Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_4/B                MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_4/Z                MUX2_X1   Fall  1.8570 0.0560 0.0100             0.283715 1.14029  1.42401           1       100                    | 
|    mult/out_reg[4]/D           DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[4]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2950        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[3]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    regB/out_reg[3]/Q           DFF_X1    Fall  1.7990 0.0890 0.0060             0.224965 0.944775 1.16974           1       100      F             | 
|    regB/out[3]                           Fall  1.7990 0.0000                                                                                       | 
|    mult/in2[3]                           Fall  1.7990 0.0000                                                                                       | 
|    mult/i_2_3/B                MUX2_X1   Fall  1.7990 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_3/Z                MUX2_X1   Fall  1.8560 0.0570 0.0100             0.428521 1.14029  1.56881           1       100                    | 
|    mult/out_reg[3]/D           DFF_X1    Fall  1.8560 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[3]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2960        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[12]/D 
  
 Path Start Point : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[12]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330                      0.949653                                    F             | 
|    regB/out_reg[12]/Q          DFF_X1    Fall  1.8010 0.0900 0.0060             0.571876 0.944775 1.51665           1       100      F             | 
|    regB/out[12]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/in2[12]                          Fall  1.8010 0.0000                                                                                       | 
|    mult/i_2_12/B               MUX2_X1   Fall  1.8010 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_12/Z               MUX2_X1   Fall  1.8570 0.0560 0.0100             0.420263 1.14029  1.56055           1       100                    | 
|    mult/out_reg[12]/D          DFF_X1    Fall  1.8570 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[12]/CK         DFF_X1    Rise  0.1790 0.0170 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0250 3.1540 | 
| data required time                        |  3.1540        | 
|                                           |                | 
| data required time                        |  3.1540        | 
| data arrival time                         | -1.8570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2970        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[9]/D 
  
 Path Start Point : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[9]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330                      0.949653                                    F             | 
|    regB/out_reg[9]/Q           DFF_X1    Fall  1.7990 0.0890 0.0060             0.129854 0.944775 1.07463           1       100      F             | 
|    regB/out[9]                           Fall  1.7990 0.0000                                                                                       | 
|    mult/in2[9]                           Fall  1.7990 0.0000                                                                                       | 
|    mult/i_2_9/B                MUX2_X1   Fall  1.7990 0.0000 0.0060                      0.899702                                                  | 
|    mult/i_2_9/Z                MUX2_X1   Fall  1.8550 0.0560 0.0100             0.208335 1.14029  1.34863           1       100                    | 
|    mult/out_reg[9]/D           DFF_X1    Fall  1.8550 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
|    mult/out_reg[9]/CK          DFF_X1    Rise  0.1770 0.0150 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1770 3.1770 | 
| library setup check                       | -0.0250 3.1520 | 
| data required time                        |  3.1520        | 
|                                           |                | 
| data required time                        |  3.1520        | 
| data arrival time                         | -1.8550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2970        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 1781M, PVMEM - 2263M)
