/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az191-137
+ date
Thu Apr  8 01:41:54 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1617846114
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Apr 08 2021 (01:34:08)
Run date:          Apr 08 2021 (01:41:55+0000)
Run host:          fv-az191-137.p2rbjwml1z1udoti1bqpmuizic.bx.internal.cloudapp.net (pid=107223)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az191-137
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121240KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=76113003-af9d-9a41-9dd8-b4b6892f75d9, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1043-azure, OSVersion="#45-Ubuntu SMP Fri Mar 19 17:33:38 UTC 2021", HostName=fv-az191-137, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121240KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160974 sec
      iterations=10000000... time=0.0164059 sec
      iterations=100000000... time=0.164207 sec
      iterations=700000000... time=1.15747 sec
      iterations=700000000... time=1.15933 sec
      result: -754.258 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00372622 sec
      iterations=10000000... time=0.0369217 sec
      iterations=100000000... time=0.38043 sec
      iterations=300000000... time=1.13041 sec
      result: 8.4925 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00241781 sec
      iterations=10000000... time=0.0257733 sec
      iterations=100000000... time=0.254645 sec
      iterations=400000000... time=0.999514 sec
      iterations=800000000... time=1.98987 sec
      result: 6.4326 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161414 sec
      iterations=10000... time=0.00160434 sec
      iterations=100000... time=0.0161623 sec
      iterations=1000000... time=0.163305 sec
      iterations=7000000... time=1.17125 sec
      result: 1.67321 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000729363 sec
      iterations=10000... time=0.00713702 sec
      iterations=100000... time=0.0711124 sec
      iterations=1000000... time=0.710222 sec
      iterations=2000000... time=1.42034 sec
      result: 7.1017 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=3.7004e-05 sec
      iterations=1000... time=0.000368732 sec
      iterations=10000... time=0.00368612 sec
      iterations=100000... time=0.0368226 sec
      iterations=1000000... time=0.368159 sec
      iterations=3000000... time=1.10525 sec
      result: 66.7068 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.2402e-05 sec
      iterations=10... time=0.000193316 sec
      iterations=100... time=0.00192557 sec
      iterations=1000... time=0.0192082 sec
      iterations=10000... time=0.191925 sec
      iterations=60000... time=1.15177 sec
      result: 40.9682 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=3.2603e-05 sec
      iterations=100000... time=0.000321328 sec
      iterations=1000000... time=0.00321538 sec
      iterations=10000000... time=0.0321295 sec
      iterations=100000000... time=0.321312 sec
      iterations=300000000... time=0.964414 sec
      iterations=600000000... time=1.92892 sec
      result: 0.401859 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.3802e-05 sec
      iterations=10000... time=0.000175915 sec
      iterations=100000... time=0.00171155 sec
      iterations=1000000... time=0.0170223 sec
      iterations=10000000... time=0.170083 sec
      iterations=60000000... time=1.01977 sec
      result: 2.12451 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=2.1e-06 sec
      iterations=100... time=1.8802e-05 sec
      iterations=1000... time=0.000185216 sec
      iterations=10000... time=0.00185626 sec
      iterations=100000... time=0.0185289 sec
      iterations=1000000... time=0.185362 sec
      iterations=6000000... time=1.112 sec
      result: 132.605 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.4002e-05 sec
      iterations=10... time=0.000239321 sec
      iterations=100... time=0.00239151 sec
      iterations=1000... time=0.0238857 sec
      iterations=10000... time=0.23079 sec
      iterations=50000... time=1.03755 sec
      result: 37.8985 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.2103e-05 sec
      iterations=10... time=0.000245121 sec
      iterations=100... time=0.0023579 sec
      iterations=1000... time=0.0235738 sec
      iterations=10000... time=0.236176 sec
      iterations=50000... time=1.18072 sec
      result: 0.0731758 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000212618 sec
      iterations=10... time=0.00195587 sec
      iterations=100... time=0.0194407 sec
      iterations=1000... time=0.194949 sec
      iterations=6000... time=1.16986 sec
      result: 0.25979 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.0046207 sec
      iterations=10... time=0.045643 sec
      iterations=100... time=0.462816 sec
      iterations=200... time=0.929007 sec
      iterations=400... time=1.89064 sec
      result: 0.374806 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00175875 sec
      iterations=10000000... time=0.0165805 sec
      iterations=100000000... time=0.161103 sec
      iterations=700000000... time=1.12599 sec
      iterations=700000000... time=1.12584 sec
      result: 9785.93 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358511 sec
      iterations=10000000... time=0.035906 sec
      iterations=100000000... time=0.359354 sec
      iterations=300000000... time=1.08307 sec
      result: 8.86371 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00241641 sec
      iterations=10000000... time=0.0241354 sec
      iterations=100000000... time=0.242848 sec
      iterations=500000000... time=1.20678 sec
      result: 6.62924 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161114 sec
      iterations=10000... time=0.00161504 sec
      iterations=100000... time=0.0160795 sec
      iterations=1000000... time=0.160889 sec
      iterations=7000000... time=1.13866 sec
      result: 1.62666 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000785868 sec
      iterations=10000... time=0.00776707 sec
      iterations=100000... time=0.0725151 sec
      iterations=1000000... time=0.721923 sec
      iterations=2000000... time=1.48992 sec
      result: 7.44962 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.005e-07 sec
      iterations=10... time=5.5005e-06 sec
      iterations=100... time=5.1604e-05 sec
      iterations=1000... time=0.000513594 sec
      iterations=10000... time=0.00406585 sec
      iterations=100000... time=0.0372447 sec
      iterations=1000000... time=0.385064 sec
      iterations=3000000... time=1.13901 sec
      result: 64.7298 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.12025e-05 sec
      iterations=10... time=0.000271623 sec
      iterations=100... time=0.00241521 sec
      iterations=1000... time=0.0198116 sec
      iterations=10000... time=0.203716 sec
      iterations=50000... time=0.995554 sec
      iterations=100000... time=1.99707 sec
      result: 39.3793 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.851e-06 sec
      iterations=10000... time=3.2453e-05 sec
      iterations=100000... time=0.000321228 sec
      iterations=1000000... time=0.00322413 sec
      iterations=10000000... time=0.0329928 sec
      iterations=100000000... time=0.327494 sec
      iterations=300000000... time=0.983986 sec
      iterations=600000000... time=1.96764 sec
      result: 0.409926 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=4.15535e-05 sec
      iterations=10000... time=0.000247221 sec
      iterations=100000... time=0.00241181 sec
      iterations=1000000... time=0.0184923 sec
      iterations=10000000... time=0.179208 sec
      iterations=60000000... time=1.04345 sec
      result: 2.17385 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.6502e-05 sec
      iterations=1000... time=0.000260123 sec
      iterations=10000... time=0.00262183 sec
      iterations=100000... time=0.0190142 sec
      iterations=1000000... time=0.189324 sec
      iterations=6000000... time=1.14775 sec
      result: 128.474 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=4.11035e-05 sec
      iterations=10... time=0.000414035 sec
      iterations=100... time=0.00370212 sec
      iterations=1000... time=0.0347953 sec
      iterations=10000... time=0.341126 sec
      iterations=30000... time=0.870238 sec
      iterations=60000... time=1.7086 sec
      result: 27.6167 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=7.6505e-06 sec
      iterations=10... time=3.7503e-05 sec
      iterations=100... time=0.000342929 sec
      iterations=1000... time=0.00318948 sec
      iterations=10000... time=0.0321939 sec
      iterations=100000... time=0.323044 sec
      iterations=300000... time=0.931596 sec
      iterations=600000... time=1.82103 sec
      result: 0.240194 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.4653e-05 sec
      iterations=10... time=0.000305826 sec
      iterations=100... time=0.00298236 sec
      iterations=1000... time=0.0299671 sec
      iterations=10000... time=0.300294 sec
      iterations=40000... time=1.20552 sec
      result: 0.809244 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00117015 sec
      iterations=10... time=0.0116985 sec
      iterations=100... time=0.113604 sec
      iterations=1000... time=1.16192 sec
      result: 1.52468 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr  8 01:42:57 UTC 2021
+ echo Done.
Done.
  Elapsed time: 63.2 s
