Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Jun 02 03:44:35 2018
| Host         : G-TIRUPATHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AXI_Slave_RAM_timing_summary_routed.rpt -rpx AXI_Slave_RAM_timing_summary_routed.rpx
| Design       : AXI_Slave_RAM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.076        0.000                      0                  429        0.051        0.000                      0                  429       19.500        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                31.076        0.000                      0                  429        0.051        0.000                      0                  429       19.500        0.000                       0                   234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       31.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.076ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.952ns (11.073%)  route 7.646ns (88.927%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 44.330 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.201    10.116    rdata[31]_i_4_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  read[1]_i_5/O
                         net (fo=5, routed)           0.790    11.030    read[1]_i_5_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.124    11.154 r  address[1][9]_i_3/O
                         net (fo=1, routed)           0.573    11.727    address[1][9]_i_3_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  address[1][9]_i_1/O
                         net (fo=8, routed)           1.521    13.372    address[1][9]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  address_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.497    44.330    clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  address_reg[1][5]/C
                         clock pessimism              0.322    44.652    
                         clock uncertainty           -0.035    44.617    
    SLICE_X8Y119         FDRE (Setup_fdre_C_CE)      -0.169    44.448    address_reg[1][5]
  -------------------------------------------------------------------
                         required time                         44.448    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 31.076    

Slack (MET) :             31.076ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.952ns (11.073%)  route 7.646ns (88.927%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 44.330 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.201    10.116    rdata[31]_i_4_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  read[1]_i_5/O
                         net (fo=5, routed)           0.790    11.030    read[1]_i_5_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.124    11.154 r  address[1][9]_i_3/O
                         net (fo=1, routed)           0.573    11.727    address[1][9]_i_3_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  address[1][9]_i_1/O
                         net (fo=8, routed)           1.521    13.372    address[1][9]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  address_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.497    44.330    clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  address_reg[1][6]/C
                         clock pessimism              0.322    44.652    
                         clock uncertainty           -0.035    44.617    
    SLICE_X8Y119         FDRE (Setup_fdre_C_CE)      -0.169    44.448    address_reg[1][6]
  -------------------------------------------------------------------
                         required time                         44.448    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 31.076    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 write_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.956ns (22.813%)  route 6.618ns (77.187%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 44.405 - 40.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.695     4.771    clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  write_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.227 r  write_address_read_pointer_reg/Q
                         net (fo=55, routed)          1.612     6.839    write_address_read_pointer_reg_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I3_O)        0.152     6.991 r  write_address[9]_i_20/O
                         net (fo=17, routed)          1.162     8.153    write_address[9]_i_20_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.332     8.485 r  write_address[9]_i_30/O
                         net (fo=1, routed)           0.000     8.485    write_address[9]_i_30_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.035 r  write_address_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.035    write_address_reg[9]_i_21_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  write_address_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.149    write_address_reg[9]_i_15_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  write_address_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.263    write_address_reg[9]_i_7_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  write_address_reg[9]_i_4/CO[3]
                         net (fo=20, routed)          2.626    12.003    write_address_reg[9]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.127 r  address[0][9]_i_1/O
                         net (fo=8, routed)           1.218    13.345    address[0][9]_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  address_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.572    44.405    clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  address_reg[0][2]/C
                         clock pessimism              0.322    44.727    
                         clock uncertainty           -0.035    44.692    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.205    44.487    address_reg[0][2]
  -------------------------------------------------------------------
                         required time                         44.487    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 31.142    

Slack (MET) :             31.236ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 0.952ns (11.279%)  route 7.489ns (88.721%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 44.333 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.201    10.116    rdata[31]_i_4_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  read[1]_i_5/O
                         net (fo=5, routed)           0.790    11.030    read[1]_i_5_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.124    11.154 r  address[1][9]_i_3/O
                         net (fo=1, routed)           0.573    11.727    address[1][9]_i_3_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  address[1][9]_i_1/O
                         net (fo=8, routed)           1.364    13.215    address[1][9]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  address_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.500    44.333    clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  address_reg[1][4]/C
                         clock pessimism              0.322    44.655    
                         clock uncertainty           -0.035    44.620    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    44.451    address_reg[1][4]
  -------------------------------------------------------------------
                         required time                         44.451    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                 31.236    

Slack (MET) :             31.268ns  (required time - arrival time)
  Source:                 write_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 1.956ns (23.151%)  route 6.493ns (76.849%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 44.406 - 40.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.695     4.771    clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  write_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.227 r  write_address_read_pointer_reg/Q
                         net (fo=55, routed)          1.612     6.839    write_address_read_pointer_reg_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I3_O)        0.152     6.991 r  write_address[9]_i_20/O
                         net (fo=17, routed)          1.162     8.153    write_address[9]_i_20_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.332     8.485 r  write_address[9]_i_30/O
                         net (fo=1, routed)           0.000     8.485    write_address[9]_i_30_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.035 r  write_address_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.035    write_address_reg[9]_i_21_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  write_address_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.149    write_address_reg[9]_i_15_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  write_address_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.263    write_address_reg[9]_i_7_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  write_address_reg[9]_i_4/CO[3]
                         net (fo=20, routed)          2.626    12.003    write_address_reg[9]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.127 r  address[0][9]_i_1/O
                         net (fo=8, routed)           1.093    13.220    address[0][9]_i_1_n_0
    SLICE_X5Y122         FDRE                                         r  address_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.573    44.406    clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  address_reg[0][7]/C
                         clock pessimism              0.322    44.728    
                         clock uncertainty           -0.035    44.693    
    SLICE_X5Y122         FDRE (Setup_fdre_C_CE)      -0.205    44.488    address_reg[0][7]
  -------------------------------------------------------------------
                         required time                         44.488    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                 31.268    

Slack (MET) :             31.386ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 0.952ns (11.484%)  route 7.338ns (88.516%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 44.332 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.201    10.116    rdata[31]_i_4_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  read[1]_i_5/O
                         net (fo=5, routed)           0.790    11.030    read[1]_i_5_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.124    11.154 r  address[1][9]_i_3/O
                         net (fo=1, routed)           0.573    11.727    address[1][9]_i_3_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  address[1][9]_i_1/O
                         net (fo=8, routed)           1.213    13.064    address[1][9]_i_1_n_0
    SLICE_X10Y121        FDRE                                         r  address_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.499    44.332    clk_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  address_reg[1][9]/C
                         clock pessimism              0.322    44.654    
                         clock uncertainty           -0.035    44.619    
    SLICE_X10Y121        FDRE (Setup_fdre_C_CE)      -0.169    44.450    address_reg[1][9]
  -------------------------------------------------------------------
                         required time                         44.450    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                 31.386    

Slack (MET) :             31.419ns  (required time - arrival time)
  Source:                 write_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 1.956ns (23.566%)  route 6.344ns (76.434%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 44.408 - 40.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.695     4.771    clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  write_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.227 r  write_address_read_pointer_reg/Q
                         net (fo=55, routed)          1.612     6.839    write_address_read_pointer_reg_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I3_O)        0.152     6.991 r  write_address[9]_i_20/O
                         net (fo=17, routed)          1.162     8.153    write_address[9]_i_20_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.332     8.485 r  write_address[9]_i_30/O
                         net (fo=1, routed)           0.000     8.485    write_address[9]_i_30_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.035 r  write_address_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.035    write_address_reg[9]_i_21_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  write_address_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.149    write_address_reg[9]_i_15_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  write_address_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.263    write_address_reg[9]_i_7_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  write_address_reg[9]_i_4/CO[3]
                         net (fo=20, routed)          2.626    12.003    write_address_reg[9]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.127 r  address[0][9]_i_1/O
                         net (fo=8, routed)           0.944    13.071    address[0][9]_i_1_n_0
    SLICE_X7Y121         FDRE                                         r  address_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.575    44.408    clk_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  address_reg[0][4]/C
                         clock pessimism              0.322    44.730    
                         clock uncertainty           -0.035    44.695    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.205    44.490    address_reg[0][4]
  -------------------------------------------------------------------
                         required time                         44.490    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 31.419    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.188ns (14.604%)  route 6.947ns (85.396%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 44.330 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.414    10.329    rdata[31]_i_4_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.153    10.482 r  read[2]_i_6/O
                         net (fo=4, routed)           0.651    11.133    read[2]_i_6_n_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.331    11.464 r  address[2][9]_i_3/O
                         net (fo=1, routed)           0.389    11.854    address[2][9]_i_3_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  address[2][9]_i_1/O
                         net (fo=8, routed)           0.931    12.909    address[2][9]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  address_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.497    44.330    clk_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  address_reg[2][6]/C
                         clock pessimism              0.322    44.652    
                         clock uncertainty           -0.035    44.617    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.205    44.412    address_reg[2][6]
  -------------------------------------------------------------------
                         required time                         44.412    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                 31.503    

Slack (MET) :             31.514ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.188ns (14.626%)  route 6.934ns (85.374%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 44.329 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.414    10.329    rdata[31]_i_4_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.153    10.482 r  read[2]_i_6/O
                         net (fo=4, routed)           0.651    11.133    read[2]_i_6_n_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.331    11.464 r  address[2][9]_i_3/O
                         net (fo=1, routed)           0.389    11.854    address[2][9]_i_3_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  address[2][9]_i_1/O
                         net (fo=8, routed)           0.919    12.897    address[2][9]_i_1_n_0
    SLICE_X9Y121         FDRE                                         r  address_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.496    44.329    clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  address_reg[2][8]/C
                         clock pessimism              0.322    44.651    
                         clock uncertainty           -0.035    44.616    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    44.411    address_reg[2][8]
  -------------------------------------------------------------------
                         required time                         44.411    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 31.514    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 read_address_read_pointer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            address_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.188ns (14.604%)  route 6.947ns (85.396%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 44.330 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.698     4.774    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  read_address_read_pointer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.456     5.230 r  read_address_read_pointer_reg/Q
                         net (fo=143, routed)         2.561     7.791    read_address_read_pointer_reg_n_0
    SLICE_X5Y121         LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  rdata[31]_i_4/O
                         net (fo=52, routed)          2.414    10.329    rdata[31]_i_4_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.153    10.482 r  read[2]_i_6/O
                         net (fo=4, routed)           0.651    11.133    read[2]_i_6_n_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.331    11.464 r  address[2][9]_i_3/O
                         net (fo=1, routed)           0.389    11.854    address[2][9]_i_3_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  address[2][9]_i_1/O
                         net (fo=8, routed)           0.931    12.909    address[2][9]_i_1_n_0
    SLICE_X8Y120         FDRE                                         r  address_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.497    44.330    clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  address_reg[2][2]/C
                         clock pessimism              0.322    44.652    
                         clock uncertainty           -0.035    44.617    
    SLICE_X8Y120         FDRE (Setup_fdre_C_CE)      -0.169    44.448    address_reg[2][2]
  -------------------------------------------------------------------
                         required time                         44.448    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                 31.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 address_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[3].R/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.563     1.422    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  address_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  address_reg[3][3]/Q
                         net (fo=1, routed)           0.148     1.712    genblk1[3].R/address[3]
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.873     1.979    genblk1[3].R/clk
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.478    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.661    genblk1[3].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 address_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[3].R/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.563     1.422    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  address_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  address_reg[3][5]/Q
                         net (fo=1, routed)           0.148     1.712    genblk1[3].R/address[5]
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.873     1.979    genblk1[3].R/clk
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.478    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.661    genblk1[3].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 address_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].R/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.581%)  route 0.149ns (51.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.557     1.416    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  address_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  address_reg[1][3]/Q
                         net (fo=1, routed)           0.149     1.707    genblk1[1].R/address[3]
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[1].R/clk
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.472    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.655    genblk1[1].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 address_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[3].R/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.563     1.422    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  address_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  address_reg[3][2]/Q
                         net (fo=1, routed)           0.150     1.714    genblk1[3].R/address[2]
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.873     1.979    genblk1[3].R/clk
    RAMB18_X0Y47         RAMB18E1                                     r  genblk1[3].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.478    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.661    genblk1[3].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 address_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].R/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.557     1.416    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  address_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  address_reg[1][7]/Q
                         net (fo=1, routed)           0.203     1.760    genblk1[1].R/address[7]
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[1].R/clk
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.472    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.655    genblk1[1].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[2].R/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.372%)  route 0.308ns (68.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.586     1.445    clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  data_in_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data_in_reg[2][6]/Q
                         net (fo=1, routed)           0.308     1.895    genblk1[2].R/data_in[6]
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[2].R/clk
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.480     1.493    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.789    genblk1[2].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 address_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[2].R/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.162%)  route 0.202ns (58.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.559     1.418    clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  address_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  address_reg[2][8]/Q
                         net (fo=1, routed)           0.202     1.761    genblk1[2].R/address[8]
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[2].R/clk
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.472    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.655    genblk1[2].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 address_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[2].R/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.559     1.418    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  address_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  address_reg[2][9]/Q
                         net (fo=1, routed)           0.202     1.762    genblk1[2].R/address[9]
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[2].R/clk
    RAMB18_X0Y49         RAMB18E1                                     r  genblk1[2].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.472    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.655    genblk1[2].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 data_in_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].R/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.416%)  route 0.308ns (68.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.588     1.447    clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  data_in_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  data_in_reg[1][6]/Q
                         net (fo=1, routed)           0.308     1.896    genblk1[1].R/data_in[6]
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[1].R/clk
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.480     1.493    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.789    genblk1[1].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 data_in_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].R/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.416%)  route 0.308ns (68.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.588     1.447    clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  data_in_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  data_in_reg[1][7]/Q
                         net (fo=1, routed)           0.308     1.896    genblk1[1].R/data_in[7]
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.973    genblk1[1].R/clk
    RAMB18_X0Y48         RAMB18E1                                     r  genblk1[1].R/mem_reg/CLKARDCLK
                         clock pessimism             -0.480     1.493    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.789    genblk1[1].R/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y50    genblk1[0].R/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y48    genblk1[1].R/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y49    genblk1[2].R/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y47    genblk1[3].R/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y123    FSM_sequential_ram_controller_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y126    FSM_sequential_ram_controller_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y118    FSM_sequential_ram_controller_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y123    address_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y122    address_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y123    FSM_sequential_ram_controller_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y126    FSM_sequential_ram_controller_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y121    address_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120    address_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120    address_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y120   address_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y120    address_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y120    address_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y121    address_reg[2][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y117    address_reg[3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y123    FSM_sequential_ram_controller_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y126    FSM_sequential_ram_controller_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y118    FSM_sequential_ram_controller_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y121    address_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y124    address_reg[0][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y124    address_reg[0][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y123    address_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y123    address_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y121   address_reg[1][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y123    address_reg[2][7]/C



