{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.69336,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.075217,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.106638,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.111199,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0777068,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.111199,
	"finish__timing__setup__tns": -0.401561,
	"finish__timing__setup__ws": -0.0893352,
	"finish__clock__skew__setup": 0.0711811,
	"finish__clock__skew__hold": 0.0711811,
	"finish__timing__drv__max_slew_limit": 0.00325973,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.000296358,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 10,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.311165,
	"finish__power__switching__total": 0.178929,
	"finish__power__leakage__total": 1.06657e-06,
	"finish__power__total": 0.490095,
	"finish__design__io": 388,
	"finish__design__die__area": 295898,
	"finish__design__core__area": 289253,
	"finish__design__instance__count": 15224,
	"finish__design__instance__area": 181583,
	"finish__design__instance__count__stdcell": 15224,
	"finish__design__instance__area__stdcell": 181583,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.627766,
	"finish__design__instance__utilization__stdcell": 0.627766
}