// Seed: 2780602809
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd66
) (
    input wand _id_0,
    input wor id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4
    , id_6
);
  wire [id_0 : 1 'b0] id_7;
  assign id_6[-1] = 1;
  module_0 modCall_1 ();
  assign id_7 = id_2;
  logic [7:0] id_8;
  assign id_8[1] = -1;
  parameter id_9 = 1;
  id_10 :
  assert property (@(posedge 1'b0) -1'b0 ==? -1'd0)
  else $signed(17);
  ;
  wire id_11;
endmodule
