--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.249ns.
--------------------------------------------------------------------------------

Paths for end point resend2 (SLICE_X64Y70.G3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_13 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.110 - 0.222)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_13 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y14.YQ      Tcko                  0.587   Registers/cmd_reg<13>
                                                       Registers/cmd_reg_13
    SLICE_X76Y19.F1      net (fanout=2)        1.477   Registers/cmd_reg<13>
    SLICE_X76Y19.X       Tilo                  0.759   Registers/done_cmp_eq000026
                                                       SCCB/counter_not000124
    SLICE_X76Y20.F1      net (fanout=2)        0.785   Registers/done_cmp_eq000026
    SLICE_X76Y20.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X65Y70.F1      net (fanout=3)        2.720   done
    SLICE_X65Y70.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X64Y70.G3      net (fanout=1)        0.021   resend2_mux000020
    SLICE_X64Y70.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      9.097ns (4.094ns logic, 5.003ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_6 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.110 - 0.233)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_6 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y10.YQ      Tcko                  0.587   Registers/cmd_reg<6>
                                                       Registers/cmd_reg_6
    SLICE_X76Y11.F1      net (fanout=2)        0.785   Registers/cmd_reg<6>
    SLICE_X76Y11.X       Tilo                  0.759   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X76Y20.F2      net (fanout=2)        0.988   Registers/done_cmp_eq00009
    SLICE_X76Y20.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X65Y70.F1      net (fanout=3)        2.720   done
    SLICE_X65Y70.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X64Y70.G3      net (fanout=1)        0.021   resend2_mux000020
    SLICE_X64Y70.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      8.608ns (4.094ns logic, 4.514ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_7 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.110 - 0.234)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_7 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.YQ      Tcko                  0.587   Registers/cmd_reg<7>
                                                       Registers/cmd_reg_7
    SLICE_X76Y11.F2      net (fanout=2)        0.704   Registers/cmd_reg<7>
    SLICE_X76Y11.X       Tilo                  0.759   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X76Y20.F2      net (fanout=2)        0.988   Registers/done_cmp_eq00009
    SLICE_X76Y20.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X65Y70.F1      net (fanout=3)        2.720   done
    SLICE_X65Y70.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X64Y70.G3      net (fanout=1)        0.021   resend2_mux000020
    SLICE_X64Y70.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (4.094ns logic, 4.433ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_15 (SLICE_X88Y9.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y58.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X88Y24.G1      net (fanout=4)        2.156   send
    SLICE_X88Y24.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y24.F4      net (fanout=1)        0.023   SCCB/counter_not0001138_SW0/O
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (3.368ns logic, 5.436ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.126 - 0.141)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y22.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X90Y23.F4      net (fanout=4)        0.543   SCCB/scaler<4>
    SLICE_X90Y23.X       Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X88Y24.F1      net (fanout=1)        1.015   SCCB/counter_not0001136
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (3.429ns logic, 4.815ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.126 - 0.139)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y21.YQ      Tcko                  0.652   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X90Y23.F2      net (fanout=4)        0.522   SCCB/scaler<1>
    SLICE_X90Y23.X       Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X88Y24.F1      net (fanout=1)        1.015   SCCB/counter_not0001136
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (3.429ns logic, 4.794ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_14 (SLICE_X88Y9.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y58.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X88Y24.G1      net (fanout=4)        2.156   send
    SLICE_X88Y24.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y24.F4      net (fanout=1)        0.023   SCCB/counter_not0001138_SW0/O
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (3.368ns logic, 5.436ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.126 - 0.141)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y22.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X90Y23.F4      net (fanout=4)        0.543   SCCB/scaler<4>
    SLICE_X90Y23.X       Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X88Y24.F1      net (fanout=1)        1.015   SCCB/counter_not0001136
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (3.429ns logic, 4.815ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_1 (FF)
  Destination:          SCCB/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.126 - 0.139)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_1 to SCCB/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y21.YQ      Tcko                  0.652   SCCB/scaler<1>
                                                       SCCB/scaler_1
    SLICE_X90Y23.F2      net (fanout=4)        0.522   SCCB/scaler<1>
    SLICE_X90Y23.X       Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X88Y24.F1      net (fanout=1)        1.015   SCCB/counter_not0001136
    SLICE_X88Y24.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X79Y20.F4      net (fanout=3)        1.010   SCCB/N3
    SLICE_X79Y20.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X88Y9.CE       net (fanout=10)       2.247   SCCB/counter_not0001
    SLICE_X88Y9.CLK      Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (3.429ns logic, 4.794ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_16 (SLICE_X91Y34.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_15 (FF)
  Destination:          SCCB/busy_sr_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_15 to SCCB/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y32.XQ      Tcko                  0.473   SCCB/busy_sr<15>
                                                       SCCB/busy_sr_15
    SLICE_X91Y34.G4      net (fanout=1)        0.282   SCCB/busy_sr<15>
    SLICE_X91Y34.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<17>
                                                       SCCB/Mmux_busy_sr_mux000171
                                                       SCCB/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_13 (SLICE_X91Y33.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_12 (FF)
  Destination:          SCCB/busy_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_12 to SCCB/busy_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y33.YQ      Tcko                  0.470   SCCB/busy_sr<13>
                                                       SCCB/busy_sr_12
    SLICE_X91Y33.F4      net (fanout=1)        0.291   SCCB/busy_sr<12>
    SLICE_X91Y33.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<13>
                                                       SCCB/Mmux_busy_sr_mux0001101
                                                       SCCB/busy_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_6 (SLICE_X79Y21.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_5 (FF)
  Destination:          SCCB/data_sr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_5 to SCCB/data_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y21.YQ      Tcko                  0.470   SCCB/data_sr<6>
                                                       SCCB/data_sr_5
    SLICE_X79Y21.F4      net (fanout=1)        0.291   SCCB/data_sr<5>
    SLICE_X79Y21.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<6>
                                                       SCCB/Mmux_data_sr_mux0001181
                                                       SCCB/data_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 441 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.695ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_3 (SLICE_X16Y32.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.145 - 0.178)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X20Y11.F1      net (fanout=4)        1.108   inst_vgatiming/hcnt<7>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (2.665ns logic, 3.957ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X20Y7.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X20Y7.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.G3       net (fanout=1)        0.021   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (2.665ns logic, 3.771ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.YQ       Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X20Y11.F4      net (fanout=4)        0.539   inst_vgatiming/hcnt<4>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.725ns logic, 3.388ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_2 (SLICE_X16Y32.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.145 - 0.178)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X20Y11.F1      net (fanout=4)        1.108   inst_vgatiming/hcnt<7>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (2.665ns logic, 3.957ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X20Y7.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X20Y7.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.G3       net (fanout=1)        0.021   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (2.665ns logic, 3.771ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.YQ       Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X20Y11.F4      net (fanout=4)        0.539   inst_vgatiming/hcnt<4>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y32.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y32.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.725ns logic, 3.388ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_5 (SLICE_X16Y33.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.145 - 0.178)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.XQ      Tcko                  0.592   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X20Y11.F1      net (fanout=4)        1.108   inst_vgatiming/hcnt<7>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y33.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y33.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (2.665ns logic, 3.957ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X20Y7.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X20Y7.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.G3       net (fanout=1)        0.021   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y33.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y33.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (2.665ns logic, 3.771ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.145 - 0.180)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.YQ       Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X20Y11.F4      net (fanout=4)        0.539   inst_vgatiming/hcnt<4>
    SLICE_X20Y11.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.G4       net (fanout=1)        0.339   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X20Y6.Y        Tilo                  0.759   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X16Y33.CE      net (fanout=16)       2.510   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X16Y33.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.725ns logic, 3.388ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point vmax_0 (SLICE_X45Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.XQ     Tcko                  0.473   vmax<0>
                                                       vmax_0
    SLICE_X45Y105.BX     net (fanout=3)        0.701   vmax<0>
    SLICE_X45Y105.CLK    Tckdi       (-Th)    -0.093   vmax<0>
                                                       vmax_0
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.566ns logic, 0.701ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point vmax_1 (SLICE_X45Y105.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.XQ     Tcko                  0.473   vmax<0>
                                                       vmax_0
    SLICE_X45Y105.G3     net (fanout=3)        0.427   vmax<0>
    SLICE_X45Y105.CLK    Tckg        (-Th)    -0.516   vmax<0>
                                                       Mcount_vmax_xor<1>11
                                                       vmax_1
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.989ns logic, 0.427ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X44Y104.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_1 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_1 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.YQ     Tcko                  0.470   vmax<0>
                                                       vmax_1
    SLICE_X44Y104.G4     net (fanout=2)        0.388   vmax<1>
    SLICE_X44Y104.CLK    Tckg        (-Th)    -0.560   cc41
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (1.030ns logic, 0.388ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X20Y10.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X20Y10.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: cc41/SR
  Logical resource: cc4/SR
  Location pin: SLICE_X44Y104.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.007ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_11 (SLICE_X34Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_11 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.F2      net (fanout=16)       2.887   inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X34Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_11
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.901ns logic, 3.553ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_11 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X34Y48.F4      net (fanout=13)       0.481   inst_ov7670capt1/we_reg
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X34Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_11
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.966ns logic, 1.147ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_10 (SLICE_X34Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_10 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.F2      net (fanout=16)       2.887   inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X34Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_10
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.901ns logic, 3.553ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X34Y48.F4      net (fanout=13)       0.481   inst_ov7670capt1/we_reg
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X34Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_10
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.966ns logic, 1.147ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X35Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.F2      net (fanout=16)       2.887   inst_ov7670capt1/latched_vsync
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X35Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X35Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.901ns logic, 3.553ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X34Y48.F4      net (fanout=13)       0.481   inst_ov7670capt1/we_reg
    SLICE_X34Y48.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X35Y58.CE      net (fanout=8)        0.666   inst_ov7670capt1/address_not0001
    SLICE_X35Y58.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.966ns logic, 1.147ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X34Y48.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.YQ      Tcko                  0.522   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X34Y48.G4      net (fanout=13)       0.437   inst_ov7670capt1/we_reg
    SLICE_X34Y48.CLK     Tckg        (-Th)    -0.560   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (1.082ns logic, 0.437ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_9 (SLICE_X41Y37.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_1 (FF)
  Destination:          inst_ov7670capt1/d_latch_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.055 - 0.051)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_1 to inst_ov7670capt1/d_latch_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_1
    SLICE_X41Y37.F4      net (fanout=4)        0.535   inst_ov7670capt1/d_latch<1>
    SLICE_X41Y37.CLK     Tckf        (-Th)    -0.516   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_mux0001<9>1
                                                       inst_ov7670capt1/d_latch_9
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.989ns logic, 0.535ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X41Y37.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.055 - 0.051)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X41Y37.G4      net (fanout=5)        0.539   inst_ov7670capt1/d_latch<0>
    SLICE_X41Y37.CLK     Tckg        (-Th)    -0.516   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.986ns logic, 0.539ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X34Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X34Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X34Y58.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.249ns|      1.674ns|            0|            0|         5982|          441|
| TS_clk251                     |     40.000ns|      6.695ns|          N/A|            0|            0|          441|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     11.007ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|     11.007ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.150|    5.504|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7039 paths, 0 nets, and 1744 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 16:28:44 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



