0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/12.6/12.6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/12.6/12.6.srcs/sim_1/new/tb.v,1701862252,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/12.6/12.6.srcs/sources_1/new/mult32.v,1701863998,verilog,,D:/Code/Verilog/12.6/12.6.srcs/sim_1/new/tb.v,,mult32,,,,,,,,
