Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : Clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\POTSP\Clock\Registry.vhd" into library work
Parsing entity <Registry>.
Parsing architecture <Behavioral> of entity <registry>.
Parsing VHDL file "D:\Study\POTSP\Clock\Real_timer.vhd" into library work
Parsing entity <Real_timer>.
Parsing architecture <Behavioral> of entity <real_timer>.
Parsing VHDL file "D:\Study\POTSP\Clock\Debounce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "D:\Study\POTSP\Clock\Converter.vhd" into library work
Parsing entity <Converter>.
Parsing architecture <BEHAVIORAL> of entity <converter>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clk_generator.vhd" into library work
Parsing entity <Clk_generator>.
Parsing architecture <Behavioral> of entity <clk_generator>.
Parsing VHDL file "D:\Study\POTSP\Clock\Asserter.vhd" into library work
Parsing entity <Asserter>.
Parsing architecture <Behavioral> of entity <asserter>.
Parsing VHDL file "D:\Study\POTSP\Clock\Anode_display.vhd" into library work
Parsing entity <Anode_display>.
Parsing architecture <BEHAVIORAL> of entity <anode_display>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Struct> of entity <clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Clock> (architecture <Struct>) from library <work>.

Elaborating entity <Debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <Clk_generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registry> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Registry.vhd" Line 57: din should be on the sensitivity list of the process

Elaborating entity <Asserter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Anode_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Converter> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Real_timer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 88: mode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 96: mode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 98: r3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 99: r3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 101: r4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 102: r4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 105: r4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 107: r3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 113: mode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 115: r5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 116: r5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 118: r6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 119: r6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 122: r6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\POTSP\Clock\Real_timer.vhd" Line 124: r5 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Clock>.
    Related source file is "D:\Study\POTSP\Clock\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "D:\Study\POTSP\Clock\Debounce.vhd".
        clk_freq = 50000000
        stable_time = 10
    Found 19-bit register for signal <count>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 19-bit adder for signal <count[18]_GND_4_o_add_1_OUT> created at line 55.
    Found 19-bit comparator greater for signal <count[18]_PWR_4_o_LessThan_1_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce> synthesized.

Synthesizing Unit <Clk_generator>.
    Related source file is "D:\Study\POTSP\Clock\Clk_generator.vhd".
    Found 1-bit register for signal <CLK_display_tmp>.
    Found 32-bit register for signal <counter_time>.
    Found 1-bit register for signal <CLK_time_tmp>.
    Found 32-bit register for signal <counter_reg>.
    Found 1-bit register for signal <CLK_reg_tmp>.
    Found 32-bit register for signal <counter_display>.
    Found 32-bit adder for signal <counter_display[31]_GND_8_o_add_0_OUT> created at line 63.
    Found 32-bit adder for signal <counter_time[31]_GND_8_o_add_4_OUT> created at line 73.
    Found 32-bit adder for signal <counter_reg[31]_GND_8_o_add_8_OUT> created at line 83.
    Found 32-bit comparator greater for signal <GND_8_o_counter_display[31]_LessThan_2_o> created at line 64
    Found 32-bit comparator greater for signal <GND_8_o_counter_time[31]_LessThan_6_o> created at line 74
    Found 32-bit comparator greater for signal <GND_8_o_counter_reg[31]_LessThan_10_o> created at line 84
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Clk_generator> synthesized.

Synthesizing Unit <Registry>.
    Related source file is "D:\Study\POTSP\Clock\Registry.vhd".
        N = 5
    Found 5-bit register for signal <sreg>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Registry> synthesized.

Synthesizing Unit <Asserter>.
    Related source file is "D:\Study\POTSP\Clock\Asserter.vhd".
    Summary:
	no macro.
Unit <Asserter> synthesized.

Synthesizing Unit <Anode_display>.
    Related source file is "D:\Study\POTSP\Clock\Anode_display.vhd".
    Found 3-bit register for signal <COUNTER>.
    Found 3-bit adder for signal <COUNTER[2]_GND_18_o_add_0_OUT> created at line 60.
    Found 8x6-bit Read Only RAM for signal <selected_anode>
    Found 4x1-bit Read Only RAM for signal <period_needed>
    Found 4-bit 7-to-1 multiplexer for signal <selected_value> created at line 68.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Anode_display> synthesized.

Synthesizing Unit <Converter>.
    Related source file is "D:\Study\POTSP\Clock\Converter.vhd".
    Found 8-bit 12-to-1 multiplexer for signal <cathode> created at line 46.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Converter> synthesized.

Synthesizing Unit <Real_timer>.
    Related source file is "D:\Study\POTSP\Clock\Real_timer.vhd".
WARNING:Xst:647 - Input <Update_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <s1>.
    Found 4-bit register for signal <r1>.
    Found 4-bit register for signal <r2>.
    Found 1-bit register for signal <r3<3>>.
    Found 1-bit register for signal <r3<2>>.
    Found 1-bit register for signal <r3<1>>.
    Found 1-bit register for signal <r3<0>>.
    Found 1-bit register for signal <r4<3>>.
    Found 1-bit register for signal <r4<2>>.
    Found 1-bit register for signal <r4<1>>.
    Found 1-bit register for signal <r4<0>>.
    Found 1-bit register for signal <m1<3>>.
    Found 1-bit register for signal <m1<2>>.
    Found 1-bit register for signal <m1<1>>.
    Found 1-bit register for signal <m1<0>>.
    Found 1-bit register for signal <m<3>>.
    Found 1-bit register for signal <m<2>>.
    Found 1-bit register for signal <m<1>>.
    Found 1-bit register for signal <m<0>>.
    Found 1-bit register for signal <r5<3>>.
    Found 1-bit register for signal <r5<2>>.
    Found 1-bit register for signal <r5<1>>.
    Found 1-bit register for signal <r5<0>>.
    Found 1-bit register for signal <r6<3>>.
    Found 1-bit register for signal <r6<2>>.
    Found 1-bit register for signal <r6<1>>.
    Found 1-bit register for signal <r6<0>>.
    Found 1-bit register for signal <h1<3>>.
    Found 1-bit register for signal <h1<2>>.
    Found 1-bit register for signal <h1<1>>.
    Found 1-bit register for signal <h1<0>>.
    Found 1-bit register for signal <h<3>>.
    Found 1-bit register for signal <h<2>>.
    Found 1-bit register for signal <h<1>>.
    Found 1-bit register for signal <h<0>>.
    Found 4-bit adder for signal <r3[3]_GND_20_o_add_0_OUT> created at line 98.
    Found 4-bit adder for signal <r4[3]_GND_20_o_add_2_OUT> created at line 101.
    Found 4-bit adder for signal <r5[3]_GND_20_o_add_12_OUT> created at line 115.
    Found 4-bit adder for signal <r6[3]_GND_20_o_add_16_OUT> created at line 118.
    Found 4-bit adder for signal <s[3]_GND_20_o_add_26_OUT> created at line 130.
    Found 4-bit adder for signal <s1[3]_GND_20_o_add_28_OUT> created at line 133.
    Found 4-bit adder for signal <m[3]_GND_20_o_add_30_OUT> created at line 135.
    Found 4-bit adder for signal <m1[3]_GND_20_o_add_32_OUT> created at line 139.
    Found 4-bit adder for signal <h[3]_GND_20_o_add_34_OUT> created at line 142.
    Found 4-bit adder for signal <h1[3]_GND_20_o_add_36_OUT> created at line 145.
WARNING:Xst:737 - Found 1-bit latch for signal <mode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <GND_20_o_h1[3]_LessThan_38_o> created at line 146
    Found 4-bit comparator greater for signal <GND_20_o_h[3]_LessThan_39_o> created at line 146
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred  59 Multiplexer(s).
Unit <Real_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 17
 19-bit adder                                          : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 10
# Registers                                            : 53
 1-bit register                                        : 38
 19-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 4
 5-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 8
 19-bit comparator greater                             : 3
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
# Multiplexers                                         : 61
 4-bit 2-to-1 multiplexer                              : 59
 4-bit 7-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <DebounceU4> is unconnected in block <Clock>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Anode_display>.
The following registers are absorbed into counter <COUNTER>: 1 register on signal <COUNTER>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_selected_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNTER>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selected_anode> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_period_needed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(COUNTER<2>,COUNTER<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <period_needed> |          |
    -----------------------------------------------------------------------
Unit <Anode_display> synthesized (advanced).

Synthesizing (advanced) Unit <Clk_generator>.
The following registers are absorbed into counter <counter_reg>: 1 register on signal <counter_reg>.
The following registers are absorbed into counter <counter_time>: 1 register on signal <counter_time>.
The following registers are absorbed into counter <counter_display>: 1 register on signal <counter_display>.
Unit <Clk_generator> synthesized (advanced).

Synthesizing (advanced) Unit <Debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Debounce> synthesized (advanced).

Synthesizing (advanced) Unit <Real_timer>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
The following registers are absorbed into counter <s1>: 1 register on signal <s1>.
Unit <Real_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 8
# Counters                                             : 9
 19-bit up counter                                     : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 2
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 8
 19-bit comparator greater                             : 3
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
# Multiplexers                                         : 60
 4-bit 2-to-1 multiplexer                              : 59
 4-bit 7-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    r5_3 in unit <Real_timer>
    r6_3 in unit <Real_timer>
    r4_3 in unit <Real_timer>
    r3_3 in unit <Real_timer>
    h_0 in unit <Real_timer>
    h1_0 in unit <Real_timer>
    m1_0 in unit <Real_timer>
    m_0 in unit <Real_timer>
    h_1 in unit <Real_timer>
    h_2 in unit <Real_timer>
    h_3 in unit <Real_timer>
    h1_2 in unit <Real_timer>
    h1_3 in unit <Real_timer>
    h1_1 in unit <Real_timer>
    r6_1 in unit <Real_timer>
    r6_2 in unit <Real_timer>
    r6_0 in unit <Real_timer>
    r5_0 in unit <Real_timer>
    r5_1 in unit <Real_timer>
    r5_2 in unit <Real_timer>
    m_1 in unit <Real_timer>
    m_3 in unit <Real_timer>
    m_2 in unit <Real_timer>
    m1_1 in unit <Real_timer>
    m1_2 in unit <Real_timer>
    m1_3 in unit <Real_timer>
    r4_0 in unit <Real_timer>
    r4_2 in unit <Real_timer>
    r4_1 in unit <Real_timer>
    r3_0 in unit <Real_timer>
    r3_1 in unit <Real_timer>
    r3_2 in unit <Real_timer>


Optimizing unit <Clock> ...

Optimizing unit <Debounce> ...

Optimizing unit <Clk_generator> ...

Optimizing unit <Real_timer> ...
WARNING:Xst:2677 - Node <DebounceU4/count_18> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_17> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_16> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_15> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_14> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_13> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_12> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_11> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_10> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_9> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_8> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_7> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_6> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_5> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_4> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_3> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_2> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_1> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/count_0> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/result> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/flipflops_1> of sequential type is unconnected in block <Clock>.
WARNING:Xst:2677 - Node <DebounceU4/flipflops_0> of sequential type is unconnected in block <Clock>.
WARNING:Xst:1293 - FF/Latch <Real_timer/s1_3> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_30> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_29> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_28> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_27> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_26> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_25> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_24> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_23> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_22> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_21> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_20> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_19> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_18> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_17> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_16> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Real_timer/r2_3> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_31> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_30> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_29> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_28> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_27> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_26> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_31> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_30> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_29> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_28> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_27> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_26> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_25> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_24> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_23> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_reg_22> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_31> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 197
 Flip-Flops                                            : 197

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 611
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 98
#      LUT2                        : 29
#      LUT3                        : 49
#      LUT4                        : 21
#      LUT5                        : 60
#      LUT6                        : 120
#      MUXCY                       : 117
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 230
#      FD                          : 42
#      FDC                         : 32
#      FDE                         : 7
#      FDP                         : 32
#      FDR                         : 42
#      FDRE                        : 42
#      LD_1                        : 1
#      LDC                         : 25
#      LDP                         : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             230  out of  11440     2%  
 Number of Slice LUTs:                  388  out of   5720     6%  
    Number used as Logic:               388  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    453
   Number with an unused Flip Flop:     223  out of    453    49%  
   Number with an unused LUT:            65  out of    453    14%  
   Number of fully used LUT-FF pairs:   165  out of    453    36%  
   Number of unique control sets:       108

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  18  out of    186     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)            | Load  |
-------------------------------------------------------------------------------+----------------------------------+-------+
Clk_generator/CLK_reg_tmp                                                      | NONE(ShiftRegistryMinutes/sreg_4)| 5     |
Clk_generator/CLK_display_tmp                                                  | NONE(Anode_display/COUNTER_0)    | 3     |
CLK                                                                            | BUFGP                            | 111   |
Clk_generator/CLK_time_tmp                                                     | BUFG                             | 78    |
DebounceU1/result                                                              | NONE(Real_timer/mode)            | 1     |
Real_timer/inc_hours_r5[3]_AND_88_o(Real_timer/inc_hours_r5[3]_AND_88_o1:O)    | NONE(*)(Real_timer/r5_3_LDC)     | 1     |
Real_timer/inc_hours_r6[3]_AND_96_o(Real_timer/inc_hours_r6[3]_AND_96_o1:O)    | NONE(*)(Real_timer/r6_3_LDC)     | 1     |
Real_timer/inc_minutes_r4[3]_AND_64_o(Real_timer/inc_minutes_r4[3]_AND_64_o1:O)| NONE(*)(Real_timer/r4_3_LDC)     | 1     |
Real_timer/inc_minutes_r3[3]_AND_56_o(Real_timer/inc_minutes_r3[3]_AND_56_o1:O)| NONE(*)(Real_timer/r3_3_LDC)     | 1     |
Real_timer/inc_hours_h[3]_AND_119_o(Real_timer/inc_hours_h[3]_AND_119_o1:O)    | NONE(*)(Real_timer/h_0_LDC1)     | 1     |
Real_timer/inc_hours_h1[3]_AND_110_o(Real_timer/inc_hours_h1[3]_AND_110_o1:O)  | NONE(*)(Real_timer/h1_0_LDC)     | 1     |
Real_timer/inc_minutes_m1[3]_AND_79_o(Real_timer/inc_minutes_m1[3]_AND_79_o1:O)| NONE(*)(Real_timer/m1_0_LDC1)    | 1     |
Real_timer/inc_minutes_m[3]_AND_87_o(Real_timer/inc_minutes_m[3]_AND_87_o1:O)  | NONE(*)(Real_timer/m_0_LDC1)     | 1     |
Real_timer/inc_hours_h[3]_AND_117_o(Real_timer/inc_hours_h[3]_AND_117_o1:O)    | NONE(*)(Real_timer/h_1_LDC1)     | 1     |
Real_timer/inc_hours_h[3]_AND_114_o(Real_timer/inc_hours_h[3]_AND_114_o1:O)    | NONE(*)(Real_timer/h_2_LDC)      | 1     |
Real_timer/inc_hours_h[3]_AND_112_o(Real_timer/inc_hours_h[3]_AND_112_o1:O)    | NONE(*)(Real_timer/h_3_LDC)      | 1     |
Real_timer/inc_hours_h1[3]_AND_106_o(Real_timer/inc_hours_h1[3]_AND_106_o1:O)  | NONE(*)(Real_timer/h1_2_LDC)     | 1     |
Real_timer/inc_hours_h1[3]_AND_104_o(Real_timer/inc_hours_h1[3]_AND_104_o1:O)  | NONE(*)(Real_timer/h1_3_LDC)     | 1     |
Real_timer/inc_hours_h1[3]_AND_109_o(Real_timer/inc_hours_h1[3]_AND_109_o1:O)  | NONE(*)(Real_timer/h1_1_LDC1)    | 1     |
Real_timer/inc_hours_r6[3]_AND_100_o(Real_timer/inc_hours_r6[3]_AND_100_o1:O)  | NONE(*)(Real_timer/r6_1_LDC)     | 1     |
Real_timer/inc_hours_r6[3]_AND_98_o(Real_timer/inc_hours_r6[3]_AND_98_o1:O)    | NONE(*)(Real_timer/r6_2_LDC)     | 1     |
Real_timer/inc_hours_r6[3]_AND_102_o(Real_timer/inc_hours_r6[3]_AND_102_o:O)   | NONE(*)(Real_timer/r6_0_LDC)     | 1     |
Real_timer/inc_hours_r5[3]_AND_94_o(Real_timer/inc_hours_r5[3]_AND_94_o1:O)    | NONE(*)(Real_timer/r5_0_LDC)     | 1     |
Real_timer/inc_hours_r5[3]_AND_92_o(Real_timer/inc_hours_r5[3]_AND_92_o1:O)    | NONE(*)(Real_timer/r5_1_LDC)     | 1     |
Real_timer/inc_hours_r5[3]_AND_90_o(Real_timer/inc_hours_r5[3]_AND_90_o1:O)    | NONE(*)(Real_timer/r5_2_LDC)     | 1     |
Real_timer/inc_minutes_m[3]_AND_84_o(Real_timer/inc_minutes_m[3]_AND_84_o1:O)  | NONE(*)(Real_timer/m_1_LDC)      | 1     |
Real_timer/inc_minutes_m[3]_AND_81_o(Real_timer/inc_minutes_m[3]_AND_81_o1:O)  | NONE(*)(Real_timer/m_3_LDC1)     | 1     |
Real_timer/inc_minutes_m[3]_AND_82_o(Real_timer/inc_minutes_m[3]_AND_82_o1:O)  | NONE(*)(Real_timer/m_2_LDC)      | 1     |
Real_timer/inc_minutes_m1[3]_AND_76_o(Real_timer/inc_minutes_m1[3]_AND_76_o1:O)| NONE(*)(Real_timer/m1_1_LDC)     | 1     |
Real_timer/inc_minutes_m1[3]_AND_75_o(Real_timer/inc_minutes_m1[3]_AND_75_o1:O)| NONE(*)(Real_timer/m1_2_LDC1)    | 1     |
Real_timer/inc_minutes_m1[3]_AND_72_o(Real_timer/inc_minutes_m1[3]_AND_72_o1:O)| NONE(*)(Real_timer/m1_3_LDC)     | 1     |
Real_timer/inc_minutes_r4[3]_AND_70_o(Real_timer/inc_minutes_r4[3]_AND_70_o1:O)| NONE(*)(Real_timer/r4_0_LDC)     | 1     |
Real_timer/inc_minutes_r4[3]_AND_66_o(Real_timer/inc_minutes_r4[3]_AND_66_o1:O)| NONE(*)(Real_timer/r4_2_LDC)     | 1     |
Real_timer/inc_minutes_r4[3]_AND_68_o(Real_timer/inc_minutes_r4[3]_AND_68_o:O) | NONE(*)(Real_timer/r4_1_LDC)     | 1     |
Real_timer/inc_minutes_r3[3]_AND_62_o(Real_timer/inc_minutes_r3[3]_AND_62_o1:O)| NONE(*)(Real_timer/r3_0_LDC)     | 1     |
Real_timer/inc_minutes_r3[3]_AND_60_o(Real_timer/inc_minutes_r3[3]_AND_60_o1:O)| NONE(*)(Real_timer/r3_1_LDC)     | 1     |
Real_timer/inc_minutes_r3[3]_AND_58_o(Real_timer/inc_minutes_r3[3]_AND_58_o1:O)| NONE(*)(Real_timer/r3_2_LDC)     | 1     |
-------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.222ns (Maximum Frequency: 191.505MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 8.324ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_reg_tmp'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            ShiftRegistryMinutes/sreg_4 (FF)
  Destination:       ShiftRegistryMinutes/sreg_3 (FF)
  Source Clock:      Clk_generator/CLK_reg_tmp rising
  Destination Clock: Clk_generator/CLK_reg_tmp rising

  Data Path: ShiftRegistryMinutes/sreg_4 to ShiftRegistryMinutes/sreg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  ShiftRegistryMinutes/sreg_4 (ShiftRegistryMinutes/sreg_4)
     FD:D                      0.102          ShiftRegistryMinutes/sreg_3
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_display_tmp'
  Clock period: 2.988ns (frequency: 334.666MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 1)
  Source:            Anode_display/COUNTER_2 (FF)
  Destination:       Anode_display/COUNTER_0 (FF)
  Source Clock:      Clk_generator/CLK_display_tmp rising
  Destination Clock: Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_2 to Anode_display/COUNTER_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.256  Anode_display/COUNTER_2 (Anode_display/COUNTER_2)
     LUT3:I0->O            3   0.205   0.650  Anode_display/COUNTER[2]_PWR_12_o_equal_2_o<2>1 (Anode_display/COUNTER[2]_PWR_12_o_equal_2_o)
     FDR:R                     0.430          Anode_display/COUNTER_0
    ----------------------------------------
    Total                      2.988ns (1.082ns logic, 1.906ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.342ns (frequency: 230.293MHz)
  Total number of paths / destination ports: 3826 / 224
-------------------------------------------------------------------------
Delay:               4.342ns (Levels of Logic = 7)
  Source:            Clk_generator/counter_reg_7 (FF)
  Destination:       Clk_generator/counter_reg_21 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Clk_generator/counter_reg_7 to Clk_generator/counter_reg_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  Clk_generator/counter_reg_7 (Clk_generator/counter_reg_7)
     LUT5:I0->O            1   0.203   0.000  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_lut<1> (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<1> (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<2> (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<3> (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<4> (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<4>)
     MUXCY:CI->O          14   0.019   0.957  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<5> (Clk_generator/GND_8_o_counter_reg[31]_LessThan_10_o_inv)
     INV:I->O             10   0.206   0.856  Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<5>_inv_INV_0 (Clk_generator/Mcompar_GND_8_o_counter_reg[31]_LessThan_10_o_cy<5>_inv)
     FDR:R                     0.430          Clk_generator/counter_reg_12
    ----------------------------------------
    Total                      4.342ns (1.534ns logic, 2.808ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_time_tmp'
  Clock period: 5.222ns (frequency: 191.505MHz)
  Total number of paths / destination ports: 2440 / 146
-------------------------------------------------------------------------
Delay:               5.222ns (Levels of Logic = 3)
  Source:            Real_timer/r6_0_P_0 (FF)
  Destination:       Real_timer/h1_0_C_0 (FF)
  Source Clock:      Clk_generator/CLK_time_tmp rising
  Destination Clock: Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/r6_0_P_0 to Real_timer/h1_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.808  Real_timer/r6_0_P_0 (Real_timer/r6_0_P_0)
     LUT3:I0->O           17   0.205   1.028  Real_timer/r6_01 (Real_timer/r6_0)
     LUT5:I4->O           18   0.205   1.278  Real_timer/GND_20_o_GND_20_o_OR_7_o_SW0 (N23)
     LUT6:I3->O            2   0.205   0.616  Real_timer/inc_hours_h1[3]_AND_111_o1 (Real_timer/inc_hours_h1[3]_AND_111_o)
     FDC:CLR                   0.430          Real_timer/h1_0_C_0
    ----------------------------------------
    Total                      5.222ns (1.492ns logic, 3.730ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DebounceU1/result'
  Clock period: 3.078ns (frequency: 324.895MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 1)
  Source:            Real_timer/mode (LATCH)
  Destination:       Real_timer/mode (LATCH)
  Source Clock:      DebounceU1/result rising
  Destination Clock: DebounceU1/result rising

  Data Path: Real_timer/mode to Real_timer/mode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q            82   0.498   1.758  Real_timer/mode (Real_timer/mode)
     INV:I->O              1   0.206   0.579  Real_timer/mode_INV_19_o1_INV_0 (Real_timer/mode_INV_19_o)
     LD_1:D                    0.037          Real_timer/mode
    ----------------------------------------
    Total                      3.078ns (0.741ns logic, 2.337ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_88_o'
  Clock period: 4.484ns (frequency: 223.015MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.484ns (Levels of Logic = 3)
  Source:            Real_timer/r5_3_LDC (LATCH)
  Destination:       Real_timer/r5_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_88_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_88_o falling

  Data Path: Real_timer/r5_3_LDC to Real_timer/r5_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_3_LDC (Real_timer/r5_3_LDC)
     LUT3:I0->O            2   0.205   0.864  Real_timer/r5_31_1 (Real_timer/r5_31)
     LUT5:I1->O            2   0.203   0.617  Real_timer/Mmux_r5[3]_r5[3]_mux_22_OUT41 (Real_timer/r5[3]_r5[3]_mux_22_OUT<3>)
     LUT4:I3->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_89_o1 (Real_timer/inc_hours_r5[3]_AND_89_o)
     LDC:CLR                   0.430          Real_timer/r5_3_LDC
    ----------------------------------------
    Total                      4.484ns (1.541ns logic, 2.943ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r6[3]_AND_96_o'
  Clock period: 3.997ns (frequency: 250.163MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.997ns (Levels of Logic = 2)
  Source:            Real_timer/r6_3_LDC (LATCH)
  Destination:       Real_timer/r6_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_96_o falling
  Destination Clock: Real_timer/inc_hours_r6[3]_AND_96_o falling

  Data Path: Real_timer/r6_3_LDC to Real_timer/r6_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.995  Real_timer/r6_3_LDC (Real_timer/r6_3_LDC)
     LUT5:I0->O           18   0.203   1.050  Real_timer/GND_20_o_GND_20_o_OR_7_o_SW0 (N23)
     LUT6:I5->O            2   0.205   0.616  Real_timer/inc_hours_r6[3]_AND_97_o1 (Real_timer/inc_hours_r6[3]_AND_97_o)
     LDC:CLR                   0.430          Real_timer/r6_3_LDC
    ----------------------------------------
    Total                      3.997ns (1.336ns logic, 2.661ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r4[3]_AND_64_o'
  Clock period: 3.694ns (frequency: 270.720MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.694ns (Levels of Logic = 2)
  Source:            Real_timer/r4_3_LDC (LATCH)
  Destination:       Real_timer/r4_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_64_o falling
  Destination Clock: Real_timer/inc_minutes_r4[3]_AND_64_o falling

  Data Path: Real_timer/r4_3_LDC to Real_timer/r4_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_3_LDC (Real_timer/r4_3_LDC)
     LUT3:I0->O            9   0.205   0.934  Real_timer/r4_31 (Real_timer/r4_3)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_r4[3]_AND_65_o1 (Real_timer/inc_minutes_r4[3]_AND_65_o)
     LDC:CLR                   0.430          Real_timer/r4_3_LDC
    ----------------------------------------
    Total                      3.694ns (1.336ns logic, 2.358ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_56_o'
  Clock period: 3.987ns (frequency: 250.790MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 2)
  Source:            Real_timer/r3_3_LDC (LATCH)
  Destination:       Real_timer/r3_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_56_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_56_o falling

  Data Path: Real_timer/r3_3_LDC to Real_timer/r3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r3_3_LDC (Real_timer/r3_3_LDC)
     LUT3:I0->O           11   0.205   1.227  Real_timer/r3_31 (Real_timer/r3_3)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_minutes_r3[3]_AND_57_o1 (Real_timer/inc_minutes_r3[3]_AND_57_o)
     LDC:CLR                   0.430          Real_timer/r3_3_LDC
    ----------------------------------------
    Total                      3.987ns (1.336ns logic, 2.651ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h[3]_AND_119_o'
  Clock period: 2.608ns (frequency: 383.421MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.608ns (Levels of Logic = 1)
  Source:            Real_timer/h_0_LDC1 (LATCH)
  Destination:       Real_timer/h_0_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_hours_h[3]_AND_119_o falling
  Destination Clock: Real_timer/inc_hours_h[3]_AND_119_o falling

  Data Path: Real_timer/h_0_LDC1 to Real_timer/h_0_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.898  Real_timer/h_0_LDC1 (Real_timer/h_0_LDC1)
     LUT6:I2->O            1   0.203   0.579  Real_timer/h_0_LDC (Real_timer/h_0_LDC)
     LDP:PRE                   0.430          Real_timer/h_0_LDC1
    ----------------------------------------
    Total                      2.608ns (1.131ns logic, 1.477ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h1[3]_AND_110_o'
  Clock period: 3.915ns (frequency: 255.418MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.915ns (Levels of Logic = 2)
  Source:            Real_timer/h1_0_LDC (LATCH)
  Destination:       Real_timer/h1_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_h1[3]_AND_110_o falling
  Destination Clock: Real_timer/inc_hours_h1[3]_AND_110_o falling

  Data Path: Real_timer/h1_0_LDC to Real_timer/h1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/h1_0_LDC (Real_timer/h1_0_LDC)
     LUT3:I0->O            7   0.205   1.118  Real_timer/h1_01 (Real_timer/h1_0)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_hours_h1[3]_AND_111_o1 (Real_timer/inc_hours_h1[3]_AND_111_o)
     LDC:CLR                   0.430          Real_timer/h1_0_LDC
    ----------------------------------------
    Total                      3.915ns (1.336ns logic, 2.579ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m1[3]_AND_79_o'
  Clock period: 3.758ns (frequency: 266.067MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.758ns (Levels of Logic = 2)
  Source:            Real_timer/m1_0_LDC1 (LATCH)
  Destination:       Real_timer/m1_0_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_minutes_m1[3]_AND_79_o falling
  Destination Clock: Real_timer/inc_minutes_m1[3]_AND_79_o falling

  Data Path: Real_timer/m1_0_LDC1 to Real_timer/m1_0_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  Real_timer/m1_0_LDC1 (Real_timer/m1_0_LDC1)
     LUT3:I0->O           10   0.205   0.961  Real_timer/m1_01 (Real_timer/m1_0)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_m1[3]_AND_78_o1 (Real_timer/m1_0_LDC)
     LDP:PRE                   0.430          Real_timer/m1_0_LDC1
    ----------------------------------------
    Total                      3.758ns (1.336ns logic, 2.422ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m[3]_AND_87_o'
  Clock period: 2.608ns (frequency: 383.421MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.608ns (Levels of Logic = 1)
  Source:            Real_timer/m_0_LDC1 (LATCH)
  Destination:       Real_timer/m_0_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_minutes_m[3]_AND_87_o falling
  Destination Clock: Real_timer/inc_minutes_m[3]_AND_87_o falling

  Data Path: Real_timer/m_0_LDC1 to Real_timer/m_0_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.898  Real_timer/m_0_LDC1 (Real_timer/m_0_LDC1)
     LUT6:I2->O            1   0.203   0.579  Real_timer/m_0_LDC (Real_timer/m_0_LDC)
     LDP:PRE                   0.430          Real_timer/m_0_LDC1
    ----------------------------------------
    Total                      2.608ns (1.131ns logic, 1.477ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h[3]_AND_117_o'
  Clock period: 2.640ns (frequency: 378.730MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.640ns (Levels of Logic = 1)
  Source:            Real_timer/h_1_LDC1 (LATCH)
  Destination:       Real_timer/h_1_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_hours_h[3]_AND_117_o falling
  Destination Clock: Real_timer/inc_hours_h[3]_AND_117_o falling

  Data Path: Real_timer/h_1_LDC1 to Real_timer/h_1_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.931  Real_timer/h_1_LDC1 (Real_timer/h_1_LDC1)
     LUT6:I2->O            1   0.203   0.579  Real_timer/h_1_LDC (Real_timer/h_1_LDC)
     LDP:PRE                   0.430          Real_timer/h_1_LDC1
    ----------------------------------------
    Total                      2.640ns (1.131ns logic, 1.509ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h[3]_AND_114_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Real_timer/h_2_LDC (LATCH)
  Destination:       Real_timer/h_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_h[3]_AND_114_o falling
  Destination Clock: Real_timer/inc_hours_h[3]_AND_114_o falling

  Data Path: Real_timer/h_2_LDC to Real_timer/h_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Real_timer/h_2_LDC (Real_timer/h_2_LDC)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_hours_h[3]_AND_115_o1 (Real_timer/inc_hours_h[3]_AND_115_o)
     LDC:CLR                   0.430          Real_timer/h_2_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h[3]_AND_112_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Real_timer/h_3_LDC (LATCH)
  Destination:       Real_timer/h_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_h[3]_AND_112_o falling
  Destination Clock: Real_timer/inc_hours_h[3]_AND_112_o falling

  Data Path: Real_timer/h_3_LDC to Real_timer/h_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Real_timer/h_3_LDC (Real_timer/h_3_LDC)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_hours_h[3]_AND_113_o1 (Real_timer/inc_hours_h[3]_AND_113_o)
     LDC:CLR                   0.430          Real_timer/h_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h1[3]_AND_106_o'
  Clock period: 3.762ns (frequency: 265.813MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 2)
  Source:            Real_timer/h1_2_LDC (LATCH)
  Destination:       Real_timer/h1_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_h1[3]_AND_106_o falling
  Destination Clock: Real_timer/inc_hours_h1[3]_AND_106_o falling

  Data Path: Real_timer/h1_2_LDC to Real_timer/h1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/h1_2_LDC (Real_timer/h1_2_LDC)
     LUT3:I0->O            4   0.205   0.931  Real_timer/h1_21 (Real_timer/h1_2)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_hours_h1[3]_AND_107_o1 (Real_timer/inc_hours_h1[3]_AND_107_o)
     LDC:CLR                   0.430          Real_timer/h1_2_LDC
    ----------------------------------------
    Total                      3.762ns (1.336ns logic, 2.426ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h1[3]_AND_104_o'
  Clock period: 3.722ns (frequency: 268.666MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.722ns (Levels of Logic = 2)
  Source:            Real_timer/h1_3_LDC (LATCH)
  Destination:       Real_timer/h1_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_h1[3]_AND_104_o falling
  Destination Clock: Real_timer/inc_hours_h1[3]_AND_104_o falling

  Data Path: Real_timer/h1_3_LDC to Real_timer/h1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/h1_3_LDC (Real_timer/h1_3_LDC)
     LUT3:I0->O            5   0.205   0.962  Real_timer/h1_31 (Real_timer/h1_3)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_hours_h1[3]_AND_105_o1 (Real_timer/inc_hours_h1[3]_AND_105_o)
     LDC:CLR                   0.430          Real_timer/h1_3_LDC
    ----------------------------------------
    Total                      3.722ns (1.336ns logic, 2.386ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_h1[3]_AND_109_o'
  Clock period: 3.541ns (frequency: 282.418MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.541ns (Levels of Logic = 2)
  Source:            Real_timer/h1_1_LDC1 (LATCH)
  Destination:       Real_timer/h1_1_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_hours_h1[3]_AND_109_o falling
  Destination Clock: Real_timer/inc_hours_h1[3]_AND_109_o falling

  Data Path: Real_timer/h1_1_LDC1 to Real_timer/h1_1_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  Real_timer/h1_1_LDC1 (Real_timer/h1_1_LDC1)
     LUT3:I0->O            6   0.205   0.745  Real_timer/h1_11 (Real_timer/h1_1)
     LUT6:I5->O            1   0.205   0.579  Real_timer/h1_1_LDC (Real_timer/h1_1_LDC)
     LDP:PRE                   0.430          Real_timer/h1_1_LDC1
    ----------------------------------------
    Total                      3.541ns (1.338ns logic, 2.203ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r6[3]_AND_100_o'
  Clock period: 4.166ns (frequency: 240.044MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.166ns (Levels of Logic = 2)
  Source:            Real_timer/r6_1_LDC (LATCH)
  Destination:       Real_timer/r6_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_100_o falling
  Destination Clock: Real_timer/inc_hours_r6[3]_AND_100_o falling

  Data Path: Real_timer/r6_1_LDC to Real_timer/r6_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r6_1_LDC (Real_timer/r6_1_LDC)
     LUT3:I0->O           14   0.205   1.302  Real_timer/r6_11 (Real_timer/r6_1)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_hours_r6[3]_AND_101_o1 (Real_timer/inc_hours_r6[3]_AND_101_o)
     LDC:CLR                   0.430          Real_timer/r6_1_LDC
    ----------------------------------------
    Total                      4.166ns (1.336ns logic, 2.830ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r6[3]_AND_98_o'
  Clock period: 3.998ns (frequency: 250.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 2)
  Source:            Real_timer/r6_2_LDC (LATCH)
  Destination:       Real_timer/r6_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_98_o falling
  Destination Clock: Real_timer/inc_hours_r6[3]_AND_98_o falling

  Data Path: Real_timer/r6_2_LDC to Real_timer/r6_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r6_2_LDC (Real_timer/r6_2_LDC)
     LUT3:I0->O           10   0.205   1.201  Real_timer/r6_21 (Real_timer/r6_2)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_hours_r6[3]_AND_99_o1 (Real_timer/inc_hours_r6[3]_AND_99_o)
     LDC:CLR                   0.430          Real_timer/r6_2_LDC
    ----------------------------------------
    Total                      3.998ns (1.336ns logic, 2.662ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r6[3]_AND_102_o'
  Clock period: 4.919ns (frequency: 203.302MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.919ns (Levels of Logic = 3)
  Source:            Real_timer/r6_0_LDC (LATCH)
  Destination:       Real_timer/r6_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_102_o falling
  Destination Clock: Real_timer/inc_hours_r6[3]_AND_102_o falling

  Data Path: Real_timer/r6_0_LDC to Real_timer/r6_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.580  Real_timer/r6_0_LDC (Real_timer/r6_0_LDC)
     LUT3:I2->O           17   0.205   1.028  Real_timer/r6_01 (Real_timer/r6_0)
     LUT5:I4->O           18   0.205   1.154  Real_timer/GND_20_o_GND_20_o_OR_7_o_SW0 (N23)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_hours_r6[3]_AND_103_o (Real_timer/inc_hours_r6[3]_AND_103_o)
     LDC:CLR                   0.430          Real_timer/r6_0_LDC
    ----------------------------------------
    Total                      4.919ns (1.541ns logic, 3.378ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_94_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Real_timer/r5_0_LDC (LATCH)
  Destination:       Real_timer/r5_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_94_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_94_o falling

  Data Path: Real_timer/r5_0_LDC to Real_timer/r5_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Real_timer/r5_0_LDC (Real_timer/r5_0_LDC)
     LUT5:I1->O            2   0.203   0.616  Real_timer/inc_hours_r5[3]_AND_95_o1 (Real_timer/inc_hours_r5[3]_AND_95_o)
     LDC:CLR                   0.430          Real_timer/r5_0_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_92_o'
  Clock period: 3.938ns (frequency: 253.949MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.938ns (Levels of Logic = 2)
  Source:            Real_timer/r5_1_LDC (LATCH)
  Destination:       Real_timer/r5_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_92_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_92_o falling

  Data Path: Real_timer/r5_1_LDC to Real_timer/r5_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r5_1_LDC (Real_timer/r5_1_LDC)
     LUT3:I0->O           19   0.205   1.072  Real_timer/r5_11 (Real_timer/r5_1)
     LUT6:I5->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_93_o1 (Real_timer/inc_hours_r5[3]_AND_93_o)
     LDC:CLR                   0.430          Real_timer/r5_1_LDC
    ----------------------------------------
    Total                      3.938ns (1.338ns logic, 2.600ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_90_o'
  Clock period: 3.772ns (frequency: 265.094MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.772ns (Levels of Logic = 2)
  Source:            Real_timer/r5_2_LDC (LATCH)
  Destination:       Real_timer/r5_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_90_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_90_o falling

  Data Path: Real_timer/r5_2_LDC to Real_timer/r5_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  Real_timer/r5_2_LDC (Real_timer/r5_2_LDC)
     LUT6:I3->O            2   0.205   0.845  Real_timer/inc_hours_r5[3]_AND_91_o1_SW0 (N58)
     LUT6:I3->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_91_o1 (Real_timer/inc_hours_r5[3]_AND_91_o)
     LDC:CLR                   0.430          Real_timer/r5_2_LDC
    ----------------------------------------
    Total                      3.772ns (1.338ns logic, 2.434ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m[3]_AND_84_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Real_timer/m_1_LDC (LATCH)
  Destination:       Real_timer/m_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_m[3]_AND_84_o falling
  Destination Clock: Real_timer/inc_minutes_m[3]_AND_84_o falling

  Data Path: Real_timer/m_1_LDC to Real_timer/m_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Real_timer/m_1_LDC (Real_timer/m_1_LDC)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_minutes_m[3]_AND_85_o1 (Real_timer/inc_minutes_m[3]_AND_85_o)
     LDC:CLR                   0.430          Real_timer/m_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m[3]_AND_81_o'
  Clock period: 2.574ns (frequency: 388.485MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.574ns (Levels of Logic = 1)
  Source:            Real_timer/m_3_LDC1 (LATCH)
  Destination:       Real_timer/m_3_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_minutes_m[3]_AND_81_o falling
  Destination Clock: Real_timer/inc_minutes_m[3]_AND_81_o falling

  Data Path: Real_timer/m_3_LDC1 to Real_timer/m_3_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.864  Real_timer/m_3_LDC1 (Real_timer/m_3_LDC1)
     LUT6:I2->O            1   0.203   0.579  Real_timer/m_3_LDC (Real_timer/m_3_LDC)
     LDP:PRE                   0.430          Real_timer/m_3_LDC1
    ----------------------------------------
    Total                      2.574ns (1.131ns logic, 1.443ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m[3]_AND_82_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Real_timer/m_2_LDC (LATCH)
  Destination:       Real_timer/m_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_m[3]_AND_82_o falling
  Destination Clock: Real_timer/inc_minutes_m[3]_AND_82_o falling

  Data Path: Real_timer/m_2_LDC to Real_timer/m_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Real_timer/m_2_LDC (Real_timer/m_2_LDC)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_minutes_m[3]_AND_83_o1 (Real_timer/inc_minutes_m[3]_AND_83_o)
     LDC:CLR                   0.430          Real_timer/m_2_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m1[3]_AND_76_o'
  Clock period: 3.721ns (frequency: 268.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.721ns (Levels of Logic = 2)
  Source:            Real_timer/m1_1_LDC (LATCH)
  Destination:       Real_timer/m1_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_m1[3]_AND_76_o falling
  Destination Clock: Real_timer/inc_minutes_m1[3]_AND_76_o falling

  Data Path: Real_timer/m1_1_LDC to Real_timer/m1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/m1_1_LDC (Real_timer/m1_1_LDC)
     LUT3:I0->O           10   0.205   0.961  Real_timer/m1_11 (Real_timer/m1_1)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_m1[3]_AND_77_o1 (Real_timer/inc_minutes_m1[3]_AND_77_o)
     LDC:CLR                   0.430          Real_timer/m1_1_LDC
    ----------------------------------------
    Total                      3.721ns (1.336ns logic, 2.385ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m1[3]_AND_75_o'
  Clock period: 3.721ns (frequency: 268.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.721ns (Levels of Logic = 2)
  Source:            Real_timer/m1_2_LDC1 (LATCH)
  Destination:       Real_timer/m1_2_LDC1 (LATCH)
  Source Clock:      Real_timer/inc_minutes_m1[3]_AND_75_o falling
  Destination Clock: Real_timer/inc_minutes_m1[3]_AND_75_o falling

  Data Path: Real_timer/m1_2_LDC1 to Real_timer/m1_2_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.498   0.808  Real_timer/m1_2_LDC1 (Real_timer/m1_2_LDC1)
     LUT3:I0->O           10   0.205   0.961  Real_timer/m1_21 (Real_timer/m1_2)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_m1[3]_AND_74_o1 (Real_timer/m1_2_LDC)
     LDP:PRE                   0.430          Real_timer/m1_2_LDC1
    ----------------------------------------
    Total                      3.721ns (1.336ns logic, 2.385ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_m1[3]_AND_72_o'
  Clock period: 3.721ns (frequency: 268.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.721ns (Levels of Logic = 2)
  Source:            Real_timer/m1_3_LDC (LATCH)
  Destination:       Real_timer/m1_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_m1[3]_AND_72_o falling
  Destination Clock: Real_timer/inc_minutes_m1[3]_AND_72_o falling

  Data Path: Real_timer/m1_3_LDC to Real_timer/m1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/m1_3_LDC (Real_timer/m1_3_LDC)
     LUT3:I0->O           10   0.205   0.961  Real_timer/m1_31 (Real_timer/m1_3)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_m1[3]_AND_73_o1 (Real_timer/inc_minutes_m1[3]_AND_73_o)
     LDC:CLR                   0.430          Real_timer/m1_3_LDC
    ----------------------------------------
    Total                      3.721ns (1.336ns logic, 2.385ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r4[3]_AND_70_o'
  Clock period: 3.731ns (frequency: 268.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 2)
  Source:            Real_timer/r4_0_LDC (LATCH)
  Destination:       Real_timer/r4_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_70_o falling
  Destination Clock: Real_timer/inc_minutes_r4[3]_AND_70_o falling

  Data Path: Real_timer/r4_0_LDC to Real_timer/r4_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_0_LDC (Real_timer/r4_0_LDC)
     LUT3:I0->O            9   0.205   0.934  Real_timer/r4_01 (Real_timer/r4_0)
     LUT5:I3->O            2   0.203   0.616  Real_timer/inc_minutes_r4[3]_AND_71_o1 (Real_timer/inc_minutes_r4[3]_AND_71_o)
     LDC:CLR                   0.430          Real_timer/r4_0_LDC
    ----------------------------------------
    Total                      3.731ns (1.336ns logic, 2.395ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r4[3]_AND_66_o'
  Clock period: 3.694ns (frequency: 270.720MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.694ns (Levels of Logic = 2)
  Source:            Real_timer/r4_2_LDC (LATCH)
  Destination:       Real_timer/r4_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_66_o falling
  Destination Clock: Real_timer/inc_minutes_r4[3]_AND_66_o falling

  Data Path: Real_timer/r4_2_LDC to Real_timer/r4_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_2_LDC (Real_timer/r4_2_LDC)
     LUT3:I0->O            9   0.205   0.934  Real_timer/r4_21 (Real_timer/r4_2)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_minutes_r4[3]_AND_67_o1 (Real_timer/inc_minutes_r4[3]_AND_67_o)
     LDC:CLR                   0.430          Real_timer/r4_2_LDC
    ----------------------------------------
    Total                      3.694ns (1.336ns logic, 2.358ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r4[3]_AND_68_o'
  Clock period: 3.847ns (frequency: 259.939MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.847ns (Levels of Logic = 2)
  Source:            Real_timer/r4_1_LDC (LATCH)
  Destination:       Real_timer/r4_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_68_o falling
  Destination Clock: Real_timer/inc_minutes_r4[3]_AND_68_o falling

  Data Path: Real_timer/r4_1_LDC to Real_timer/r4_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_1_LDC (Real_timer/r4_1_LDC)
     LUT3:I0->O           10   0.205   1.085  Real_timer/r4_11 (Real_timer/r4_1)
     LUT6:I3->O            2   0.205   0.616  Real_timer/inc_minutes_r4[3]_AND_69_o (Real_timer/inc_minutes_r4[3]_AND_69_o)
     LDC:CLR                   0.430          Real_timer/r4_1_LDC
    ----------------------------------------
    Total                      3.847ns (1.338ns logic, 2.509ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_62_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Real_timer/r3_0_LDC (LATCH)
  Destination:       Real_timer/r3_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_62_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_62_o falling

  Data Path: Real_timer/r3_0_LDC to Real_timer/r3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Real_timer/r3_0_LDC (Real_timer/r3_0_LDC)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_minutes_r3[3]_AND_63_o1 (Real_timer/inc_minutes_r3[3]_AND_63_o)
     LDC:CLR                   0.430          Real_timer/r3_0_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_60_o'
  Clock period: 4.013ns (frequency: 249.196MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.013ns (Levels of Logic = 2)
  Source:            Real_timer/r3_1_LDC (LATCH)
  Destination:       Real_timer/r3_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_60_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_60_o falling

  Data Path: Real_timer/r3_1_LDC to Real_timer/r3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r3_1_LDC (Real_timer/r3_1_LDC)
     LUT3:I0->O           12   0.205   1.253  Real_timer/r3_11 (Real_timer/r3_1)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_minutes_r3[3]_AND_61_o1 (Real_timer/inc_minutes_r3[3]_AND_61_o)
     LDC:CLR                   0.430          Real_timer/r3_1_LDC
    ----------------------------------------
    Total                      4.013ns (1.336ns logic, 2.677ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_58_o'
  Clock period: 3.928ns (frequency: 254.595MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 2)
  Source:            Real_timer/r3_2_LDC (LATCH)
  Destination:       Real_timer/r3_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_58_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_58_o falling

  Data Path: Real_timer/r3_2_LDC to Real_timer/r3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r3_2_LDC (Real_timer/r3_2_LDC)
     LUT3:I0->O           11   0.205   1.130  Real_timer/r3_21 (Real_timer/r3_2)
     LUT6:I2->O            2   0.203   0.616  Real_timer/inc_minutes_r3[3]_AND_59_o1 (Real_timer/inc_minutes_r3[3]_AND_59_o)
     LDC:CLR                   0.430          Real_timer/r3_2_LDC
    ----------------------------------------
    Total                      3.928ns (1.336ns logic, 2.592ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_generator/CLK_reg_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            inc_minutes (PAD)
  Destination:       ShiftRegistryMinutes/sreg_4 (FF)
  Destination Clock: Clk_generator/CLK_reg_tmp rising

  Data Path: inc_minutes to ShiftRegistryMinutes/sreg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  inc_minutes_IBUF (inc_minutes_IBUF)
     FD:D                      0.102          ShiftRegistryMinutes/sreg_4
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            inc_hours (PAD)
  Destination:       DebounceU3/flipflops_0 (FF)
  Destination Clock: CLK rising

  Data Path: inc_hours to DebounceU3/flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  inc_hours_IBUF (inc_hours_IBUF)
     FD:D                      0.102          DebounceU3/flipflops_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_display_tmp'
  Total number of paths / destination ports: 172 / 14
-------------------------------------------------------------------------
Offset:              7.229ns (Levels of Logic = 4)
  Source:            Anode_display/COUNTER_0 (FF)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_0 to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.392  Anode_display/COUNTER_0 (Anode_display/COUNTER_0)
     LUT6:I0->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.229ns (3.629ns logic, 3.600ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_time_tmp'
  Total number of paths / destination ports: 298 / 8
-------------------------------------------------------------------------
Offset:              8.147ns (Levels of Logic = 5)
  Source:            Real_timer/r5_1_C_1 (FF)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/r5_1_C_1 to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  Real_timer/r5_1_C_1 (Real_timer/r5_1_C_1)
     LUT3:I1->O           19   0.203   1.319  Real_timer/r5_11 (Real_timer/r5_1)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      8.147ns (3.832ns logic, 4.315ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_88_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.101ns (Levels of Logic = 5)
  Source:            Real_timer/r5_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_88_o falling

  Data Path: Real_timer/r5_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_3_LDC (Real_timer/r5_3_LDC)
     LUT3:I0->O           18   0.205   1.154  Real_timer/r5_31 (Real_timer/r5_3)
     LUT5:I3->O            2   0.203   0.617  Anode_display/Mmux_selected_value41 (Anode_display/Mmux_selected_value4)
     LUT6:I5->O            7   0.205   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      8.101ns (3.885ns logic, 4.216ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_56_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.795ns (Levels of Logic = 5)
  Source:            Real_timer/r3_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_56_o falling

  Data Path: Real_timer/r3_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r3_3_LDC (Real_timer/r3_3_LDC)
     LUT3:I0->O           11   0.205   0.883  Real_timer/r3_31 (Real_timer/r3_3)
     LUT5:I4->O            2   0.205   0.617  Anode_display/Mmux_selected_value41 (Anode_display/Mmux_selected_value4)
     LUT6:I5->O            7   0.205   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.795ns (3.887ns logic, 3.908ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_60_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.255ns (Levels of Logic = 4)
  Source:            Real_timer/r3_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_60_o falling

  Data Path: Real_timer/r3_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r3_1_LDC (Real_timer/r3_1_LDC)
     LUT3:I0->O           12   0.205   1.137  Real_timer/r3_11 (Real_timer/r3_1)
     LUT6:I3->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.255ns (3.682ns logic, 3.573ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r4[3]_AND_68_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 4)
  Source:            Real_timer/r4_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_68_o falling

  Data Path: Real_timer/r4_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_1_LDC (Real_timer/r4_1_LDC)
     LUT3:I0->O           10   0.205   0.961  Real_timer/r4_11 (Real_timer/r4_1)
     LUT6:I4->O            8   0.203   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.077ns (3.680ns logic, 3.397ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_92_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.324ns (Levels of Logic = 5)
  Source:            Real_timer/r5_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_92_o falling

  Data Path: Real_timer/r5_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r5_1_LDC (Real_timer/r5_1_LDC)
     LUT3:I0->O           19   0.205   1.319  Real_timer/r5_11 (Real_timer/r5_1)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      8.324ns (3.885ns logic, 4.439ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r6[3]_AND_100_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.965ns (Levels of Logic = 5)
  Source:            Real_timer/r6_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_100_o falling

  Data Path: Real_timer/r6_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r6_1_LDC (Real_timer/r6_1_LDC)
     LUT3:I0->O           14   0.205   0.958  Real_timer/r6_11 (Real_timer/r6_1)
     LUT6:I5->O            1   0.205   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.965ns (3.887ns logic, 4.078ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_58_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.267ns (Levels of Logic = 4)
  Source:            Real_timer/r3_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_58_o falling

  Data Path: Real_timer/r3_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r3_2_LDC (Real_timer/r3_2_LDC)
     LUT3:I0->O           11   0.205   1.111  Real_timer/r3_21 (Real_timer/r3_2)
     LUT6:I3->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.267ns (3.682ns logic, 3.585ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r4[3]_AND_66_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.050ns (Levels of Logic = 4)
  Source:            Real_timer/r4_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_66_o falling

  Data Path: Real_timer/r4_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_2_LDC (Real_timer/r4_2_LDC)
     LUT3:I0->O            9   0.205   0.934  Real_timer/r4_21 (Real_timer/r4_2)
     LUT6:I4->O            8   0.203   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.050ns (3.680ns logic, 3.370ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_90_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.318ns (Levels of Logic = 5)
  Source:            Real_timer/r5_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_90_o falling

  Data Path: Real_timer/r5_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  Real_timer/r5_2_LDC (Real_timer/r5_2_LDC)
     LUT3:I0->O           16   0.205   1.252  Real_timer/r5_21 (Real_timer/r5_2)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value31 (Anode_display/Mmux_selected_value3)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      8.318ns (3.885ns logic, 4.433ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r6[3]_AND_98_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.797ns (Levels of Logic = 5)
  Source:            Real_timer/r6_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_98_o falling

  Data Path: Real_timer/r6_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r6_2_LDC (Real_timer/r6_2_LDC)
     LUT3:I0->O           10   0.205   0.857  Real_timer/r6_21 (Real_timer/r6_2)
     LUT6:I5->O            1   0.205   0.580  Anode_display/Mmux_selected_value31 (Anode_display/Mmux_selected_value3)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.797ns (3.887ns logic, 3.910ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r4[3]_AND_70_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.333ns (Levels of Logic = 5)
  Source:            Real_timer/r4_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_70_o falling

  Data Path: Real_timer/r4_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_0_LDC (Real_timer/r4_0_LDC)
     LUT3:I0->O            9   0.205   1.077  Real_timer/r4_01 (Real_timer/r4_0)
     LUT5:I1->O            1   0.203   0.000  Anode_display/Mmux_selected_value13_F (N117)
     MUXF7:I0->O           7   0.131   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.333ns (3.811ns logic, 3.522ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r6[3]_AND_102_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.020ns (Levels of Logic = 5)
  Source:            Real_timer/r6_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_102_o falling

  Data Path: Real_timer/r6_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.580  Real_timer/r6_0_LDC (Real_timer/r6_0_LDC)
     LUT3:I2->O           17   0.205   1.028  Real_timer/r6_01 (Real_timer/r6_0)
     LUT5:I4->O            1   0.205   0.000  Anode_display/Mmux_selected_value13_F (N117)
     MUXF7:I0->O           7   0.131   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.020ns (3.813ns logic, 3.207ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_62_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.336ns (Levels of Logic = 5)
  Source:            Real_timer/r3_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_62_o falling

  Data Path: Real_timer/r3_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r3_0_LDC (Real_timer/r3_0_LDC)
     LUT3:I0->O           13   0.205   1.037  Real_timer/r3_01 (Real_timer/r3_0)
     LUT5:I3->O            1   0.203   0.000  Anode_display/Mmux_selected_value13_G (N118)
     MUXF7:I1->O           7   0.140   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.336ns (3.820ns logic, 3.516ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_94_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.338ns (Levels of Logic = 5)
  Source:            Real_timer/r5_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_94_o falling

  Data Path: Real_timer/r5_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r5_0_LDC (Real_timer/r5_0_LDC)
     LUT3:I0->O           16   0.205   1.005  Real_timer/r5_01 (Real_timer/r5_0)
     LUT5:I4->O            1   0.205   0.000  Anode_display/Mmux_selected_value13_G (N118)
     MUXF7:I1->O           7   0.140   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.338ns (3.822ns logic, 3.516ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r4[3]_AND_64_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.164ns (Levels of Logic = 4)
  Source:            Real_timer/r4_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_minutes_r4[3]_AND_64_o falling

  Data Path: Real_timer/r4_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  Real_timer/r4_3_LDC (Real_timer/r4_3_LDC)
     LUT3:I0->O            9   0.205   1.077  Real_timer/r4_31 (Real_timer/r4_3)
     LUT6:I2->O            7   0.203   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.164ns (3.680ns logic, 3.484ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r6[3]_AND_96_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.036ns (Levels of Logic = 4)
  Source:            Real_timer/r6_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_hours_r6[3]_AND_96_o falling

  Data Path: Real_timer/r6_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r6_3_LDC (Real_timer/r6_3_LDC)
     LUT3:I0->O            7   0.205   0.878  Real_timer/r6_31 (Real_timer/r6_3)
     LUT6:I4->O            7   0.203   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.036ns (3.680ns logic, 3.356ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_display_tmp
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
Clk_generator/CLK_display_tmp|    2.988|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_reg_tmp
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk_generator/CLK_reg_tmp|    1.199|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_time_tmp
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |    5.176|         |         |         |
Clk_generator/CLK_reg_tmp            |    6.356|         |         |         |
Clk_generator/CLK_time_tmp           |    5.222|         |         |         |
DebounceU1/result                    |    5.824|         |         |         |
Real_timer/inc_hours_h1[3]_AND_104_o |         |    4.687|         |         |
Real_timer/inc_hours_h1[3]_AND_106_o |         |    4.738|         |         |
Real_timer/inc_hours_h1[3]_AND_109_o |         |    4.717|         |         |
Real_timer/inc_hours_h1[3]_AND_110_o |         |    4.440|         |         |
Real_timer/inc_hours_h[3]_AND_112_o  |         |    4.878|         |         |
Real_timer/inc_hours_h[3]_AND_114_o  |         |    4.799|         |         |
Real_timer/inc_hours_h[3]_AND_117_o  |         |    4.732|         |         |
Real_timer/inc_hours_h[3]_AND_119_o  |         |    4.827|         |         |
Real_timer/inc_hours_r5[3]_AND_88_o  |         |    5.179|         |         |
Real_timer/inc_hours_r5[3]_AND_90_o  |         |    5.350|         |         |
Real_timer/inc_hours_r5[3]_AND_92_o  |         |    5.254|         |         |
Real_timer/inc_hours_r5[3]_AND_94_o  |         |    5.184|         |         |
Real_timer/inc_hours_r6[3]_AND_100_o |         |    5.173|         |         |
Real_timer/inc_hours_r6[3]_AND_102_o |         |    5.045|         |         |
Real_timer/inc_hours_r6[3]_AND_96_o  |         |    5.060|         |         |
Real_timer/inc_hours_r6[3]_AND_98_o  |         |    5.241|         |         |
Real_timer/inc_minutes_m1[3]_AND_72_o|         |    4.098|         |         |
Real_timer/inc_minutes_m1[3]_AND_75_o|         |    4.906|         |         |
Real_timer/inc_minutes_m1[3]_AND_76_o|         |    4.780|         |         |
Real_timer/inc_minutes_m1[3]_AND_79_o|         |    4.716|         |         |
Real_timer/inc_minutes_m[3]_AND_81_o |         |    5.011|         |         |
Real_timer/inc_minutes_m[3]_AND_82_o |         |    4.063|         |         |
Real_timer/inc_minutes_m[3]_AND_84_o |         |    4.919|         |         |
Real_timer/inc_minutes_m[3]_AND_87_o |         |    4.875|         |         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |    4.987|         |         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |    4.673|         |         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |    4.887|         |         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |    4.881|         |         |
Real_timer/inc_minutes_r4[3]_AND_64_o|         |    4.618|         |         |
Real_timer/inc_minutes_r4[3]_AND_66_o|         |    4.516|         |         |
Real_timer/inc_minutes_r4[3]_AND_68_o|         |    3.864|         |         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |    4.860|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebounceU1/result
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
DebounceU1/result|    3.078|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h1[3]_AND_104_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.222|         |
DebounceU1/result                   |         |         |    5.041|         |
Real_timer/inc_hours_h1[3]_AND_104_o|         |         |    3.722|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.102|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.224|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.128|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.058|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    5.173|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    5.045|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    4.225|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.241|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h1[3]_AND_106_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.222|         |
DebounceU1/result                   |         |         |    5.041|         |
Real_timer/inc_hours_h1[3]_AND_106_o|         |         |    3.762|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.102|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.224|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.128|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.058|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    5.173|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    5.045|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    4.225|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.241|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h1[3]_AND_109_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.139|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.318|         |
Clk_generator/CLK_time_tmp          |         |         |    5.201|         |
DebounceU1/result                   |         |         |    5.129|         |
Real_timer/inc_hours_h1[3]_AND_109_o|         |         |    3.541|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.015|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.313|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.217|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.146|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    4.129|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    5.024|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    4.205|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.221|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h1[3]_AND_110_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.222|         |
DebounceU1/result                   |         |         |    5.041|         |
Real_timer/inc_hours_h1[3]_AND_110_o|         |         |    3.915|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.102|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.224|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.128|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.058|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    5.173|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    5.045|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    4.225|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.241|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h[3]_AND_112_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.356|         |
Clk_generator/CLK_time_tmp         |         |         |    3.672|         |
DebounceU1/result                  |         |         |    3.850|         |
Real_timer/inc_hours_h[3]_AND_112_o|         |         |    2.646|         |
Real_timer/inc_hours_r5[3]_AND_88_o|         |         |    3.849|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h[3]_AND_114_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.356|         |
Clk_generator/CLK_time_tmp         |         |         |    3.755|         |
DebounceU1/result                  |         |         |    3.850|         |
Real_timer/inc_hours_h[3]_AND_114_o|         |         |    2.678|         |
Real_timer/inc_hours_r5[3]_AND_90_o|         |         |    3.932|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h[3]_AND_117_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.139|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.318|         |
Clk_generator/CLK_time_tmp         |         |         |    3.723|         |
DebounceU1/result                  |         |         |    3.813|         |
Real_timer/inc_hours_h[3]_AND_117_o|         |         |    2.640|         |
Real_timer/inc_hours_r5[3]_AND_92_o|         |         |    3.900|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_h[3]_AND_119_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.139|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.318|         |
Clk_generator/CLK_time_tmp         |         |         |    3.656|         |
DebounceU1/result                  |         |         |    3.813|         |
Real_timer/inc_hours_h[3]_AND_119_o|         |         |    2.608|         |
Real_timer/inc_hours_r5[3]_AND_94_o|         |         |    3.833|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_88_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    3.514|         |
Clk_generator/CLK_reg_tmp          |         |         |    4.441|         |
Clk_generator/CLK_time_tmp         |         |         |    4.679|         |
DebounceU1/result                  |         |         |    4.673|         |
Real_timer/inc_hours_r5[3]_AND_88_o|         |         |    4.484|         |
Real_timer/inc_hours_r5[3]_AND_90_o|         |         |    4.856|         |
Real_timer/inc_hours_r5[3]_AND_92_o|         |         |    4.760|         |
Real_timer/inc_hours_r5[3]_AND_94_o|         |         |    4.690|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_90_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    4.994|         |
DebounceU1/result                   |         |         |    4.921|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    4.094|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    3.772|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    4.988|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    4.897|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    4.166|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    4.817|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    3.997|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.013|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_92_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.156|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.336|         |
Clk_generator/CLK_time_tmp         |         |         |    3.922|         |
DebounceU1/result                  |         |         |    3.870|         |
Real_timer/inc_hours_r5[3]_AND_88_o|         |         |    4.094|         |
Real_timer/inc_hours_r5[3]_AND_90_o|         |         |    4.034|         |
Real_timer/inc_hours_r5[3]_AND_92_o|         |         |    3.938|         |
Real_timer/inc_hours_r5[3]_AND_94_o|         |         |    4.099|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_94_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.156|         |
Clk_generator/CLK_reg_tmp          |         |         |    6.336|         |
Clk_generator/CLK_time_tmp         |         |         |    2.610|         |
DebounceU1/result                  |         |         |    3.610|         |
Real_timer/inc_hours_r5[3]_AND_94_o|         |         |    2.678|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r6[3]_AND_100_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.120|         |
DebounceU1/result                   |         |         |    5.023|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    4.981|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.187|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.091|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.134|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    4.166|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    4.943|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    5.060|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.046|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r6[3]_AND_102_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.173|         |
DebounceU1/result                   |         |         |    5.167|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.102|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.350|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    5.254|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.184|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    5.173|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    4.919|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    4.776|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.115|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r6[3]_AND_96_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    5.017|         |
DebounceU1/result                   |         |         |    5.824|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    5.019|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    5.013|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    4.988|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    5.023|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    4.972|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    4.840|         |
Real_timer/inc_hours_r6[3]_AND_96_o |         |         |    3.997|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    5.013|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r6[3]_AND_98_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |         |         |    5.176|         |
Clk_generator/CLK_reg_tmp           |         |         |    6.356|         |
Clk_generator/CLK_time_tmp          |         |         |    4.581|         |
DebounceU1/result                   |         |         |    4.635|         |
Real_timer/inc_hours_r5[3]_AND_88_o |         |         |    3.951|         |
Real_timer/inc_hours_r5[3]_AND_90_o |         |         |    4.717|         |
Real_timer/inc_hours_r5[3]_AND_92_o |         |         |    3.580|         |
Real_timer/inc_hours_r5[3]_AND_94_o |         |         |    4.758|         |
Real_timer/inc_hours_r6[3]_AND_100_o|         |         |    4.052|         |
Real_timer/inc_hours_r6[3]_AND_102_o|         |         |    3.807|         |
Real_timer/inc_hours_r6[3]_AND_98_o |         |         |    3.998|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m1[3]_AND_72_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.628|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.584|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.870|         |
Real_timer/inc_minutes_m1[3]_AND_72_o|         |         |    3.721|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_64_o|         |         |    3.820|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m1[3]_AND_75_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.628|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.584|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.870|         |
Real_timer/inc_minutes_m1[3]_AND_75_o|         |         |    3.721|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_66_o|         |         |    3.820|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m1[3]_AND_76_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.628|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.584|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.870|         |
Real_timer/inc_minutes_m1[3]_AND_76_o|         |         |    3.721|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_68_o|         |         |    3.847|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m1[3]_AND_79_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.628|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.584|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.870|         |
Real_timer/inc_minutes_m1[3]_AND_79_o|         |         |    3.758|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |         |    3.857|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m[3]_AND_81_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.672|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.078|         |
Clk_generator/CLK_time_tmp           |         |         |    3.431|         |
DebounceU1/result                    |         |         |    3.813|         |
Real_timer/inc_minutes_m[3]_AND_81_o |         |         |    2.574|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    3.608|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m[3]_AND_82_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.710|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.115|         |
Clk_generator/CLK_time_tmp           |         |         |    3.506|         |
DebounceU1/result                    |         |         |    3.850|         |
Real_timer/inc_minutes_m[3]_AND_82_o |         |         |    2.678|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.683|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m[3]_AND_84_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.710|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.115|         |
Clk_generator/CLK_time_tmp           |         |         |    3.494|         |
DebounceU1/result                    |         |         |    3.850|         |
Real_timer/inc_minutes_m[3]_AND_84_o |         |         |    2.646|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    3.671|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_m[3]_AND_87_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.672|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.078|         |
Clk_generator/CLK_time_tmp           |         |         |    3.553|         |
DebounceU1/result                    |         |         |    3.813|         |
Real_timer/inc_minutes_m[3]_AND_87_o |         |         |    2.608|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    3.730|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_56_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.710|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.115|         |
Clk_generator/CLK_time_tmp           |         |         |    3.810|         |
DebounceU1/result                    |         |         |    3.508|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    3.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.911|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    3.916|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    3.869|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_58_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.628|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.701|         |
Clk_generator/CLK_time_tmp           |         |         |    3.818|         |
DebounceU1/result                    |         |         |    3.508|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.928|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    3.773|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    3.995|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_60_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.710|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.115|         |
Clk_generator/CLK_time_tmp           |         |         |    3.836|         |
DebounceU1/result                    |         |         |    3.610|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    3.873|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.928|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.013|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    3.767|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_62_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.648|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.681|         |
Clk_generator/CLK_time_tmp           |         |         |    2.452|         |
DebounceU1/result                    |         |         |    3.736|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    2.646|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r4[3]_AND_64_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.648|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.681|         |
Clk_generator/CLK_time_tmp           |         |         |    4.683|         |
DebounceU1/result                    |         |         |    4.759|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.779|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    4.673|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.787|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.655|         |
Real_timer/inc_minutes_r4[3]_AND_64_o|         |         |    3.694|         |
Real_timer/inc_minutes_r4[3]_AND_66_o|         |         |    3.837|         |
Real_timer/inc_minutes_r4[3]_AND_68_o|         |         |    3.847|         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |         |    4.860|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r4[3]_AND_66_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.648|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.681|         |
Clk_generator/CLK_time_tmp           |         |         |    4.683|         |
DebounceU1/result                    |         |         |    4.759|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.779|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    4.673|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.787|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.655|         |
Real_timer/inc_minutes_r4[3]_AND_64_o|         |         |    3.837|         |
Real_timer/inc_minutes_r4[3]_AND_66_o|         |         |    3.694|         |
Real_timer/inc_minutes_r4[3]_AND_68_o|         |         |    3.847|         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |         |    4.860|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r4[3]_AND_68_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    4.690|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.095|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.870|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_64_o|         |         |    4.618|         |
Real_timer/inc_minutes_r4[3]_AND_66_o|         |         |    4.516|         |
Real_timer/inc_minutes_r4[3]_AND_68_o|         |         |    3.847|         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |         |    3.874|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r4[3]_AND_70_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    3.531|         |
Clk_generator/CLK_reg_tmp            |         |         |    4.567|         |
Clk_generator/CLK_time_tmp           |         |         |    4.810|         |
DebounceU1/result                    |         |         |    3.850|         |
Real_timer/inc_minutes_r3[3]_AND_56_o|         |         |    4.987|         |
Real_timer/inc_minutes_r3[3]_AND_58_o|         |         |    3.842|         |
Real_timer/inc_minutes_r3[3]_AND_60_o|         |         |    4.887|         |
Real_timer/inc_minutes_r3[3]_AND_62_o|         |         |    4.881|         |
Real_timer/inc_minutes_r4[3]_AND_70_o|         |         |    3.731|         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.93 secs
 
--> 

Total memory usage is 4523676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    3 (   0 filtered)

