#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec 29 14:33:29 2023
# Process ID: 21820
# Current directory: D:/Desktop/lab30_Risc5CPU/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13140 D:\Desktop\lab30_Risc5CPU\vivado201704\Risc5CPU.xpr
# Log file: D:/Desktop/lab30_Risc5CPU/vivado201704/vivado.log
# Journal file: D:/Desktop/lab30_Risc5CPU/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
add_files -norecurse {D:/Desktop/lab30_Risc5CPU/src/Add_32bit.v D:/Desktop/lab30_Risc5CPU/src/MEMWB.v D:/Desktop/lab30_Risc5CPU/src/InstructionROM.v D:/Desktop/lab30_Risc5CPU/src/BranchTest.v D:/Desktop/lab30_Risc5CPU/src/ALU.v D:/Desktop/lab30_Risc5CPU/src/EXMEM.v D:/Desktop/lab30_Risc5CPU/src/ID.v D:/Desktop/lab30_Risc5CPU/src/Add_4bit.v D:/Desktop/lab30_Risc5CPU/src/Decode.v D:/Desktop/lab30_Risc5CPU/src/IFID.v D:/Desktop/lab30_Risc5CPU/src/RBWRegisters.v D:/Desktop/lab30_Risc5CPU/src/IDEX.v D:/Desktop/lab30_Risc5CPU/src/IF.v D:/Desktop/lab30_Risc5CPU/src/Add_8bit.v D:/Desktop/lab30_Risc5CPU/src/registers.v D:/Desktop/lab30_Risc5CPU/src/Risc5CPU.v D:/Desktop/lab30_Risc5CPU/src/mux.v D:/Desktop/lab30_Risc5CPU/src/EX.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataRam -dir d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataRam}] [get_ips DataRam]
generate_target {instantiation_template} [get_files d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/DataRam.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/DataRam.xci]
catch { config_ip_cache -export [get_ips -all DataRam] }
export_ip_user_files -of_objects [get_files d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/DataRam.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/DataRam.xci]
launch_runs DataRam_synth_1 -jobs 16
wait_on_run DataRam_synth_1
export_simulation -of_objects [get_files d:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/DataRam.xci] -directory D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files -ipstatic_source_dir D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/modelsim} {questa=D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/questa} {riviera=D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/riviera} {activehdl=D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Desktop/lab30_Risc5CPU/src/Add_8bit.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/lab30_Risc5CPU/src/Add_8bit.v
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Risc5CPU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/Desktop/lab30_Risc5CPU/src/Risc5CPU_tb.v D:/Desktop/lab30_Risc5CPU/src/Decode_tb.v D:/Desktop/lab30_Risc5CPU/src/ALU_tb.v D:/Desktop/lab30_Risc5CPU/src/IF_tb.v}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Risc5CPU_tb_v [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Risc5CPU_tb_v.tcl
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source Risc5CPU_tb_v.tcl
close_sim
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PipelineCPUTest [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run DisplayROM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
