Creating empty 100MiB image file: /home/magnago/overlay/extending_bound_no_stutter.c.ext3
Formatting image with ext3 file system
Image is done: /home/magnago/overlay/extending_bound_no_stutter.c.ext3
This is Ultimate 0.2.1-origin.dev-f91880a
[2021-04-24 13:51:09,677 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2021-04-24 13:51:09,679 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2021-04-24 13:51:09,719 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2021-04-24 13:51:09,720 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2021-04-24 13:51:09,720 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2021-04-24 13:51:09,721 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2021-04-24 13:51:09,723 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2021-04-24 13:51:09,724 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2021-04-24 13:51:09,724 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2021-04-24 13:51:09,725 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2021-04-24 13:51:09,726 INFO  L184        SettingsManager]: B?chi Program Product provides no preferences, ignoring...
[2021-04-24 13:51:09,726 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2021-04-24 13:51:09,726 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2021-04-24 13:51:09,727 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2021-04-24 13:51:09,728 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2021-04-24 13:51:09,728 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2021-04-24 13:51:09,729 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2021-04-24 13:51:09,730 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2021-04-24 13:51:09,731 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2021-04-24 13:51:09,732 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2021-04-24 13:51:09,733 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2021-04-24 13:51:09,734 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2021-04-24 13:51:09,734 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2021-04-24 13:51:09,736 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2021-04-24 13:51:09,736 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2021-04-24 13:51:09,736 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2021-04-24 13:51:09,737 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2021-04-24 13:51:09,737 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2021-04-24 13:51:09,738 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2021-04-24 13:51:09,738 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2021-04-24 13:51:09,738 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2021-04-24 13:51:09,739 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2021-04-24 13:51:09,739 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2021-04-24 13:51:09,740 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2021-04-24 13:51:09,740 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2021-04-24 13:51:09,741 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2021-04-24 13:51:09,741 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2021-04-24 13:51:09,741 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2021-04-24 13:51:09,742 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2021-04-24 13:51:09,742 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2021-04-24 13:51:09,743 INFO  L101        SettingsManager]: Beginning loading settings from /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf
[2021-04-24 13:51:09,754 INFO  L113        SettingsManager]: Loading preferences was successful
[2021-04-24 13:51:09,754 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2021-04-24 13:51:09,755 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2021-04-24 13:51:09,755 INFO  L138        SettingsManager]:  * Minimize states even if more edges are added than removed.=true
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Rewrite not-equals=true
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Use SBE=true
[2021-04-24 13:51:09,756 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2021-04-24 13:51:09,756 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2021-04-24 13:51:09,756 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2021-04-24 13:51:09,757 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2021-04-24 13:51:09,757 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Overapproximate operations on floating types -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Assume nondeterminstic values are in range -> false
[2021-04-24 13:51:09,926 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2021-04-24 13:51:09,949 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2021-04-24 13:51:09,951 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2021-04-24 13:51:09,951 INFO  L271        PluginConnector]: Initializing CDTParser...
[2021-04-24 13:51:09,952 INFO  L275        PluginConnector]: CDTParser initialized
[2021-04-24 13:51:09,953 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound_no_stutter.c
[2021-04-24 13:51:09,998 INFO  L220              CDTParser]: Created temporary CDT project at /home/singularity/ba2f8d17f78549348e8b573a5885be42/FLAG563a1a512
!SESSION 2021-04-24 13:51:07.879 -----------------------------------------------
eclipse.buildId=unknown
java.version=11.0.10
java.vendor=Ubuntu
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  --console -tc /home/singularity/UAutomizer-linux/config/AutomizerLTL.xml -s /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf --cacsl2boogietranslator.overapproximate.operations.on.floating.types=false --cacsl2boogietranslator.assume.nondeterminstic.values.are.in.range false -i /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound_no_stutter.c
Command-line arguments:  -os linux -ws gtk -arch x86_64 -consoleLog --console -data @user.home/.ultimate -tc /home/singularity/UAutomizer-linux/config/AutomizerLTL.xml -s /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf -data /home/singularity --cacsl2boogietranslator.overapproximate.operations.on.floating.types=false --cacsl2boogietranslator.assume.nondeterminstic.values.are.in.range false -i /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound_no_stutter.c

!ENTRY org.eclipse.cdt.core 1 0 2021-04-24 13:51:10.219
!MESSAGE Indexed 'FLAG563a1a512' (0 sources, 0 headers) in 0.006 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)
[2021-04-24 13:51:10,365 INFO  L306              CDTParser]: Found 1 translation units.
[2021-04-24 13:51:10,366 INFO  L160              CDTParser]: Scanning /home/magnago/benchmarks/ltl_infinite_state/bounded_counter/ultimate/extending_bound_no_stutter.c
[2021-04-24 13:51:10,388 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/singularity/ba2f8d17f78549348e8b573a5885be42/FLAG563a1a512
[2021-04-24 13:51:10,401 INFO  L357              CDTParser]: Successfully deleted /home/singularity/ba2f8d17f78549348e8b573a5885be42
[2021-04-24 13:51:10,403 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2021-04-24 13:51:10,405 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2021-04-24 13:51:10,407 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2021-04-24 13:51:10,407 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2021-04-24 13:51:10,409 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2021-04-24 13:51:10,410 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,410 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@2f640bf and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10, skipping insertion in model container
[2021-04-24 13:51:10,411 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,419 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2021-04-24 13:51:10,431 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2021-04-24 13:51:10,574 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:51:10,579 INFO  L203         MainTranslator]: Completed pre-run
[2021-04-24 13:51:10,593 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:51:10,611 INFO  L208         MainTranslator]: Completed translation
[2021-04-24 13:51:10,611 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10 WrapperNode
[2021-04-24 13:51:10,612 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2021-04-24 13:51:10,613 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2021-04-24 13:51:10,613 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2021-04-24 13:51:10,613 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2021-04-24 13:51:10,627 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,627 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,631 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,631 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,635 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,638 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,638 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,639 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2021-04-24 13:51:10,640 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2021-04-24 13:51:10,640 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2021-04-24 13:51:10,640 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2021-04-24 13:51:10,641 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (1/1) ...
[2021-04-24 13:51:10,719 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.init
[2021-04-24 13:51:10,720 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2021-04-24 13:51:10,720 INFO  L138     BoogieDeclarations]: Found implementation of procedure __VERIFIER_nondet_bool
[2021-04-24 13:51:10,720 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2021-04-24 13:51:10,720 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_float
[2021-04-24 13:51:10,720 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int
[2021-04-24 13:51:10,720 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_bool
[2021-04-24 13:51:10,721 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2021-04-24 13:51:10,721 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.init
[2021-04-24 13:51:10,721 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2021-04-24 13:51:10,872 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2021-04-24 13:51:10,873 INFO  L299             CfgBuilder]: Removed 1 assume(true) statements.
[2021-04-24 13:51:10,874 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:10 BoogieIcfgContainer
[2021-04-24 13:51:10,875 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2021-04-24 13:51:10,875 INFO  L113        PluginConnector]: ------------------------LTL2Aut----------------------------
[2021-04-24 13:51:10,876 INFO  L271        PluginConnector]: Initializing LTL2Aut...
[2021-04-24 13:51:10,878 INFO  L275        PluginConnector]: LTL2Aut initialized
[2021-04-24 13:51:10,880 INFO  L185        PluginConnector]: Executing the observer LTL2autObserver from plugin LTL2Aut for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (2/3) ...
No working directory specified, using /usr/bin/ltl2ba
Starting monitored process 1 with ltl2ba -f ! ( ( ! ( [] ( <> ( a ) ) ) || ! ( [] ( <> ( b ) ) ) ) )  (exit command is null, workingDir is null)
[2021-04-24 13:51:10,930 INFO  L125        LTL2autObserver]: LTL Property is: (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0)))))
[2021-04-24 13:51:10,931 INFO  L202        PluginConnector]: Adding new model Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:10 NWAContainer
[2021-04-24 13:51:10,931 INFO  L132        PluginConnector]: ------------------------ END LTL2Aut----------------------------
[2021-04-24 13:51:10,932 INFO  L113        PluginConnector]: ------------------------B?chi Program Product----------------------------
[2021-04-24 13:51:10,932 INFO  L271        PluginConnector]: Initializing B?chi Program Product...
[2021-04-24 13:51:10,933 INFO  L275        PluginConnector]: B?chi Program Product initialized
[2021-04-24 13:51:10,934 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:10" (3/4) ...
[2021-04-24 13:51:10,935 INFO  L205        PluginConnector]: Invalid model from B?chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@5eb031cf and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:10, skipping insertion in model container
[2021-04-24 13:51:10,935 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:10" (4/4) ...
[2021-04-24 13:51:10,938 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 8 edges
[2021-04-24 13:51:10,939 INFO  L110   BuchiProductObserver]: Initial RCFG 45 locations, 51 edges
[2021-04-24 13:51:10,939 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2021-04-24 13:51:10,944 INFO  L132       ProductGenerator]: The program has no step specification, so we assume maximum atomicity
[2021-04-24 13:51:11,198 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2021-04-24 13:51:11,199 INFO  L110   BuchiProductObserver]: BuchiProgram size 116 locations, 289 edges
[2021-04-24 13:51:11,200 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:11 BoogieIcfgContainer
[2021-04-24 13:51:11,200 INFO  L132        PluginConnector]: ------------------------ END B?chi Program Product----------------------------
[2021-04-24 13:51:11,201 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2021-04-24 13:51:11,201 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2021-04-24 13:51:11,203 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2021-04-24 13:51:11,204 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:11" (1/1) ...
[2021-04-24 13:51:11,228 WARN  L208         IcfgDuplicator]: Creating raw copy for unreachable call because return is reachable in graph view: call #t~ret1 := __VERIFIER_nondet_bool();
[2021-04-24 13:51:11,230 INFO  L313           BlockEncoder]: Initial Icfg 116 locations, 289 edges
[2021-04-24 13:51:11,230 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2021-04-24 13:51:11,231 INFO  L263           BlockEncoder]: Using Maximize final states
[2021-04-24 13:51:11,231 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=true
[2021-04-24 13:51:11,231 INFO  L296           BlockEncoder]: Using Remove sink states
[2021-04-24 13:51:11,232 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2021-04-24 13:51:11,232 INFO  L179           BlockEncoder]: Using Rewrite not-equals
[2021-04-24 13:51:11,269 INFO  L185           BlockEncoder]: Using Use SBE
[2021-04-24 13:51:11,314 INFO  L200           BlockEncoder]: SBE split 108 edges
[2021-04-24 13:51:11,319 INFO  L70    emoveInfeasibleEdges]: Removed 8 edges and 0 locations because of local infeasibility
[2021-04-24 13:51:11,320 INFO  L71     MaximizeFinalStates]: 2 new accepting states
[2021-04-24 13:51:11,322 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:51:11,324 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2021-04-24 13:51:11,325 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2021-04-24 13:51:11,325 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:51:11,327 INFO  L313           BlockEncoder]: Encoded RCFG 116 locations, 663 edges
[2021-04-24 13:51:11,327 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:51:11 BasicIcfg
[2021-04-24 13:51:11,327 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2021-04-24 13:51:11,328 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2021-04-24 13:51:11,328 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2021-04-24 13:51:11,330 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2021-04-24 13:51:11,330 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,330 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 24.04 01:51:10" (1/6) ...
[2021-04-24 13:51:11,331 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@47ed336c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:11, skipping insertion in model container
[2021-04-24 13:51:11,331 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,331 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:51:10" (2/6) ...
[2021-04-24 13:51:11,331 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@47ed336c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:11, skipping insertion in model container
[2021-04-24 13:51:11,331 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,331 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:51:10" (3/6) ...
[2021-04-24 13:51:11,332 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@47ed336c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:51:11, skipping insertion in model container
[2021-04-24 13:51:11,332 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,332 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:51:10" (4/6) ...
[2021-04-24 13:51:11,332 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@47ed336c and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:51:11, skipping insertion in model container
[2021-04-24 13:51:11,332 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,332 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:51:11" (5/6) ...
[2021-04-24 13:51:11,332 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@47ed336c and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 24.04 01:51:11, skipping insertion in model container
[2021-04-24 13:51:11,332 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:51:11,332 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:51:11" (6/6) ...
[2021-04-24 13:51:11,333 INFO  L389   chiAutomizerObserver]: Analyzing ICFG extending_bound_no_stutter.c_BEv2
[2021-04-24 13:51:11,364 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2021-04-24 13:51:11,364 INFO  L360         BuchiCegarLoop]: Hoare is false
[2021-04-24 13:51:11,364 INFO  L361         BuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2021-04-24 13:51:11,365 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2021-04-24 13:51:11,365 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2021-04-24 13:51:11,365 INFO  L364         BuchiCegarLoop]: Difference is false
[2021-04-24 13:51:11,365 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2021-04-24 13:51:11,365 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2021-04-24 13:51:11,374 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 116 states, 103 states have (on average 6.165048543689321) internal successors, (635), 102 states have internal predecessors, (635), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16)
[2021-04-24 13:51:11,393 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 49
[2021-04-24 13:51:11,393 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:11,393 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:11,400 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:11,400 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:11,400 INFO  L427         BuchiCegarLoop]: ======== Iteration 1============
[2021-04-24 13:51:11,401 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 116 states, 103 states have (on average 6.165048543689321) internal successors, (635), 102 states have internal predecessors, (635), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16)
[2021-04-24 13:51:11,406 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 49
[2021-04-24 13:51:11,406 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:11,406 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:11,407 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:11,408 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:11,412 INFO  L794   eck$LassoCheckResult]: Stem: 4#ULTIMATE.startENTRY_NONWAtrue [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 41#ULTIMATE.initENTRY_NONWAtrue [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 116#L11_NONWAtrue [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 73#L12_NONWAtrue [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 64#L12-1_NONWAtrue [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 45#L13_NONWAtrue [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 36#L13-1_NONWAtrue [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 19#L14_NONWAtrue [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 6#L14-1_NONWAtrue [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 81#ULTIMATE.initFINAL_NONWAtrue [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 95#ULTIMATE.initEXIT_NONWAtrue >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#L-1_NONWAtrue [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 94#mainENTRY_T0_inittrue [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 86#mainENTRY_T0_init-D5true [835] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (> v_~r~0_16 v_~i~0_16) (> v_~inc_i~0_12 0))  InVars {~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  OutVars{~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  AuxVars[]  AssignedVars[] 114#__VERIFIER_nondet_boolENTRY_accept_S1true [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 109#L7_accept_S1true [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 13#__VERIFIER_nondet_boolFINAL_T1_S1true [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29#__VERIFIER_nondet_boolEXIT_T1_S1true >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 99#L18-D12true [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39#L18_T1_S1true [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 31#L18-1_T1_S1true [895] L18-1_T1_S1-->L19_accept_S1: Formula: (> v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 68#L19_accept_S1true [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 21#L19-1_T0_inittrue [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 53#L20_T0_inittrue [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 58#L20-1_accept_S1true [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 30#L21_accept_S1true [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 24#L21-1_T1_S1true [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 77#L23_T1_S1true [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 87#L24-2_accept_S1true 
[2021-04-24 13:51:11,414 INFO  L796   eck$LassoCheckResult]: Loop: 87#L24-2_accept_S1true [1280] L24-2_accept_S1-->L25_T0_init: Formula: (< v_main_~__ok~0_13 0)  InVars {main_~__ok~0=v_main_~__ok~0_13}  OutVars{main_~__ok~0=v_main_~__ok~0_13}  AuxVars[]  AssignedVars[] 35#L25_T0_inittrue [457] L25_T0_init-->L25_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 70#L25_T0_init-D2true [1307] L25_T0_init-D2-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (< v_~inc_i~0_23 0) (> v_~r~0_30 v_~i~0_30))  InVars {~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  OutVars{~i~0=v_~i~0_30, ~inc_i~0=v_~inc_i~0_23, ~r~0=v_~r~0_30}  AuxVars[]  AssignedVars[] 114#__VERIFIER_nondet_boolENTRY_accept_S1true [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 109#L7_accept_S1true [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 13#__VERIFIER_nondet_boolFINAL_T1_S1true [878] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (> v_~inc_i~0_20 0)  InVars {~inc_i~0=v_~inc_i~0_20}  OutVars{~inc_i~0=v_~inc_i~0_20}  AuxVars[]  AssignedVars[] 20#__VERIFIER_nondet_boolEXIT_accept_S1true >[661] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8#L25-1-D13true [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49#L25-1_accept_S1true [485] L25-1_accept_S1-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_18 |v_main_#t~ret5_10|)  InVars {main_#t~ret5=|v_main_#t~ret5_10|}  OutVars{main_#t~ret5=|v_main_#t~ret5_10|, ~_x_inc_i~0=v_~_x_inc_i~0_18}  AuxVars[]  AssignedVars[~_x_inc_i~0] 16#L25-2_T0_inittrue [899] L25-2_T0_init-->L26_accept_S1: Formula: (and (< v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 22#L26_accept_S1true [915] L26_accept_S1-->L26-1_accept_S1: Formula: (and (< v_~inc_i~0_53 0) (> v_~r~0_74 v_~i~0_76) (= v_~_x_l~0_25 |v_main_#t~nondet6_10|))  InVars {main_#t~nondet6=|v_main_#t~nondet6_10|, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_10|, ~_x_l~0=v_~_x_l~0_25, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  AuxVars[]  AssignedVars[~_x_l~0] 32#L26-1_accept_S1true [928] L26-1_accept_S1-->L27_accept_S1: Formula: (and (> v_~r~0_112 v_~i~0_118) (> v_~inc_i~0_85 0))  InVars {~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_13|, ~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  AuxVars[]  AssignedVars[main_#t~nondet6] 112#L27_accept_S1true [939] L27_accept_S1-->L27-1_accept_S1: Formula: (and (> v_~inc_i~0_105 0) (= v_~_x_r~0_28 |v_main_#t~nondet7_18|) (> v_~r~0_136 v_~i~0_140))  InVars {main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136, ~_x_r~0=v_~_x_r~0_28}  AuxVars[]  AssignedVars[~_x_r~0] 5#L27-1_accept_S1true [387] L27-1_accept_S1-->L28_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_3|}  AuxVars[]  AssignedVars[main_#t~nondet7] 18#L28_T0_inittrue [960] L28_T0_init-->L28-1_accept_S1: Formula: (and (= v_~_x_i~0_19 |v_main_#t~nondet8_7|) (> v_~r~0_45 v_~i~0_45) (< v_~inc_i~0_34 0))  InVars {~i~0=v_~i~0_45, main_#t~nondet8=|v_main_#t~nondet8_7|, ~inc_i~0=v_~inc_i~0_34, ~r~0=v_~r~0_45}  OutVars{~_x_i~0=v_~_x_i~0_19, ~i~0=v_~i~0_45, main_#t~nondet8=|v_main_#t~nondet8_7|, ~inc_i~0=v_~inc_i~0_34, ~r~0=v_~r~0_45}  AuxVars[]  AssignedVars[~_x_i~0] 100#L28-1_accept_S1true [976] L28-1_accept_S1-->L30_accept_S1: Formula: (and (> v_~r~0_110 v_~i~0_116) (> v_~inc_i~0_83 0))  InVars {~i~0=v_~i~0_116, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  OutVars{~i~0=v_~i~0_116, main_#t~nondet8=|v_main_#t~nondet8_13|, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  AuxVars[]  AssignedVars[main_#t~nondet8] 34#L30_accept_S1true [1184] L30_accept_S1-->L31_T0_init: Formula: (and (= v_main_~__ok~0_25 0) (> v_~l~0_33 v_~_x_l~0_29) (> v_~l~0_33 v_~i~0_99))  InVars {~l~0=v_~l~0_33, ~_x_l~0=v_~_x_l~0_29, ~i~0=v_~i~0_99}  OutVars{~l~0=v_~l~0_33, ~_x_l~0=v_~_x_l~0_29, main_~__ok~0=v_main_~__ok~0_25, ~i~0=v_~i~0_99}  AuxVars[]  AssignedVars[main_~__ok~0] 56#L31_T0_inittrue [1288] L31_T0_init-->L32_accept_S1: Formula: (and (< v_~inc_i~0_89 0) (= v_~inc_i~0_89 v_~_x_inc_i~0_30) (> v_~r~0_117 v_~i~0_122))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~r~0=v_~r~0_117}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_30, ~i~0=v_~i~0_122, ~inc_i~0=v_~inc_i~0_89, ~r~0=v_~r~0_117}  AuxVars[]  AssignedVars[~inc_i~0] 103#L32_accept_S1true [1304] L32_accept_S1-->L33_accept_S1: Formula: (and (> v_~inc_i~0_65 0) (> v_~r~0_92 v_~i~0_98) (= v_~l~0_32 v_~_x_l~0_28))  InVars {~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  OutVars{~l~0=v_~l~0_32, ~_x_l~0=v_~_x_l~0_28, ~i~0=v_~i~0_98, ~inc_i~0=v_~inc_i~0_65, ~r~0=v_~r~0_92}  AuxVars[]  AssignedVars[~l~0] 71#L33_accept_S1true [1316] L33_accept_S1-->L34_accept_S1: Formula: (and (= v_~r~0_141 v_~_x_r~0_31) (> v_~r~0_141 v_~i~0_144) (< v_~inc_i~0_111 0))  InVars {~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~_x_r~0=v_~_x_r~0_31}  OutVars{~i~0=v_~i~0_144, ~inc_i~0=v_~inc_i~0_111, ~r~0=v_~r~0_141, ~_x_r~0=v_~_x_r~0_31}  AuxVars[]  AssignedVars[~r~0] 50#L34_accept_S1true [1322] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 87#L24-2_accept_S1true 
[2021-04-24 13:51:11,418 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:11,418 INFO  L82        PathProgramCache]: Analyzing trace with hash -1533891453, now seen corresponding path program 1 times
[2021-04-24 13:51:11,423 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:11,424 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [316882720]
[2021-04-24 13:51:11,424 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:11,441 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:11,471 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:11,472 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:11,472 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:11,473 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:11,478 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:11,478 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:11,479 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:11,479 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:11,481 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:11,481 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:11,482 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:11,482 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [316882720]
[2021-04-24 13:51:11,483 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:11,483 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2021-04-24 13:51:11,483 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1432185972]
[2021-04-24 13:51:11,487 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:11,488 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:11,496 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants.
[2021-04-24 13:51:11,497 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12
[2021-04-24 13:51:11,500 INFO  L87              Difference]: Start difference. First operand  has 116 states, 103 states have (on average 6.165048543689321) internal successors, (635), 102 states have internal predecessors, (635), 6 states have call successors, (6), 6 states have call predecessors, (6), 7 states have return successors, (16), 10 states have call predecessors, (16), 6 states have call successors, (16) Second operand  has 4 states, 4 states have (on average 5.75) internal successors, (23), 3 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:11,973 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:11,974 INFO  L93              Difference]: Finished difference Result 268 states and 1245 transitions.
[2021-04-24 13:51:11,974 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. 
[2021-04-24 13:51:11,975 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 268 states and 1245 transitions.
[2021-04-24 13:51:11,985 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 126
[2021-04-24 13:51:11,994 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 268 states to 256 states and 1220 transitions.
[2021-04-24 13:51:11,995 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 64
[2021-04-24 13:51:11,997 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 70
[2021-04-24 13:51:11,997 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 256 states and 1220 transitions.
[2021-04-24 13:51:12,002 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:12,002 INFO  L692         BuchiCegarLoop]: Abstraction has 256 states and 1220 transitions.
[2021-04-24 13:51:12,017 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 256 states and 1220 transitions.
[2021-04-24 13:51:12,039 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 256 to 249.
[2021-04-24 13:51:12,041 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 249 states, 228 states have (on average 5.048245614035087) internal successors, (1151), 225 states have internal predecessors, (1151), 11 states have call successors, (11), 11 states have call predecessors, (11), 10 states have return successors, (38), 13 states have call predecessors, (38), 11 states have call successors, (38)
[2021-04-24 13:51:12,044 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 249 states to 249 states and 1200 transitions.
[2021-04-24 13:51:12,045 INFO  L715         BuchiCegarLoop]: Abstraction has 249 states and 1200 transitions.
[2021-04-24 13:51:12,045 INFO  L595         BuchiCegarLoop]: Abstraction has 249 states and 1200 transitions.
[2021-04-24 13:51:12,045 INFO  L427         BuchiCegarLoop]: ======== Iteration 2============
[2021-04-24 13:51:12,045 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 249 states and 1200 transitions.
[2021-04-24 13:51:12,049 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 120
[2021-04-24 13:51:12,050 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:12,050 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:12,051 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,051 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,052 INFO  L794   eck$LassoCheckResult]: Stem: 396#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 397#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 484#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 502#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 498#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 487#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 475#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 442#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 402#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 403#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 504#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 506#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 505#mainENTRY_T0_init-D5 [834] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (and (> v_~r~0_16 v_~i~0_16) (< v_~inc_i~0_12 0))  InVars {~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  OutVars{~i~0=v_~i~0_16, ~inc_i~0=v_~inc_i~0_12, ~r~0=v_~r~0_16}  AuxVars[]  AssignedVars[] 507#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 541#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 528#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 526#__VERIFIER_nondet_boolEXIT_T1_S1 >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 516#L18-D12 [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 478#L18_T1_S1 [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 466#L18-1_T1_S1 [896] L18-1_T1_S1-->L19_accept_S1: Formula: (< v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 467#L19_accept_S1 [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 591#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 590#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 568#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 565#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 583#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 577#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 551#L24-2_accept_S1 
[2021-04-24 13:51:12,054 INFO  L796   eck$LassoCheckResult]: Loop: 551#L24-2_accept_S1 [1282] L24-2_accept_S1-->L25_T1_S1: Formula: (and (> v_~r~0_54 v_~i~0_54) (> v_main_~__ok~0_14 0))  InVars {~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  OutVars{~i~0=v_~i~0_54, main_~__ok~0=v_main_~__ok~0_14, ~r~0=v_~r~0_54}  AuxVars[]  AssignedVars[] 520#L25_T1_S1 [612] L25_T1_S1-->L25_T1_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 531#L25_T1_S1-D3 [1309] L25_T1_S1-D3-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (< v_~inc_i~0_19 0)  InVars {~inc_i~0=v_~inc_i~0_19}  OutVars{~inc_i~0=v_~inc_i~0_19}  AuxVars[]  AssignedVars[] 507#__VERIFIER_nondet_boolENTRY_accept_S1 [863] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (> v_~r~0_12 v_~i~0_12) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0) (= |v___VERIFIER_nondet_bool_#res_4| 0) (< v_~inc_i~0_10 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_4|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~i~0=v_~i~0_12, ~inc_i~0=v_~inc_i~0_10, ~r~0=v_~r~0_12}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 541#L7_accept_S1 [688] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: (> v_~r~0_19 v_~i~0_19)  InVars {~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_12|, ~i~0=v_~i~0_19, ~r~0=v_~r~0_19}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 528#__VERIFIER_nondet_boolFINAL_T1_S1 [877] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (< v_~inc_i~0_20 0)  InVars {~inc_i~0=v_~inc_i~0_20}  OutVars{~inc_i~0=v_~inc_i~0_20}  AuxVars[]  AssignedVars[] 519#__VERIFIER_nondet_boolEXIT_accept_S1 >[662] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 523#L25-1-D13 [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 633#L25-1_accept_S1 [892] L25-1_accept_S1-->L25-2_accept_S1: Formula: (and (> v_~r~0_86 v_~i~0_89) (= v_~_x_inc_i~0_20 |v_main_#t~ret5_12|) (< v_~inc_i~0_60 0))  InVars {main_#t~ret5=|v_main_#t~ret5_12|, ~i~0=v_~i~0_89, ~inc_i~0=v_~inc_i~0_60, ~r~0=v_~r~0_86}  OutVars{main_#t~ret5=|v_main_#t~ret5_12|, ~_x_inc_i~0=v_~_x_inc_i~0_20, ~i~0=v_~i~0_89, ~inc_i~0=v_~inc_i~0_60, ~r~0=v_~r~0_86}  AuxVars[]  AssignedVars[~_x_inc_i~0] 630#L25-2_accept_S1 [903] L25-2_accept_S1-->L26_accept_S1: Formula: (and (< v_~inc_i~0_90 0) (> v_~r~0_119 v_~i~0_124))  InVars {~i~0=v_~i~0_124, ~inc_i~0=v_~inc_i~0_90, ~r~0=v_~r~0_119}  OutVars{main_#t~ret5=|v_main_#t~ret5_17|, ~i~0=v_~i~0_124, ~inc_i~0=v_~inc_i~0_90, ~r~0=v_~r~0_119}  AuxVars[]  AssignedVars[main_#t~ret5] 626#L26_accept_S1 [915] L26_accept_S1-->L26-1_accept_S1: Formula: (and (< v_~inc_i~0_53 0) (> v_~r~0_74 v_~i~0_76) (= v_~_x_l~0_25 |v_main_#t~nondet6_10|))  InVars {main_#t~nondet6=|v_main_#t~nondet6_10|, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_10|, ~_x_l~0=v_~_x_l~0_25, ~i~0=v_~i~0_76, ~inc_i~0=v_~inc_i~0_53, ~r~0=v_~r~0_74}  AuxVars[]  AssignedVars[~_x_l~0] 621#L26-1_accept_S1 [449] L26-1_accept_S1-->L27_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_11|}  AuxVars[]  AssignedVars[main_#t~nondet6] 614#L27_T0_init [935] L27_T0_init-->L27-1_accept_S1: Formula: (and (> v_~r~0_104 v_~i~0_110) (= v_~_x_r~0_20 |v_main_#t~nondet7_13|) (< v_~inc_i~0_76 0))  InVars {main_#t~nondet7=|v_main_#t~nondet7_13|, ~i~0=v_~i~0_110, ~inc_i~0=v_~inc_i~0_76, ~r~0=v_~r~0_104}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_13|, ~i~0=v_~i~0_110, ~inc_i~0=v_~inc_i~0_76, ~r~0=v_~r~0_104, ~_x_r~0=v_~_x_r~0_20}  AuxVars[]  AssignedVars[~_x_r~0] 609#L27-1_accept_S1 [753] L27-1_accept_S1-->L28_T1_S1: Formula: (> v_~r~0_37 v_~i~0_37)  InVars {~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_4|, ~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  AuxVars[]  AssignedVars[main_#t~nondet7] 610#L28_T1_S1 [961] L28_T1_S1-->L28-1_accept_S1: Formula: (and (= v_~_x_i~0_16 |v_main_#t~nondet8_4|) (< v_~inc_i~0_32 0))  InVars {main_#t~nondet8=|v_main_#t~nondet8_4|, ~inc_i~0=v_~inc_i~0_32}  OutVars{~_x_i~0=v_~_x_i~0_16, main_#t~nondet8=|v_main_#t~nondet8_4|, ~inc_i~0=v_~inc_i~0_32}  AuxVars[]  AssignedVars[~_x_i~0] 601#L28-1_accept_S1 [773] L28-1_accept_S1-->L30_T1_S1: Formula: (> v_~r~0_109 v_~i~0_115)  InVars {~i~0=v_~i~0_115, ~r~0=v_~r~0_109}  OutVars{~i~0=v_~i~0_115, main_#t~nondet8=|v_main_#t~nondet8_12|, ~r~0=v_~r~0_109}  AuxVars[]  AssignedVars[main_#t~nondet8] 595#L30_T1_S1 [1152] L30_T1_S1-->L31_accept_S1: Formula: (and (= v_~_x_inc_i~0_11 0) (= v_~_x_i~0_11 0.0) (= (- 1.0) (+ (* v_~_x_l~0_14 (- 1.0)) v_~l~0_15)) (= v_~r~0_36 v_~_x_r~0_11) (= v_main_~__ok~0_6 1) (<= v_~l~0_15 v_~i~0_36) (< v_~inc_i~0_28 0))  InVars {~l~0=v_~l~0_15, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  OutVars{~l~0=v_~l~0_15, main_~__ok~0=v_main_~__ok~0_6, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  AuxVars[]  AssignedVars[main_~__ok~0] 420#L31_accept_S1 [807] L31_accept_S1-->L32_T1_S1: Formula: (and (> v_~r~0_149 v_~i~0_149) (= v_~inc_i~0_116 v_~_x_inc_i~0_32))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~r~0=v_~r~0_149}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~inc_i~0=v_~inc_i~0_116, ~r~0=v_~r~0_149}  AuxVars[]  AssignedVars[~inc_i~0] 421#L32_T1_S1 [467] L32_T1_S1-->L33_T1_S1: Formula: (= v_~l~0_39 v_~_x_l~0_32)  InVars {~_x_l~0=v_~_x_l~0_32}  OutVars{~_x_l~0=v_~_x_l~0_32, ~l~0=v_~l~0_39}  AuxVars[]  AssignedVars[~l~0] 481#L33_T1_S1 [515] L33_T1_S1-->L34_T1_S1: Formula: (= v_~r~0_145 v_~_x_r~0_32)  InVars {~_x_r~0=v_~_x_r~0_32}  OutVars{~r~0=v_~r~0_145, ~_x_r~0=v_~_x_r~0_32}  AuxVars[]  AssignedVars[~r~0] 556#L34_T1_S1 [1320] L34_T1_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_94 v_~_x_i~0_30) (< v_~inc_i~0_63 0))  InVars {~inc_i~0=v_~inc_i~0_63, ~_x_i~0=v_~_x_i~0_30}  OutVars{~_x_i~0=v_~_x_i~0_30, ~i~0=v_~i~0_94, ~inc_i~0=v_~inc_i~0_63}  AuxVars[]  AssignedVars[~i~0] 551#L24-2_accept_S1 
[2021-04-24 13:51:12,055 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:12,055 INFO  L82        PathProgramCache]: Analyzing trace with hash -1299556448, now seen corresponding path program 1 times
[2021-04-24 13:51:12,055 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,055 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [717225456]
[2021-04-24 13:51:12,055 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:12,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:12,069 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,069 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,070 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,070 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,072 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,072 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,072 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,073 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 5
[2021-04-24 13:51:12,074 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,074 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,074 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:12,075 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [717225456]
[2021-04-24 13:51:12,075 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:12,075 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2021-04-24 13:51:12,075 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [883575470]
[2021-04-24 13:51:12,076 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:12,076 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,077 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants.
[2021-04-24 13:51:12,077 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12
[2021-04-24 13:51:12,078 INFO  L87              Difference]: Start difference. First operand 249 states and 1200 transitions. cyclomatic complexity: 953 Second operand  has 4 states, 4 states have (on average 5.75) internal successors, (23), 3 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:12,333 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:12,333 INFO  L93              Difference]: Finished difference Result 290 states and 1314 transitions.
[2021-04-24 13:51:12,333 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. 
[2021-04-24 13:51:12,334 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 290 states and 1314 transitions.
[2021-04-24 13:51:12,338 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 126
[2021-04-24 13:51:12,343 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 290 states to 288 states and 1311 transitions.
[2021-04-24 13:51:12,343 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 68
[2021-04-24 13:51:12,344 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 68
[2021-04-24 13:51:12,344 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 288 states and 1311 transitions.
[2021-04-24 13:51:12,347 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:12,347 INFO  L692         BuchiCegarLoop]: Abstraction has 288 states and 1311 transitions.
[2021-04-24 13:51:12,347 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 288 states and 1311 transitions.
[2021-04-24 13:51:12,358 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 288 to 281.
[2021-04-24 13:51:12,359 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 281 states, 256 states have (on average 4.8359375) internal successors, (1238), 254 states have internal predecessors, (1238), 13 states have call successors, (13), 13 states have call predecessors, (13), 12 states have return successors, (40), 14 states have call predecessors, (40), 13 states have call successors, (40)
[2021-04-24 13:51:12,361 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 281 states to 281 states and 1291 transitions.
[2021-04-24 13:51:12,361 INFO  L715         BuchiCegarLoop]: Abstraction has 281 states and 1291 transitions.
[2021-04-24 13:51:12,361 INFO  L595         BuchiCegarLoop]: Abstraction has 281 states and 1291 transitions.
[2021-04-24 13:51:12,361 INFO  L427         BuchiCegarLoop]: ======== Iteration 3============
[2021-04-24 13:51:12,361 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 281 states and 1291 transitions.
[2021-04-24 13:51:12,364 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 120
[2021-04-24 13:51:12,364 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:12,364 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:12,365 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,365 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,366 INFO  L794   eck$LassoCheckResult]: Stem: 940#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 941#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 1036#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 1065#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 1059#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 1039#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 1027#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 988#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 946#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 947#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1068#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 937#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1075#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1074#mainENTRY_T0_init-D5 [675] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_15 v_~i~0_15)  InVars {~i~0=v_~i~0_15, ~r~0=v_~r~0_15}  OutVars{~i~0=v_~i~0_15, ~r~0=v_~r~0_15}  AuxVars[]  AssignedVars[] 1076#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1102#L7_T1_S1 [493] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_T1_S1: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_17|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1099#__VERIFIER_nondet_boolFINAL_T1_S1 [402] __VERIFIER_nondet_boolFINAL_T1_S1-->__VERIFIER_nondet_boolEXIT_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1095#__VERIFIER_nondet_boolEXIT_T1_S1 >[668] __VERIFIER_nondet_boolEXIT_T1_S1-->L18-D12: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1083#L18-D12 [604] L18-D12-->L18_T1_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1030#L18_T1_S1 [465] L18_T1_S1-->L18-1_T1_S1: Formula: (= v_~inc_i~0_103 |v_main_#t~ret1_16|)  InVars {main_#t~ret1=|v_main_#t~ret1_16|}  OutVars{main_#t~ret1=|v_main_#t~ret1_16|, ~inc_i~0=v_~inc_i~0_103}  AuxVars[]  AssignedVars[~inc_i~0] 1016#L18-1_T1_S1 [896] L18-1_T1_S1-->L19_accept_S1: Formula: (< v_~inc_i~0_81 0)  InVars {~inc_i~0=v_~inc_i~0_81}  OutVars{main_#t~ret1=|v_main_#t~ret1_12|, ~inc_i~0=v_~inc_i~0_81}  AuxVars[]  AssignedVars[main_#t~ret1] 1017#L19_accept_S1 [528] L19_accept_S1-->L19-1_T0_init: Formula: (= v_~l~0_11 |v_main_#t~nondet2_3|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_3|}  OutVars{~l~0=v_~l~0_11, main_#t~nondet2=|v_main_#t~nondet2_3|}  AuxVars[]  AssignedVars[~l~0] 989#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 990#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 1042#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 978#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 938#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 1001#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 1048#L24-2_accept_S1 
[2021-04-24 13:51:12,368 INFO  L796   eck$LassoCheckResult]: Loop: 1048#L24-2_accept_S1 [1284] L24-2_accept_S1-->L25_accept_S1: Formula: (and (< v_main_~__ok~0_15 0) (< v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 971#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1037#L25_accept_S1-D1 [822] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_27 v_~i~0_27)  InVars {~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  OutVars{~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  AuxVars[]  AssignedVars[] 1190#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1189#L7_T1_S1 [872] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (< v_~inc_i~0_21 0)  InVars {~inc_i~0=v_~inc_i~0_21}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_18|, ~inc_i~0=v_~inc_i~0_21}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1177#__VERIFIER_nondet_boolFINAL_accept_S1 [590] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1186#__VERIFIER_nondet_boolEXIT_T0_init >[669] __VERIFIER_nondet_boolEXIT_T0_init-->L25-1-D14: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1185#L25-1-D14 [395] L25-1-D14-->L25-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1182#L25-1_T0_init [474] L25-1_T0_init-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_15 |v_main_#t~ret5_7|)  InVars {main_#t~ret5=|v_main_#t~ret5_7|}  OutVars{main_#t~ret5=|v_main_#t~ret5_7|, ~_x_inc_i~0=v_~_x_inc_i~0_15}  AuxVars[]  AssignedVars[~_x_inc_i~0] 1043#L25-2_T0_init [899] L25-2_T0_init-->L26_accept_S1: Formula: (and (< v_~inc_i~0_114 0) (> v_~r~0_148 v_~i~0_148))  InVars {~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  OutVars{main_#t~ret5=|v_main_#t~ret5_20|, ~i~0=v_~i~0_148, ~inc_i~0=v_~inc_i~0_114, ~r~0=v_~r~0_148}  AuxVars[]  AssignedVars[main_#t~ret5] 993#L26_accept_S1 [723] L26_accept_S1-->L26-1_T1_S1: Formula: (and (> v_~r~0_73 v_~i~0_75) (= v_~_x_l~0_24 |v_main_#t~nondet6_9|))  InVars {main_#t~nondet6=|v_main_#t~nondet6_9|, ~i~0=v_~i~0_75, ~r~0=v_~r~0_73}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_9|, ~_x_l~0=v_~_x_l~0_24, ~i~0=v_~i~0_75, ~r~0=v_~r~0_73}  AuxVars[]  AssignedVars[~_x_l~0] 994#L26-1_T1_S1 [442] L26-1_T1_S1-->L27_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_17|}  AuxVars[]  AssignedVars[main_#t~nondet6] 1021#L27_T1_S1 [452] L27_T1_S1-->L27-1_T1_S1: Formula: (= v_~_x_r~0_21 |v_main_#t~nondet7_14|)  InVars {main_#t~nondet7=|v_main_#t~nondet7_14|}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_14|, ~_x_r~0=v_~_x_r~0_21}  AuxVars[]  AssignedVars[~_x_r~0] 1091#L27-1_T1_S1 [950] L27-1_T1_S1-->L28_accept_S1: Formula: (< v_~inc_i~0_56 0)  InVars {~inc_i~0=v_~inc_i~0_56}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_10|, ~inc_i~0=v_~inc_i~0_56}  AuxVars[]  AssignedVars[main_#t~nondet7] 945#L28_accept_S1 [763] L28_accept_S1-->L28-1_T1_S1: Formula: (and (> v_~r~0_69 v_~i~0_71) (= v_~_x_i~0_24 |v_main_#t~nondet8_9|))  InVars {~i~0=v_~i~0_71, main_#t~nondet8=|v_main_#t~nondet8_9|, ~r~0=v_~r~0_69}  OutVars{~_x_i~0=v_~_x_i~0_24, ~i~0=v_~i~0_71, main_#t~nondet8=|v_main_#t~nondet8_9|, ~r~0=v_~r~0_69}  AuxVars[]  AssignedVars[~_x_i~0] 1128#L28-1_T1_S1 [531] L28-1_T1_S1-->L30_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_17|}  AuxVars[]  AssignedVars[main_#t~nondet8] 1085#L30_T1_S1 [1152] L30_T1_S1-->L31_accept_S1: Formula: (and (= v_~_x_inc_i~0_11 0) (= v_~_x_i~0_11 0.0) (= (- 1.0) (+ (* v_~_x_l~0_14 (- 1.0)) v_~l~0_15)) (= v_~r~0_36 v_~_x_r~0_11) (= v_main_~__ok~0_6 1) (<= v_~l~0_15 v_~i~0_36) (< v_~inc_i~0_28 0))  InVars {~l~0=v_~l~0_15, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  OutVars{~l~0=v_~l~0_15, main_~__ok~0=v_main_~__ok~0_6, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  AuxVars[]  AssignedVars[main_~__ok~0] 963#L31_accept_S1 [807] L31_accept_S1-->L32_T1_S1: Formula: (and (> v_~r~0_149 v_~i~0_149) (= v_~inc_i~0_116 v_~_x_inc_i~0_32))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~r~0=v_~r~0_149}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~inc_i~0=v_~inc_i~0_116, ~r~0=v_~r~0_149}  AuxVars[]  AssignedVars[~inc_i~0] 964#L32_T1_S1 [467] L32_T1_S1-->L33_T1_S1: Formula: (= v_~l~0_39 v_~_x_l~0_32)  InVars {~_x_l~0=v_~_x_l~0_32}  OutVars{~_x_l~0=v_~_x_l~0_32, ~l~0=v_~l~0_39}  AuxVars[]  AssignedVars[~l~0] 1033#L33_T1_S1 [1315] L33_T1_S1-->L34_accept_S1: Formula: (and (= v_~r~0_146 v_~_x_r~0_33) (< v_~inc_i~0_113 0))  InVars {~inc_i~0=v_~inc_i~0_113, ~_x_r~0=v_~_x_r~0_33}  OutVars{~inc_i~0=v_~inc_i~0_113, ~r~0=v_~r~0_146, ~_x_r~0=v_~_x_r~0_33}  AuxVars[]  AssignedVars[~r~0] 1046#L34_accept_S1 [1322] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 1048#L24-2_accept_S1 
[2021-04-24 13:51:12,368 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:12,369 INFO  L82        PathProgramCache]: Analyzing trace with hash -1120786453, now seen corresponding path program 1 times
[2021-04-24 13:51:12,369 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,369 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1596728616]
[2021-04-24 13:51:12,369 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:12,375 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:12,383 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,383 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,384 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,384 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,385 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,385 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,387 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,387 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,388 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,388 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,390 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,390 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,390 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:12,391 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1596728616]
[2021-04-24 13:51:12,391 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:12,391 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5
[2021-04-24 13:51:12,391 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1056407875]
[2021-04-24 13:51:12,391 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:12,391 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,392 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:51:12,392 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:51:12,392 INFO  L87              Difference]: Start difference. First operand 281 states and 1291 transitions. cyclomatic complexity: 1012 Second operand  has 5 states, 5 states have (on average 4.6) internal successors, (23), 5 states have internal predecessors, (23), 2 states have call successors, (3), 2 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2)
[2021-04-24 13:51:12,851 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:12,852 INFO  L93              Difference]: Finished difference Result 732 states and 3693 transitions.
[2021-04-24 13:51:12,852 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2021-04-24 13:51:12,852 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 732 states and 3693 transitions.
[2021-04-24 13:51:12,862 INFO  L131   ngComponentsAnalysis]: Automaton has 5 accepting balls. 223
[2021-04-24 13:51:12,872 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 732 states to 732 states and 3693 transitions.
[2021-04-24 13:51:12,872 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 202
[2021-04-24 13:51:12,874 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 202
[2021-04-24 13:51:12,874 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 732 states and 3693 transitions.
[2021-04-24 13:51:12,877 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:12,877 INFO  L692         BuchiCegarLoop]: Abstraction has 732 states and 3693 transitions.
[2021-04-24 13:51:12,877 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 732 states and 3693 transitions.
[2021-04-24 13:51:12,895 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 732 to 323.
[2021-04-24 13:51:12,896 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 323 states, 281 states have (on average 5.120996441281139) internal successors, (1439), 289 states have internal predecessors, (1439), 21 states have call successors, (21), 21 states have call predecessors, (21), 21 states have return successors, (79), 13 states have call predecessors, (79), 21 states have call successors, (79)
[2021-04-24 13:51:12,898 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 323 states to 323 states and 1539 transitions.
[2021-04-24 13:51:12,898 INFO  L715         BuchiCegarLoop]: Abstraction has 323 states and 1539 transitions.
[2021-04-24 13:51:12,898 INFO  L595         BuchiCegarLoop]: Abstraction has 323 states and 1539 transitions.
[2021-04-24 13:51:12,898 INFO  L427         BuchiCegarLoop]: ======== Iteration 4============
[2021-04-24 13:51:12,899 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 323 states and 1539 transitions.
[2021-04-24 13:51:12,901 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:12,901 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:12,901 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:12,902 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,902 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:12,903 INFO  L794   eck$LassoCheckResult]: Stem: 1964#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1965#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 2054#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2086#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 2081#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 2059#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 2047#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 2016#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 1970#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 1971#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2089#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1961#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2094#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2093#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2095#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2115#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2114#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2113#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2102#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2097#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 2098#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 2030#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 2018#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 2019#L20_T0_init [929] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (= v_~r~0_144 |v_main_#t~nondet3_18|) (< v_~inc_i~0_112 0))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 2071#L20-1_accept_S1 [946] L20-1_accept_S1-->L21_accept_S1: Formula: (and (< v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 2004#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 2037#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 2219#L23_T1_S1 [1023] L23_T1_S1-->L24-2_accept_S1: Formula: (and (< v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 v_~r~0_121))  InVars {~l~0=v_~l~0_42, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92, ~r~0=v_~r~0_121}  AuxVars[]  AssignedVars[main_~__ok~0] 2161#L24-2_accept_S1 
[2021-04-24 13:51:12,904 INFO  L796   eck$LassoCheckResult]: Loop: 2161#L24-2_accept_S1 [1284] L24-2_accept_S1-->L25_accept_S1: Formula: (and (< v_main_~__ok~0_15 0) (< v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 2153#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2203#L25_accept_S1-D1 [822] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_27 v_~i~0_27)  InVars {~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  OutVars{~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  AuxVars[]  AssignedVars[] 2243#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2242#L7_T1_S1 [872] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (< v_~inc_i~0_21 0)  InVars {~inc_i~0=v_~inc_i~0_21}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_18|, ~inc_i~0=v_~inc_i~0_21}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2158#__VERIFIER_nondet_boolFINAL_accept_S1 [879] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (and (< v_~inc_i~0_16 0) (> v_~r~0_22 v_~i~0_22))  InVars {~i~0=v_~i~0_22, ~inc_i~0=v_~inc_i~0_16, ~r~0=v_~r~0_22}  OutVars{~i~0=v_~i~0_22, ~inc_i~0=v_~inc_i~0_16, ~r~0=v_~r~0_22}  AuxVars[]  AssignedVars[] 2151#__VERIFIER_nondet_boolEXIT_accept_S1 >[659] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2265#L25-1-D13 [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2189#L25-1_accept_S1 [892] L25-1_accept_S1-->L25-2_accept_S1: Formula: (and (> v_~r~0_86 v_~i~0_89) (= v_~_x_inc_i~0_20 |v_main_#t~ret5_12|) (< v_~inc_i~0_60 0))  InVars {main_#t~ret5=|v_main_#t~ret5_12|, ~i~0=v_~i~0_89, ~inc_i~0=v_~inc_i~0_60, ~r~0=v_~r~0_86}  OutVars{main_#t~ret5=|v_main_#t~ret5_12|, ~_x_inc_i~0=v_~_x_inc_i~0_20, ~i~0=v_~i~0_89, ~inc_i~0=v_~inc_i~0_60, ~r~0=v_~r~0_86}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2144#L25-2_accept_S1 [510] L25-2_accept_S1-->L26_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret5=|v_main_#t~ret5_15|}  AuxVars[]  AssignedVars[main_#t~ret5] 2183#L26_T0_init [550] L26_T0_init-->L26-1_T0_init: Formula: (= v_~_x_l~0_10 |v_main_#t~nondet6_3|)  InVars {main_#t~nondet6=|v_main_#t~nondet6_3|}  OutVars{~_x_l~0=v_~_x_l~0_10, main_#t~nondet6=|v_main_#t~nondet6_3|}  AuxVars[]  AssignedVars[~_x_l~0] 2181#L26-1_T0_init [539] L26-1_T0_init-->L27_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_14|}  AuxVars[]  AssignedVars[main_#t~nondet6] 2180#L27_T0_init [646] L27_T0_init-->L27-1_T0_init: Formula: (= v_~_x_r~0_18 |v_main_#t~nondet7_11|)  InVars {main_#t~nondet7=|v_main_#t~nondet7_11|}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_11|, ~_x_r~0=v_~_x_r~0_18}  AuxVars[]  AssignedVars[~_x_r~0] 2179#L27-1_T0_init [517] L27-1_T0_init-->L28_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_6|}  AuxVars[]  AssignedVars[main_#t~nondet7] 1968#L28_T0_init [413] L28_T0_init-->L28-1_T0_init: Formula: (= v_~_x_i~0_17 |v_main_#t~nondet8_5|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_5|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_5|, ~_x_i~0=v_~_x_i~0_17}  AuxVars[]  AssignedVars[~_x_i~0] 2090#L28-1_T0_init [770] L28-1_T0_init-->L30_T1_S1: Formula: (> v_~r~0_129 v_~i~0_135)  InVars {~i~0=v_~i~0_135, ~r~0=v_~r~0_129}  OutVars{~i~0=v_~i~0_135, main_#t~nondet8=|v_main_#t~nondet8_15|, ~r~0=v_~r~0_129}  AuxVars[]  AssignedVars[main_#t~nondet8] 2103#L30_T1_S1 [1152] L30_T1_S1-->L31_accept_S1: Formula: (and (= v_~_x_inc_i~0_11 0) (= v_~_x_i~0_11 0.0) (= (- 1.0) (+ (* v_~_x_l~0_14 (- 1.0)) v_~l~0_15)) (= v_~r~0_36 v_~_x_r~0_11) (= v_main_~__ok~0_6 1) (<= v_~l~0_15 v_~i~0_36) (< v_~inc_i~0_28 0))  InVars {~l~0=v_~l~0_15, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  OutVars{~l~0=v_~l~0_15, main_~__ok~0=v_main_~__ok~0_6, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28, ~_x_i~0=v_~_x_i~0_11, ~_x_inc_i~0=v_~_x_inc_i~0_11, ~_x_l~0=v_~_x_l~0_14, ~r~0=v_~r~0_36, ~_x_r~0=v_~_x_r~0_11}  AuxVars[]  AssignedVars[main_~__ok~0] 1990#L31_accept_S1 [807] L31_accept_S1-->L32_T1_S1: Formula: (and (> v_~r~0_149 v_~i~0_149) (= v_~inc_i~0_116 v_~_x_inc_i~0_32))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~r~0=v_~r~0_149}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~inc_i~0=v_~inc_i~0_116, ~r~0=v_~r~0_149}  AuxVars[]  AssignedVars[~inc_i~0] 1991#L32_T1_S1 [467] L32_T1_S1-->L33_T1_S1: Formula: (= v_~l~0_39 v_~_x_l~0_32)  InVars {~_x_l~0=v_~_x_l~0_32}  OutVars{~_x_l~0=v_~_x_l~0_32, ~l~0=v_~l~0_39}  AuxVars[]  AssignedVars[~l~0] 2051#L33_T1_S1 [1315] L33_T1_S1-->L34_accept_S1: Formula: (and (= v_~r~0_146 v_~_x_r~0_33) (< v_~inc_i~0_113 0))  InVars {~inc_i~0=v_~inc_i~0_113, ~_x_r~0=v_~_x_r~0_33}  OutVars{~inc_i~0=v_~inc_i~0_113, ~r~0=v_~r~0_146, ~_x_r~0=v_~_x_r~0_33}  AuxVars[]  AssignedVars[~r~0] 2032#L34_accept_S1 [1322] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~r~0_78 v_~i~0_81) (< v_~inc_i~0_55 0))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 2161#L24-2_accept_S1 
[2021-04-24 13:51:12,905 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:12,905 INFO  L82        PathProgramCache]: Analyzing trace with hash -885063522, now seen corresponding path program 1 times
[2021-04-24 13:51:12,905 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,905 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [136650038]
[2021-04-24 13:51:12,905 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:12,910 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:12,915 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,915 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,915 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,915 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,916 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,917 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,918 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,918 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:12,919 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:12,919 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:12,920 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:12,920 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [136650038]
[2021-04-24 13:51:12,920 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:12,920 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5
[2021-04-24 13:51:12,921 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [439660895]
[2021-04-24 13:51:12,921 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:51:12,921 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:12,922 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:51:12,922 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:51:12,922 INFO  L87              Difference]: Start difference. First operand 323 states and 1539 transitions. cyclomatic complexity: 1218 Second operand  has 5 states, 5 states have (on average 4.6) internal successors, (23), 5 states have internal predecessors, (23), 1 states have call successors, (3), 1 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 1 states have call successors, (2)
[2021-04-24 13:51:13,145 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:13,146 INFO  L93              Difference]: Finished difference Result 453 states and 2017 transitions.
[2021-04-24 13:51:13,146 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. 
[2021-04-24 13:51:13,146 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 453 states and 2017 transitions.
[2021-04-24 13:51:13,150 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 136
[2021-04-24 13:51:13,155 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 453 states to 453 states and 2017 transitions.
[2021-04-24 13:51:13,155 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 90
[2021-04-24 13:51:13,155 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 90
[2021-04-24 13:51:13,155 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 453 states and 2017 transitions.
[2021-04-24 13:51:13,157 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:13,157 INFO  L692         BuchiCegarLoop]: Abstraction has 453 states and 2017 transitions.
[2021-04-24 13:51:13,158 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 453 states and 2017 transitions.
[2021-04-24 13:51:13,167 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 453 to 353.
[2021-04-24 13:51:13,168 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 306 states have (on average 5.006535947712418) internal successors, (1532), 316 states have internal predecessors, (1532), 23 states have call successors, (23), 23 states have call predecessors, (23), 24 states have return successors, (89), 14 states have call predecessors, (89), 23 states have call successors, (89)
[2021-04-24 13:51:13,169 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1644 transitions.
[2021-04-24 13:51:13,170 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1644 transitions.
[2021-04-24 13:51:13,170 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1644 transitions.
[2021-04-24 13:51:13,170 INFO  L427         BuchiCegarLoop]: ======== Iteration 5============
[2021-04-24 13:51:13,170 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1644 transitions.
[2021-04-24 13:51:13,172 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:13,172 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:13,172 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:13,173 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:13,173 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:13,173 INFO  L794   eck$LassoCheckResult]: Stem: 2750#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2751#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 2842#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2874#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 2865#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 2846#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 2834#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 2798#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 2756#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 2757#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2881#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2747#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2885#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2884#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2886#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3031#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3035#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3032#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2899#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2888#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 2889#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 2815#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 2800#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 2801#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 2856#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 2786#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 2822#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 2835#L23_T1_S1 [1022] L23_T1_S1-->L24-2_accept_S1: Formula: (and (> v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 0.0))  InVars {~inc_i~0=v_~inc_i~0_92, ~l~0=v_~l~0_42}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92}  AuxVars[]  AssignedVars[main_~__ok~0] 2850#L24-2_accept_S1 
[2021-04-24 13:51:13,174 INFO  L796   eck$LassoCheckResult]: Loop: 2850#L24-2_accept_S1 [1285] L24-2_accept_S1-->L25_accept_S1: Formula: (and (< v_main_~__ok~0_15 0) (> v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 2791#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2790#L25_accept_S1-D1 [822] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_27 v_~i~0_27)  InVars {~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  OutVars{~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  AuxVars[]  AssignedVars[] 2792#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2906#L7_T1_S1 [871] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (> v_~inc_i~0_21 0)  InVars {~inc_i~0=v_~inc_i~0_21}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_18|, ~inc_i~0=v_~inc_i~0_21}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2763#__VERIFIER_nondet_boolFINAL_accept_S1 [590] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2897#__VERIFIER_nondet_boolEXIT_T0_init >[669] __VERIFIER_nondet_boolEXIT_T0_init-->L25-1-D14: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2768#L25-1-D14 [395] L25-1-D14-->L25-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2769#L25-1_T0_init [883] L25-1_T0_init-->L25-2_accept_S1: Formula: (and (= v_~_x_inc_i~0_17 |v_main_#t~ret5_9|) (> v_~inc_i~0_47 0) (> v_~r~0_64 v_~i~0_65))  InVars {main_#t~ret5=|v_main_#t~ret5_9|, ~i~0=v_~i~0_65, ~inc_i~0=v_~inc_i~0_47, ~r~0=v_~r~0_64}  OutVars{main_#t~ret5=|v_main_#t~ret5_9|, ~_x_inc_i~0=v_~_x_inc_i~0_17, ~i~0=v_~i~0_65, ~inc_i~0=v_~inc_i~0_47, ~r~0=v_~r~0_64}  AuxVars[]  AssignedVars[~_x_inc_i~0] 2843#L25-2_accept_S1 [713] L25-2_accept_S1-->L26_T1_S1: Formula: (> v_~r~0_118 v_~i~0_123)  InVars {~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  OutVars{main_#t~ret5=|v_main_#t~ret5_16|, ~i~0=v_~i~0_123, ~r~0=v_~r~0_118}  AuxVars[]  AssignedVars[main_#t~ret5] 2770#L26_T1_S1 [914] L26_T1_S1-->L26-1_accept_S1: Formula: (and (> v_~inc_i~0_35 0) (= v_~_x_l~0_19 |v_main_#t~nondet6_7|))  InVars {~inc_i~0=v_~inc_i~0_35, main_#t~nondet6=|v_main_#t~nondet6_7|}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_7|, ~_x_l~0=v_~_x_l~0_19, ~inc_i~0=v_~inc_i~0_35}  AuxVars[]  AssignedVars[~_x_l~0] 2771#L26-1_accept_S1 [928] L26-1_accept_S1-->L27_accept_S1: Formula: (and (> v_~r~0_112 v_~i~0_118) (> v_~inc_i~0_85 0))  InVars {~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_13|, ~i~0=v_~i~0_118, ~inc_i~0=v_~inc_i~0_85, ~r~0=v_~r~0_112}  AuxVars[]  AssignedVars[main_#t~nondet6] 2827#L27_accept_S1 [939] L27_accept_S1-->L27-1_accept_S1: Formula: (and (> v_~inc_i~0_105 0) (= v_~_x_r~0_28 |v_main_#t~nondet7_18|) (> v_~r~0_136 v_~i~0_140))  InVars {main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_18|, ~i~0=v_~i~0_140, ~inc_i~0=v_~inc_i~0_105, ~r~0=v_~r~0_136, ~_x_r~0=v_~_x_r~0_28}  AuxVars[]  AssignedVars[~_x_r~0] 2752#L27-1_accept_S1 [753] L27-1_accept_S1-->L28_T1_S1: Formula: (> v_~r~0_37 v_~i~0_37)  InVars {~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_4|, ~i~0=v_~i~0_37, ~r~0=v_~r~0_37}  AuxVars[]  AssignedVars[main_#t~nondet7] 2753#L28_T1_S1 [504] L28_T1_S1-->L28-1_T1_S1: Formula: (= v_~_x_i~0_15 |v_main_#t~nondet8_3|)  InVars {main_#t~nondet8=|v_main_#t~nondet8_3|}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_3|, ~_x_i~0=v_~_x_i~0_15}  AuxVars[]  AssignedVars[~_x_i~0] 2795#L28-1_T1_S1 [531] L28-1_T1_S1-->L30_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet8=|v_main_#t~nondet8_17|}  AuxVars[]  AssignedVars[main_#t~nondet8] 2900#L30_T1_S1 [1154] L30_T1_S1-->L31_accept_S1: Formula: (and (> (- 1.0) (+ (* v_~_x_l~0_14 (- 1.0)) v_~l~0_15)) (> v_~inc_i~0_28 0) (<= v_~l~0_15 v_~i~0_36) (= v_main_~__ok~0_6 0))  InVars {~l~0=v_~l~0_15, ~_x_l~0=v_~_x_l~0_14, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28}  OutVars{~l~0=v_~l~0_15, ~_x_l~0=v_~_x_l~0_14, main_~__ok~0=v_main_~__ok~0_6, ~i~0=v_~i~0_36, ~inc_i~0=v_~inc_i~0_28}  AuxVars[]  AssignedVars[main_~__ok~0] 2773#L31_accept_S1 [807] L31_accept_S1-->L32_T1_S1: Formula: (and (> v_~r~0_149 v_~i~0_149) (= v_~inc_i~0_116 v_~_x_inc_i~0_32))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~r~0=v_~r~0_149}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_32, ~i~0=v_~i~0_149, ~inc_i~0=v_~inc_i~0_116, ~r~0=v_~r~0_149}  AuxVars[]  AssignedVars[~inc_i~0] 2774#L32_T1_S1 [467] L32_T1_S1-->L33_T1_S1: Formula: (= v_~l~0_39 v_~_x_l~0_32)  InVars {~_x_l~0=v_~_x_l~0_32}  OutVars{~_x_l~0=v_~_x_l~0_32, ~l~0=v_~l~0_39}  AuxVars[]  AssignedVars[~l~0] 2839#L33_T1_S1 [1314] L33_T1_S1-->L34_accept_S1: Formula: (and (> v_~inc_i~0_113 0) (= v_~r~0_146 v_~_x_r~0_33))  InVars {~inc_i~0=v_~inc_i~0_113, ~_x_r~0=v_~_x_r~0_33}  OutVars{~inc_i~0=v_~inc_i~0_113, ~r~0=v_~r~0_146, ~_x_r~0=v_~_x_r~0_33}  AuxVars[]  AssignedVars[~r~0] 2817#L34_accept_S1 [1323] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~inc_i~0_55 0) (> v_~r~0_78 v_~i~0_81))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 2850#L24-2_accept_S1 
[2021-04-24 13:51:13,175 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,175 INFO  L82        PathProgramCache]: Analyzing trace with hash -884169793, now seen corresponding path program 1 times
[2021-04-24 13:51:13,175 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,175 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1144122311]
[2021-04-24 13:51:13,175 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,179 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,183 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,183 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,199 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,199 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,199 INFO  L82        PathProgramCache]: Analyzing trace with hash 11530124, now seen corresponding path program 1 times
[2021-04-24 13:51:13,199 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,199 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [702143606]
[2021-04-24 13:51:13,199 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,202 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,202 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,205 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,205 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,207 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,207 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,208 INFO  L82        PathProgramCache]: Analyzing trace with hash 2046275214, now seen corresponding path program 1 times
[2021-04-24 13:51:13,208 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,208 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [931495158]
[2021-04-24 13:51:13,208 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,212 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:13,217 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,218 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:13,218 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,218 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:13,219 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,219 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:13,219 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked.
[2021-04-24 13:51:13,220 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [931495158]
[2021-04-24 13:51:13,220 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:13,220 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:51:13,220 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [88873395]
[2021-04-24 13:51:13,221 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,221 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:51:13,221 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:51:13,221 INFO  L87              Difference]: Start difference. First operand 353 states and 1644 transitions. cyclomatic complexity: 1293 Second operand  has 3 states, 3 states have (on average 14.0) internal successors, (42), 3 states have internal predecessors, (42), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:51:13,298 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:13,298 INFO  L93              Difference]: Finished difference Result 353 states and 1593 transitions.
[2021-04-24 13:51:13,298 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:51:13,298 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 353 states and 1593 transitions.
[2021-04-24 13:51:13,302 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:13,305 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 353 states to 353 states and 1593 transitions.
[2021-04-24 13:51:13,305 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 73
[2021-04-24 13:51:13,306 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 73
[2021-04-24 13:51:13,306 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 353 states and 1593 transitions.
[2021-04-24 13:51:13,307 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:13,307 INFO  L692         BuchiCegarLoop]: Abstraction has 353 states and 1593 transitions.
[2021-04-24 13:51:13,307 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 353 states and 1593 transitions.
[2021-04-24 13:51:13,312 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 353 to 353.
[2021-04-24 13:51:13,313 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 306 states have (on average 4.839869281045751) internal successors, (1481), 316 states have internal predecessors, (1481), 23 states have call successors, (23), 23 states have call predecessors, (23), 24 states have return successors, (89), 14 states have call predecessors, (89), 23 states have call successors, (89)
[2021-04-24 13:51:13,315 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1593 transitions.
[2021-04-24 13:51:13,316 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1593 transitions.
[2021-04-24 13:51:13,316 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1593 transitions.
[2021-04-24 13:51:13,316 INFO  L427         BuchiCegarLoop]: ======== Iteration 6============
[2021-04-24 13:51:13,316 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1593 transitions.
[2021-04-24 13:51:13,318 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:13,318 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:13,318 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:13,318 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:13,319 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:13,319 INFO  L794   eck$LassoCheckResult]: Stem: 3464#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3465#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 3547#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 3571#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 3564#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 3551#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 3539#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 3506#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 3470#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 3471#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3577#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3461#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3473#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3579#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3580#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3472#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3474#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3573#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3593#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3581#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 3582#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 3523#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 3510#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 3511#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 3557#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 3494#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 3530#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 3540#L23_T1_S1 [1022] L23_T1_S1-->L24-2_accept_S1: Formula: (and (> v_~inc_i~0_92 0) (= v_main_~__ok~0_32 0) (<= v_~l~0_42 0.0))  InVars {~inc_i~0=v_~inc_i~0_92, ~l~0=v_~l~0_42}  OutVars{~l~0=v_~l~0_42, main_~__ok~0=v_main_~__ok~0_32, ~inc_i~0=v_~inc_i~0_92}  AuxVars[]  AssignedVars[main_~__ok~0] 3554#L24-2_accept_S1 
[2021-04-24 13:51:13,320 INFO  L796   eck$LassoCheckResult]: Loop: 3554#L24-2_accept_S1 [1287] L24-2_accept_S1-->L25_accept_S1: Formula: (and (> v_main_~__ok~0_15 0) (> v_~inc_i~0_40 0) (> v_~r~0_55 v_~i~0_55))  InVars {~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  OutVars{~i~0=v_~i~0_55, main_~__ok~0=v_main_~__ok~0_15, ~inc_i~0=v_~inc_i~0_40, ~r~0=v_~r~0_55}  AuxVars[]  AssignedVars[] 3499#L25_accept_S1 [473] L25_accept_S1-->L25_accept_S1-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3498#L25_accept_S1-D1 [822] L25_accept_S1-D1-->__VERIFIER_nondet_boolENTRY_T1_S1: Formula: (> v_~r~0_27 v_~i~0_27)  InVars {~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  OutVars{~i~0=v_~i~0_27, ~r~0=v_~r~0_27}  AuxVars[]  AssignedVars[] 3500#__VERIFIER_nondet_boolENTRY_T1_S1 [850] __VERIFIER_nondet_boolENTRY_T1_S1-->L7_T1_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_8| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_9| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_8|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 3600#L7_T1_S1 [871] L7_T1_S1-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (> v_~inc_i~0_21 0)  InVars {~inc_i~0=v_~inc_i~0_21}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_18|, ~inc_i~0=v_~inc_i~0_21}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 3583#__VERIFIER_nondet_boolFINAL_accept_S1 [880] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (and (> v_~inc_i~0_16 0) (> v_~r~0_22 v_~i~0_22))  InVars {~i~0=v_~i~0_22, ~inc_i~0=v_~inc_i~0_16, ~r~0=v_~r~0_22}  OutVars{~i~0=v_~i~0_22, ~inc_i~0=v_~inc_i~0_16, ~r~0=v_~r~0_22}  AuxVars[]  AssignedVars[] 3589#__VERIFIER_nondet_boolEXIT_accept_S1 >[659] __VERIFIER_nondet_boolEXIT_accept_S1-->L25-1-D13: AOR: Formula: (= |v_main_#t~ret5_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret5=|v_main_#t~ret5_4|}  AuxVars[]  AssignedVars[main_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3475#L25-1-D13 [394] L25-1-D13-->L25-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3476#L25-1_accept_S1 [485] L25-1_accept_S1-->L25-2_T0_init: Formula: (= v_~_x_inc_i~0_18 |v_main_#t~ret5_10|)  InVars {main_#t~ret5=|v_main_#t~ret5_10|}  OutVars{main_#t~ret5=|v_main_#t~ret5_10|, ~_x_inc_i~0=v_~_x_inc_i~0_18}  AuxVars[]  AssignedVars[~_x_inc_i~0] 3495#L25-2_T0_init [710] L25-2_T0_init-->L26_T1_S1: Formula: (> v_~r~0_147 v_~i~0_147)  InVars {~i~0=v_~i~0_147, ~r~0=v_~r~0_147}  OutVars{main_#t~ret5=|v_main_#t~ret5_19|, ~i~0=v_~i~0_147, ~r~0=v_~r~0_147}  AuxVars[]  AssignedVars[main_#t~ret5] 3479#L26_T1_S1 [914] L26_T1_S1-->L26-1_accept_S1: Formula: (and (> v_~inc_i~0_35 0) (= v_~_x_l~0_19 |v_main_#t~nondet6_7|))  InVars {~inc_i~0=v_~inc_i~0_35, main_#t~nondet6=|v_main_#t~nondet6_7|}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_7|, ~_x_l~0=v_~_x_l~0_19, ~inc_i~0=v_~inc_i~0_35}  AuxVars[]  AssignedVars[~_x_l~0] 3480#L26-1_accept_S1 [733] L26-1_accept_S1-->L27_T1_S1: Formula: (> v_~r~0_111 v_~i~0_117)  InVars {~i~0=v_~i~0_117, ~r~0=v_~r~0_111}  OutVars{main_#t~nondet6=|v_main_#t~nondet6_12|, ~i~0=v_~i~0_117, ~r~0=v_~r~0_111}  AuxVars[]  AssignedVars[main_#t~nondet6] 3528#L27_T1_S1 [452] L27_T1_S1-->L27-1_T1_S1: Formula: (= v_~_x_r~0_21 |v_main_#t~nondet7_14|)  InVars {main_#t~nondet7=|v_main_#t~nondet7_14|}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_14|, ~_x_r~0=v_~_x_r~0_21}  AuxVars[]  AssignedVars[~_x_r~0] 3619#L27-1_T1_S1 [949] L27-1_T1_S1-->L28_accept_S1: Formula: (> v_~inc_i~0_56 0)  InVars {~inc_i~0=v_~inc_i~0_56}  OutVars{main_#t~nondet7=|v_main_#t~nondet7_10|, ~inc_i~0=v_~inc_i~0_56}  AuxVars[]  AssignedVars[main_#t~nondet7] 3611#L28_accept_S1 [964] L28_accept_S1-->L28-1_accept_S1: Formula: (and (= v_~_x_i~0_25 |v_main_#t~nondet8_10|) (> v_~r~0_70 v_~i~0_72) (> v_~inc_i~0_51 0))  InVars {~i~0=v_~i~0_72, main_#t~nondet8=|v_main_#t~nondet8_10|, ~inc_i~0=v_~inc_i~0_51, ~r~0=v_~r~0_70}  OutVars{~_x_i~0=v_~_x_i~0_25, ~i~0=v_~i~0_72, main_#t~nondet8=|v_main_#t~nondet8_10|, ~inc_i~0=v_~inc_i~0_51, ~r~0=v_~r~0_70}  AuxVars[]  AssignedVars[~_x_i~0] 3608#L28-1_accept_S1 [976] L28-1_accept_S1-->L30_accept_S1: Formula: (and (> v_~r~0_110 v_~i~0_116) (> v_~inc_i~0_83 0))  InVars {~i~0=v_~i~0_116, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  OutVars{~i~0=v_~i~0_116, main_#t~nondet8=|v_main_#t~nondet8_13|, ~inc_i~0=v_~inc_i~0_83, ~r~0=v_~r~0_110}  AuxVars[]  AssignedVars[main_#t~nondet8] 3536#L30_accept_S1 [1184] L30_accept_S1-->L31_T0_init: Formula: (and (= v_main_~__ok~0_25 0) (> v_~l~0_33 v_~_x_l~0_29) (> v_~l~0_33 v_~i~0_99))  InVars {~l~0=v_~l~0_33, ~_x_l~0=v_~_x_l~0_29, ~i~0=v_~i~0_99}  OutVars{~l~0=v_~l~0_33, ~_x_l~0=v_~_x_l~0_29, main_~__ok~0=v_main_~__ok~0_25, ~i~0=v_~i~0_99}  AuxVars[]  AssignedVars[main_~__ok~0] 3537#L31_T0_init [804] L31_T0_init-->L32_T1_S1: Formula: (and (= v_~inc_i~0_88 v_~_x_inc_i~0_29) (> v_~r~0_116 v_~i~0_121))  InVars {~_x_inc_i~0=v_~_x_inc_i~0_29, ~i~0=v_~i~0_121, ~r~0=v_~r~0_116}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_29, ~i~0=v_~i~0_121, ~inc_i~0=v_~inc_i~0_88, ~r~0=v_~r~0_116}  AuxVars[]  AssignedVars[~inc_i~0] 3483#L32_T1_S1 [467] L32_T1_S1-->L33_T1_S1: Formula: (= v_~l~0_39 v_~_x_l~0_32)  InVars {~_x_l~0=v_~_x_l~0_32}  OutVars{~_x_l~0=v_~_x_l~0_32, ~l~0=v_~l~0_39}  AuxVars[]  AssignedVars[~l~0] 3544#L33_T1_S1 [1314] L33_T1_S1-->L34_accept_S1: Formula: (and (> v_~inc_i~0_113 0) (= v_~r~0_146 v_~_x_r~0_33))  InVars {~inc_i~0=v_~inc_i~0_113, ~_x_r~0=v_~_x_r~0_33}  OutVars{~inc_i~0=v_~inc_i~0_113, ~r~0=v_~r~0_146, ~_x_r~0=v_~_x_r~0_33}  AuxVars[]  AssignedVars[~r~0] 3525#L34_accept_S1 [1323] L34_accept_S1-->L24-2_accept_S1: Formula: (and (= v_~i~0_81 v_~_x_i~0_28) (> v_~inc_i~0_55 0) (> v_~r~0_78 v_~i~0_81))  InVars {~_x_i~0=v_~_x_i~0_28, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  OutVars{~_x_i~0=v_~_x_i~0_28, ~i~0=v_~i~0_81, ~inc_i~0=v_~inc_i~0_55, ~r~0=v_~r~0_78}  AuxVars[]  AssignedVars[~i~0] 3554#L24-2_accept_S1 
[2021-04-24 13:51:13,320 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,320 INFO  L82        PathProgramCache]: Analyzing trace with hash -884169793, now seen corresponding path program 2 times
[2021-04-24 13:51:13,320 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,321 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [65655103]
[2021-04-24 13:51:13,321 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,324 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,324 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,326 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,326 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,330 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,330 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,330 INFO  L82        PathProgramCache]: Analyzing trace with hash -1025465664, now seen corresponding path program 1 times
[2021-04-24 13:51:13,330 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,330 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [2095290437]
[2021-04-24 13:51:13,330 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,333 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,333 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,334 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,336 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,336 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,336 INFO  L82        PathProgramCache]: Analyzing trace with hash 1009279426, now seen corresponding path program 1 times
[2021-04-24 13:51:13,336 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,337 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1354155338]
[2021-04-24 13:51:13,337 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,341 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:51:13,346 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,346 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:13,346 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,346 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:51:13,347 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,347 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:13,348 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:51:13,348 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [1354155338]
[2021-04-24 13:51:13,348 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:51:13,348 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:51:13,348 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [476907791]
[2021-04-24 13:51:13,349 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,349 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:51:13,349 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:51:13,349 INFO  L87              Difference]: Start difference. First operand 353 states and 1593 transitions. cyclomatic complexity: 1242 Second operand  has 3 states, 3 states have (on average 14.0) internal successors, (42), 3 states have internal predecessors, (42), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:51:13,429 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:51:13,430 INFO  L93              Difference]: Finished difference Result 377 states and 1647 transitions.
[2021-04-24 13:51:13,430 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:51:13,430 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 377 states and 1647 transitions.
[2021-04-24 13:51:13,433 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:13,437 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 377 states to 377 states and 1647 transitions.
[2021-04-24 13:51:13,437 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 84
[2021-04-24 13:51:13,437 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 147
[2021-04-24 13:51:13,438 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 377 states and 1647 transitions.
[2021-04-24 13:51:13,439 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:51:13,439 INFO  L692         BuchiCegarLoop]: Abstraction has 377 states and 1647 transitions.
[2021-04-24 13:51:13,439 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 377 states and 1647 transitions.
[2021-04-24 13:51:13,445 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 377 to 353.
[2021-04-24 13:51:13,446 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 353 states, 310 states have (on average 4.512903225806451) internal successors, (1399), 318 states have internal predecessors, (1399), 21 states have call successors, (21), 21 states have call predecessors, (21), 22 states have return successors, (80), 14 states have call predecessors, (80), 21 states have call successors, (80)
[2021-04-24 13:51:13,447 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 353 states to 353 states and 1500 transitions.
[2021-04-24 13:51:13,447 INFO  L715         BuchiCegarLoop]: Abstraction has 353 states and 1500 transitions.
[2021-04-24 13:51:13,447 INFO  L595         BuchiCegarLoop]: Abstraction has 353 states and 1500 transitions.
[2021-04-24 13:51:13,447 INFO  L427         BuchiCegarLoop]: ======== Iteration 7============
[2021-04-24 13:51:13,447 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 353 states and 1500 transitions.
[2021-04-24 13:51:13,450 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 132
[2021-04-24 13:51:13,450 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:51:13,450 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:51:13,451 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:51:13,451 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1]
[2021-04-24 13:51:13,451 INFO  L794   eck$LassoCheckResult]: Stem: 4205#ULTIMATE.startENTRY_NONWA [386] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4206#ULTIMATE.initENTRY_NONWA [469] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~inc_i~0_9 0)  InVars {}  OutVars{~inc_i~0=v_~inc_i~0_9}  AuxVars[]  AssignedVars[~inc_i~0] 4311#L11_NONWA [645] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_inc_i~0_9 0)  InVars {}  OutVars{~_x_inc_i~0=v_~_x_inc_i~0_9}  AuxVars[]  AssignedVars[~_x_inc_i~0] 4354#L12_NONWA [542] L12_NONWA-->L12-1_NONWA: Formula: (= v_~l~0_10 0.0)  InVars {}  OutVars{~l~0=v_~l~0_10}  AuxVars[]  AssignedVars[~l~0] 4347#L12-1_NONWA [520] L12-1_NONWA-->L13_NONWA: Formula: (= v_~_x_l~0_9 0.0)  InVars {}  OutVars{~_x_l~0=v_~_x_l~0_9}  AuxVars[]  AssignedVars[~_x_l~0] 4317#L13_NONWA [477] L13_NONWA-->L13-1_NONWA: Formula: (= v_~r~0_10 0.0)  InVars {}  OutVars{~r~0=v_~r~0_10}  AuxVars[]  AssignedVars[~r~0] 4301#L13-1_NONWA [458] L13-1_NONWA-->L14_NONWA: Formula: (= v_~_x_r~0_9 0.0)  InVars {}  OutVars{~_x_r~0=v_~_x_r~0_9}  AuxVars[]  AssignedVars[~_x_r~0] 4252#L14_NONWA [416] L14_NONWA-->L14-1_NONWA: Formula: (= v_~i~0_10 0.0)  InVars {}  OutVars{~i~0=v_~i~0_10}  AuxVars[]  AssignedVars[~i~0] 4211#L14-1_NONWA [390] L14-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_i~0_9 0.0)  InVars {}  OutVars{~_x_i~0=v_~_x_i~0_9}  AuxVars[]  AssignedVars[~_x_i~0] 4212#ULTIMATE.initFINAL_NONWA [561] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4365#ULTIMATE.initEXIT_NONWA >[665] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4199#L-1_NONWA [634] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4216#mainENTRY_T0_init [601] mainENTRY_T0_init-->mainENTRY_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4366#mainENTRY_T0_init-D5 [573] mainENTRY_T0_init-D5-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4367#__VERIFIER_nondet_boolENTRY_T0_init [838] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_6| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_6|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 4215#L7_T0_init [391] L7_T0_init-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_14|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 4217#__VERIFIER_nondet_boolFINAL_T0_init [544] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4337#__VERIFIER_nondet_boolEXIT_T0_init >[654] __VERIFIER_nondet_boolEXIT_T0_init-->L18-D11: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4338#L18-D11 [603] L18-D11-->L18_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4368#L18_T0_init [585] L18_T0_init-->L18-1_T0_init: Formula: (= v_~inc_i~0_106 |v_main_#t~ret1_18|)  InVars {main_#t~ret1=|v_main_#t~ret1_18|}  OutVars{main_#t~ret1=|v_main_#t~ret1_18|, ~inc_i~0=v_~inc_i~0_106}  AuxVars[]  AssignedVars[~inc_i~0] 4369#L18-1_T0_init [622] L18-1_T0_init-->L19_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret1=|v_main_#t~ret1_5|}  AuxVars[]  AssignedVars[main_#t~ret1] 4278#L19_T0_init [436] L19_T0_init-->L19-1_T0_init: Formula: (= v_~l~0_27 |v_main_#t~nondet2_16|)  InVars {main_#t~nondet2=|v_main_#t~nondet2_16|}  OutVars{~l~0=v_~l~0_27, main_#t~nondet2=|v_main_#t~nondet2_16|}  AuxVars[]  AssignedVars[~l~0] 4256#L19-1_T0_init [417] L19-1_T0_init-->L20_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet2=|v_main_#t~nondet2_8|}  AuxVars[]  AssignedVars[main_#t~nondet2] 4257#L20_T0_init [930] L20_T0_init-->L20-1_accept_S1: Formula: (and (> v_~r~0_144 v_~i~0_146) (> v_~inc_i~0_112 0) (= v_~r~0_144 |v_main_#t~nondet3_18|))  InVars {~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|}  OutVars{~i~0=v_~i~0_146, ~inc_i~0=v_~inc_i~0_112, main_#t~nondet3=|v_main_#t~nondet3_18|, ~r~0=v_~r~0_144}  AuxVars[]  AssignedVars[~r~0] 4329#L20-1_accept_S1 [945] L20-1_accept_S1-->L21_accept_S1: Formula: (and (> v_~inc_i~0_102 0) (> v_~r~0_134 v_~i~0_138))  InVars {~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, ~r~0=v_~r~0_134}  OutVars{~i~0=v_~i~0_138, ~inc_i~0=v_~inc_i~0_102, main_#t~nondet3=|v_main_#t~nondet3_15|, ~r~0=v_~r~0_134}  AuxVars[]  AssignedVars[main_#t~nondet3] 4238#L21_accept_S1 [758] L21_accept_S1-->L21-1_T1_S1: Formula: (and (> v_~r~0_61 v_~i~0_62) (= v_~i~0_62 |v_main_#t~nondet4_9|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_9|, ~r~0=v_~r~0_61}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~i~0=v_~i~0_62, ~r~0=v_~r~0_61}  AuxVars[]  AssignedVars[~i~0] 4269#L21-1_T1_S1 [432] L21-1_T1_S1-->L23_T1_S1: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|}  AuxVars[]  AssignedVars[main_#t~nondet4] 4270#L23_T1_S1 [1010] L23_T1_S1-->L24-2_T1_S1: Formula: (and (= v_main_~__ok~0_31 0) (<= v_~l~0_41 0.0))  InVars {~l~0=v_~l~0_41}  OutVars{main_~__ok~0=v_main_~__ok~0_31, ~l~0=v_~l~0_41}  AuxVars[]  AssignedVars[main_~__ok~0] 4325#L24-2_T1_S1 [1270] L24-2_T1_S1-->L24-3_accept_S1: Formula: (and (= v_main_~__ok~0_34 0) (> v_~inc_i~0_96 0))  InVars {main_~__ok~0=v_main_~__ok~0_34, ~inc_i~0=v_~inc_i~0_96}  OutVars{main_~__ok~0=v_main_~__ok~0_34, ~inc_i~0=v_~inc_i~0_96}  AuxVars[]  AssignedVars[] 4267#L24-3_accept_S1 [1299] L24-3_accept_S1-->mainEXIT_accept_S1: Formula: (and (> v_~inc_i~0_64 0) (> v_~r~0_90 v_~i~0_96))  InVars {~i~0=v_~i~0_96, ~inc_i~0=v_~inc_i~0_64, ~r~0=v_~r~0_90}  OutVars{~i~0=v_~i~0_96, ~inc_i~0=v_~inc_i~0_64, ~r~0=v_~r~0_90}  AuxVars[]  AssignedVars[] 4350#mainEXIT_accept_S1 >[664] mainEXIT_accept_S1-->ULTIMATE.startFINAL-D7: AOR: Formula: (= |v_ULTIMATE.start_#t~ret9_2| |v_main_#resOutParam_1|)  InVars {main_#res=|v_main_#resOutParam_1|}  OutVars{ULTIMATE.start_#t~ret9=|v_ULTIMATE.start_#t~ret9_2|}  AuxVars[]  AssignedVars[ULTIMATE.start_#t~ret9] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4355#ULTIMATE.startFINAL-D7 
[2021-04-24 13:51:13,452 INFO  L796   eck$LassoCheckResult]: Loop: 4355#ULTIMATE.startFINAL-D7 [543] ULTIMATE.startFINAL-D7-->ULTIMATE.startFINAL-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4355#ULTIMATE.startFINAL-D7 
[2021-04-24 13:51:13,452 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,452 INFO  L82        PathProgramCache]: Analyzing trace with hash 733027016, now seen corresponding path program 1 times
[2021-04-24 13:51:13,452 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,453 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [235793238]
[2021-04-24 13:51:13,453 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,456 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,456 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,458 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,458 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,462 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,462 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,463 INFO  L82        PathProgramCache]: Analyzing trace with hash 574, now seen corresponding path program 1 times
[2021-04-24 13:51:13,463 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,463 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1186387510]
[2021-04-24 13:51:13,463 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,464 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,464 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,465 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,465 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,465 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,465 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:51:13,466 INFO  L82        PathProgramCache]: Analyzing trace with hash 1249001559, now seen corresponding path program 1 times
[2021-04-24 13:51:13,466 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:51:13,466 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [165612412]
[2021-04-24 13:51:13,466 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:51:13,468 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,469 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,471 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:51:13,471 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:51:13,474 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:51:13,478 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,478 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:51:13,489 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,490 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:13,503 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,516 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 49
[2021-04-24 13:51:13,522 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,522 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 7
[2021-04-24 13:51:13,524 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,524 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 10
[2021-04-24 13:51:13,538 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,546 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:13,561 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,564 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 64
[2021-04-24 13:51:13,606 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:51:13,611 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:51:13,626 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:51:13 BasicIcfg
[2021-04-24 13:51:13,626 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2021-04-24 13:51:13,627 INFO  L168              Benchmark]: Toolchain (without parser) took 3223.06 ms. Allocated memory is still 541.1 MB. Free memory was 488.5 MB in the beginning and 356.7 MB in the end (delta: 131.8 MB). Peak memory consumption was 129.8 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,627 INFO  L168              Benchmark]: CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 507.7 MB. There was no memory consumed. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,628 INFO  L168              Benchmark]: CACSL2BoogieTranslator took 205.52 ms. Allocated memory is still 541.1 MB. Free memory was 488.2 MB in the beginning and 517.8 MB in the end (delta: -29.6 MB). Peak memory consumption was 18.7 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,628 INFO  L168              Benchmark]: Boogie Preprocessor took 26.75 ms. Allocated memory is still 541.1 MB. Free memory was 517.8 MB in the beginning and 516.1 MB in the end (delta: 1.6 MB). There was no memory consumed. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,629 INFO  L168              Benchmark]: RCFGBuilder took 234.65 ms. Allocated memory is still 541.1 MB. Free memory was 515.7 MB in the beginning and 505.6 MB in the end (delta: 10.1 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,629 INFO  L168              Benchmark]: LTL2Aut took 55.44 ms. Allocated memory is still 541.1 MB. Free memory was 505.6 MB in the beginning and 502.7 MB in the end (delta: 2.9 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,629 INFO  L168              Benchmark]: B?chi Program Product took 268.42 ms. Allocated memory is still 541.1 MB. Free memory was 502.7 MB in the beginning and 486.8 MB in the end (delta: 15.9 MB). Peak memory consumption was 14.7 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,630 INFO  L168              Benchmark]: BlockEncodingV2 took 126.30 ms. Allocated memory is still 541.1 MB. Free memory was 486.8 MB in the beginning and 462.4 MB in the end (delta: 24.3 MB). Peak memory consumption was 25.2 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,630 INFO  L168              Benchmark]: BuchiAutomizer took 2298.50 ms. Allocated memory is still 541.1 MB. Free memory was 462.0 MB in the beginning and 356.7 MB in the end (delta: 105.3 MB). Peak memory consumption was 107.0 MB. Max. memory is 12.9 GB.
[2021-04-24 13:51:13,632 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    116 locations, 289 edges
  - StatisticsResult: Encoded RCFG
    116 locations, 663 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 507.7 MB. There was no memory consumed. Max. memory is 12.9 GB.
 * CACSL2BoogieTranslator took 205.52 ms. Allocated memory is still 541.1 MB. Free memory was 488.2 MB in the beginning and 517.8 MB in the end (delta: -29.6 MB). Peak memory consumption was 18.7 MB. Max. memory is 12.9 GB.
 * Boogie Preprocessor took 26.75 ms. Allocated memory is still 541.1 MB. Free memory was 517.8 MB in the beginning and 516.1 MB in the end (delta: 1.6 MB). There was no memory consumed. Max. memory is 12.9 GB.
 * RCFGBuilder took 234.65 ms. Allocated memory is still 541.1 MB. Free memory was 515.7 MB in the beginning and 505.6 MB in the end (delta: 10.1 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
 * LTL2Aut took 55.44 ms. Allocated memory is still 541.1 MB. Free memory was 505.6 MB in the beginning and 502.7 MB in the end (delta: 2.9 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
 * B?chi Program Product took 268.42 ms. Allocated memory is still 541.1 MB. Free memory was 502.7 MB in the beginning and 486.8 MB in the end (delta: 15.9 MB). Peak memory consumption was 14.7 MB. Max. memory is 12.9 GB.
 * BlockEncodingV2 took 126.30 ms. Allocated memory is still 541.1 MB. Free memory was 486.8 MB in the beginning and 462.4 MB in the end (delta: 24.3 MB). Peak memory consumption was 25.2 MB. Max. memory is 12.9 GB.
 * BuchiAutomizer took 2298.50 ms. Allocated memory is still 541.1 MB. Free memory was 462.0 MB in the beginning and 356.7 MB in the end (delta: 105.3 MB). Peak memory consumption was 107.0 MB. Max. memory is 12.9 GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 8 edges
  - StatisticsResult: Initial RCFG
    45 locations, 51 edges
  - StatisticsResult: BuchiProgram size
    116 locations, 289 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator:
  - GenericResult: Unfinished Backtranslation
    The program execution was not completely translated back.
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 6 terminating modules (6 trivial, 0 deterministic, 0 nondeterministic) and one nonterminating remainder module.6 modules have a trivial ranking function, the largest among these consists of 5 locations. The remainder module has 353 locations.
  - StatisticsResult: Timing statistics
    B?chiAutomizer plugin needed 2.2s and 7 iterations.  TraceHistogramMax:1. Analysis of lassos took 0.3s. Construction of modules took 1.0s. B?chi inclusion checks took 0.5s. Highest rank in rank-based complementation 0. Minimization of det autom 6. Minimization of nondet autom 0. Automata minimization 95.5ms AutomataMinimizationTime, 6 MinimizatonAttempts, 547 StatesRemovedByMinimization, 5 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had 353 states and ocurred in iteration 4.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 915 SDtfs, 3553 SDslu, 3174 SDs, 0 SdLazy, 8336 SolverSat, 2077 SolverUnsat, 0 SolverUnknown, 0 SolverNotchecked, 1080.8ms Time	LassoAnalysisResults: nont1 unkn0 SFLI0 SFLT0 conc2 concLT0 SILN0 SILU4 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	
  - LTLInfiniteCounterExampleResult [Line: -1]: Violation of LTL property (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0)))))
    Found an infinite, lasso-shaped execution that violates the LTL property (!(G(F((!(~r~0 <= ~i~0))))) || !(G(F((0 != ~inc_i~0))))).
Stem:
[L11]              char inc_i, _x_inc_i;
[L12]              float l, _x_l;
[L13]              float r, _x_r;
[L14]              float i, _x_i;
[L18]  CALL, EXPR  __VERIFIER_nondet_bool()
[L7]               return __VERIFIER_nondet_int() != 0;
[L18]  RET, EXPR   __VERIFIER_nondet_bool()
[L18]              inc_i = __VERIFIER_nondet_bool()
[L19]              l = __VERIFIER_nondet_float()
[L20]              r = __VERIFIER_nondet_float()
[L21]              i = __VERIFIER_nondet_float()
[L23]              int __ok = (((( !(r <= 0.0)) && ( !(l <= r))) && ((0.0 <= i) && ( !(inc_i != 0)))) && ( !(l <= 0.0)));
[L24]  COND FALSE  !(\read(__ok))
Loop:
End of lasso representation.
RESULT: Ultimate proved your program to be incorrect!
Received shutdown request...
