Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado_2016.4/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0dff007c22af45b9ad4e6a642b0cf093 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_env_func_synth xil_defaultlib.test_env xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.EX
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.EX_MEM
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ID
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ID_EX
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.InstrFetch
Compiling module xil_defaultlib.IF_ID
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MonoPulseGenerator
Compiling module xil_defaultlib.MonoPulseGenerator_0
Compiling module xil_defaultlib.test_env
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_env_func_synth
