#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-130-gaf2b95276)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x564046c8ed50 .scope module, "testbench" "testbench" 2 18;
 .timescale -9 -12;
P_0x564046c7ce70 .param/l "CLOCK_PERIOD" 0 2 27, +C4<00000000000000000000000000001010>;
P_0x564046c7ceb0 .param/l "MAX_SIM_TIME" 0 2 28, +C4<00000101111101011110000100000000>;
v0x564046cb27e0_0 .var "Im", 31 0;
v0x564046cb28e0_0 .var/real "PI", 0 0;
v0x564046cb29a0_0 .var "Real", 31 0;
v0x564046cb2a60_0 .var/real "Xr", 0 0;
v0x564046cb2b20_0 .var/real "Yr", 0 0;
v0x564046cb2be0_0 .var "clock", 0 0;
v0x564046cb2d90_0 .var "cnstA", 0 0;
v0x564046cb2e30_0 .var "cnstB", 0 0;
v0x564046cb2f00_0 .net "done", 0 0, L_0x564046c585d0;  1 drivers
v0x564046cb2fd0_0 .var "enable", 0 0;
v0x564046cb3070_0 .var "endwreg", 1 0;
v0x564046cb3110_0 .var "enrregA", 0 0;
v0x564046cb31e0_0 .var "enrregB", 0 0;
v0x564046cb32b0_0 .var/real "err_atan", 0 0;
v0x564046cb3350_0 .var/real "err_mod", 0 0;
v0x564046cb33f0_0 .var/real "fracfactor", 0 0;
v0x564046cb3490_0 .var/real "fracfactorangle", 0 0;
v0x564046cb3640_0 .var "in", 63 0;
v0x564046cb3710_0 .var "inA_Alu", 63 0;
v0x564046cb37e0_0 .var "inB_Alu", 63 0;
v0x564046cb38b0_0 .var "in_aux", 63 0;
v0x564046cb3970_0 .var "maxclock", 0 0;
v0x564046cb3a30_0 .var "opr", 3 0;
v0x564046cb3b20_0 .net "outA", 63 0, v0x564046cb1e10_0;  1 drivers
v0x564046cb3bf0_0 .net "outB", 63 0, v0x564046cb1ef0_0;  1 drivers
v0x564046cb3cc0_0 .net/s "polAngle", 31 0, L_0x564046cc6460;  1 drivers
v0x564046cb3d90_0 .net/s "polMod", 31 0, L_0x564046cc6080;  1 drivers
v0x564046cb3e80_0 .var/real "real_atan", 0 0;
v0x564046cb3f40_0 .var/real "real_mod", 0 0;
v0x564046cb4000_0 .var "regwen", 0 0;
v0x564046cb40a0_0 .var "reset", 0 0;
v0x564046cb4250_0 .net "result", 63 0, v0x564046cad5f0_0;  1 drivers
v0x564046cb4320_0 .var "seloutA", 3 0;
v0x564046cb43f0_0 .var "seloutB", 3 0;
v0x564046cb44c0_0 .var "selwreg", 3 0;
v0x564046cb4590_0 .var "start", 0 0;
v0x564046cb4630_0 .var "x0", 31 0;
v0x564046cb4700_0 .var "y0", 31 0;
S_0x564046c796f0 .scope module, "alux_tb" "alu" 2 84, 3 14 0, S_0x564046c8ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /INPUT 4 "opr";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 64 "out_alu";
    .port_info 7 /OUTPUT 1 "done";
L_0x564046c585d0 .functor BUFZ 1, v0x564046cacf30_0, C4<0>, C4<0>, C4<0>;
v0x564046cacd20_0 .net "clock", 0 0, v0x564046cb2be0_0;  1 drivers
v0x564046cace70_0 .net "done", 0 0, L_0x564046c585d0;  alias, 1 drivers
v0x564046cacf30_0 .var "done_alux", 0 0;
v0x564046cad000_0 .var "enable", 0 0;
v0x564046cad0a0_0 .net "inA", 63 0, v0x564046cb3710_0;  1 drivers
v0x564046cad180_0 .net "inB", 63 0, v0x564046cb37e0_0;  1 drivers
v0x564046cad260_0 .var "in_A", 63 0;
v0x564046cad370_0 .var "in_B", 63 0;
v0x564046cad480_0 .net "opr", 3 0, v0x564046cb3a30_0;  1 drivers
v0x564046cad5f0_0 .var "out_alu", 63 0;
v0x564046cad6d0_0 .net "out_div", 63 0, L_0x564046c71ba0;  1 drivers
v0x564046cad790_0 .net "out_mult", 63 0, L_0x564046c70040;  1 drivers
v0x564046cad830_0 .net "polAngle", 31 0, L_0x564046c5b810;  1 drivers
v0x564046cad8d0_0 .net "polMod", 31 0, L_0x564046cc5410;  1 drivers
v0x564046cad970_0 .net "reset", 0 0, v0x564046cb40a0_0;  1 drivers
v0x564046cadaa0_0 .net "start", 0 0, v0x564046cb4590_0;  1 drivers
v0x564046cadb40_0 .var "x0", 31 0;
v0x564046cadc00_0 .var "y0", 31 0;
S_0x564046bee370 .scope module, "cmplx_Div" "cmplxDiv" 3 75, 4 12 0, S_0x564046c796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /OUTPUT 64 "out";
L_0x564046c70ea0 .functor BUFZ 1, v0x564046c68520_0, C4<0>, C4<0>, C4<0>;
L_0x564046c71ba0 .functor BUFZ 64, v0x564046ca9490_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x564046c586f0_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046c740e0_0 .net "done", 0 0, L_0x564046c70ea0;  1 drivers
v0x564046c701e0_0 .net "inA", 63 0, v0x564046cad260_0;  1 drivers
v0x564046c71040_0 .net "inB", 63 0, v0x564046cad370_0;  1 drivers
v0x564046c71d00_0 .var "in_A", 63 0;
v0x564046c6b8f0_0 .var "in_B", 63 0;
v0x564046c68520_0 .var "isdone", 0 0;
v0x564046ca9490_0 .var "letout", 63 0;
v0x564046ca9570_0 .net "out", 63 0, L_0x564046c71ba0;  alias, 1 drivers
v0x564046ca9650_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
E_0x564046c2aaa0 .event posedge, v0x564046c586f0_0;
S_0x564046ca97b0 .scope module, "cmplx_Mult" "cmplxMult" 3 66, 5 14 0, S_0x564046c796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inA";
    .port_info 3 /INPUT 64 "inB";
    .port_info 4 /OUTPUT 64 "out";
L_0x564046c73c20 .functor BUFZ 1, v0x564046ca9ee0_0, C4<0>, C4<0>, C4<0>;
L_0x564046c70040 .functor BUFZ 64, v0x564046ca9fa0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x564046ca99e0_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046ca9a80_0 .net "done", 0 0, L_0x564046c73c20;  1 drivers
v0x564046ca9b20_0 .net "inA", 63 0, v0x564046cad260_0;  alias, 1 drivers
v0x564046ca9c20_0 .net "inB", 63 0, v0x564046cad370_0;  alias, 1 drivers
v0x564046ca9cf0_0 .var "in_A", 63 0;
v0x564046ca9e00_0 .var "in_B", 63 0;
v0x564046ca9ee0_0 .var "isdone", 0 0;
v0x564046ca9fa0_0 .var "letout", 63 0;
v0x564046caa080_0 .net "out", 63 0, L_0x564046c70040;  alias, 1 drivers
v0x564046caa160_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
S_0x564046caa2b0 .scope module, "r2p" "rec2pol" 3 84, 6 13 0, S_0x564046c796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 32 "x";
    .port_info 5 /INPUT 32 "y";
    .port_info 6 /OUTPUT 32 "mod";
    .port_info 7 /OUTPUT 32 "angle";
L_0x564046c5b810 .functor BUFZ 32, v0x564046cacb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564046cac190_0 .net/s "ATAN_data", 31 0, L_0x564046c6b750;  1 drivers
v0x564046cac250_0 .net/s "angle", 31 0, L_0x564046c5b810;  alias, 1 drivers
v0x564046cac310_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046cac3e0_0 .net/s "count_out", 5 0, v0x564046cab1a0_0;  1 drivers
v0x564046cac480_0 .net "enable", 0 0, v0x564046cad000_0;  1 drivers
v0x564046cac570_0 .net/s "mod", 31 0, L_0x564046cc5410;  alias, 1 drivers
v0x564046cac610_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
v0x564046cac6b0_0 .net "start", 0 0, v0x564046cb4590_0;  alias, 1 drivers
v0x564046cac780_0 .net/s "x", 31 0, v0x564046cadb40_0;  1 drivers
v0x564046cac8b0_0 .var/s "xr", 33 0;
v0x564046cac9a0_0 .net/s "y", 31 0, v0x564046cadc00_0;  1 drivers
v0x564046caca60_0 .var/s "yr", 33 0;
v0x564046cacb40_0 .var/s "zr", 31 0;
S_0x564046caa560 .scope module, "ATAN_ROM_1" "ATAN_ROM" 6 50, 7 36 0, S_0x564046caa2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_0x564046c7e6f0 .param/str "ATANLUT_FILENAME" 0 7 42, "../simdata/atanLUTd.hex";
P_0x564046c7e730 .param/l "ROMSIZE" 0 7 41, +C4<00000000000000000000000000100000>;
L_0x564046c6b750 .functor BUFZ 32, L_0x564046cc5500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564046caa880_0 .net *"_ivl_0", 31 0, L_0x564046cc5500;  1 drivers
v0x564046caa980_0 .net *"_ivl_2", 6 0, L_0x564046cc55a0;  1 drivers
L_0x7fc44e6052e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564046caaa60_0 .net *"_ivl_5", 0 0, L_0x7fc44e6052e8;  1 drivers
v0x564046caab20_0 .net "addr", 5 0, v0x564046cab1a0_0;  alias, 1 drivers
v0x564046caac00 .array "atanLUT", 31 0, 31 0;
v0x564046caad10_0 .net "data", 31 0, L_0x564046c6b750;  alias, 1 drivers
L_0x564046cc5500 .array/port v0x564046caac00, L_0x564046cc55a0;
L_0x564046cc55a0 .concat [ 6 1 0 0], v0x564046cab1a0_0, L_0x7fc44e6052e8;
S_0x564046caae50 .scope module, "ITERCOUNTER_1" "ITERCOUNTER" 6 34, 8 28 0, S_0x564046caa2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 6 "count";
v0x564046cab0b0_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046cab1a0_0 .var "count", 5 0;
v0x564046cab260_0 .net "enable", 0 0, v0x564046cad000_0;  alias, 1 drivers
v0x564046cab330_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
v0x564046cab420_0 .net "start", 0 0, v0x564046cb4590_0;  alias, 1 drivers
S_0x564046cab5b0 .scope module, "MODSCALE_1" "MODSCALE" 6 43, 9 29 0, S_0x564046caa2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 34 "XF";
    .port_info 1 /OUTPUT 32 "MODUL";
P_0x564046cab790 .param/l "CORDIC_SCALE_FACTOR" 0 9 34, C4<00000000000000000000000000000000100110110111010100>;
v0x564046cab900_0 .net "MODUL", 31 0, L_0x564046cc5410;  alias, 1 drivers
v0x564046caba00_0 .net "XF", 33 0, v0x564046cac8b0_0;  1 drivers
v0x564046cabae0_0 .net *"_ivl_1", 0 0, L_0x564046cc4b90;  1 drivers
v0x564046cabba0_0 .net *"_ivl_10", 49 0, L_0x564046cc52e0;  1 drivers
v0x564046cabc80_0 .net *"_ivl_12", 31 0, L_0x564046cc51f0;  1 drivers
v0x564046cabdb0_0 .net *"_ivl_2", 15 0, L_0x564046cc4cb0;  1 drivers
v0x564046cabe90_0 .net *"_ivl_4", 49 0, L_0x564046cc4fb0;  1 drivers
L_0x7fc44e6052a0 .functor BUFT 1, C4<00000000000000000000000000000000100110110111010100>, C4<0>, C4<0>, C4<0>;
v0x564046cabf70_0 .net/2s *"_ivl_6", 49 0, L_0x7fc44e6052a0;  1 drivers
v0x564046cac050_0 .net/s *"_ivl_9", 49 0, L_0x564046cc5050;  1 drivers
L_0x564046cc4b90 .part v0x564046cac8b0_0, 33, 1;
LS_0x564046cc4cb0_0_0 .concat [ 1 1 1 1], L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90;
LS_0x564046cc4cb0_0_4 .concat [ 1 1 1 1], L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90;
LS_0x564046cc4cb0_0_8 .concat [ 1 1 1 1], L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90;
LS_0x564046cc4cb0_0_12 .concat [ 1 1 1 1], L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90, L_0x564046cc4b90;
L_0x564046cc4cb0 .concat [ 4 4 4 4], LS_0x564046cc4cb0_0_0, LS_0x564046cc4cb0_0_4, LS_0x564046cc4cb0_0_8, LS_0x564046cc4cb0_0_12;
L_0x564046cc4fb0 .concat [ 34 16 0 0], v0x564046cac8b0_0, L_0x564046cc4cb0;
L_0x564046cc5050 .arith/mult 50, L_0x564046cc4fb0, L_0x7fc44e6052a0;
L_0x564046cc51f0 .part L_0x564046cc5050, 18, 32;
L_0x564046cc52e0 .extend/s 50, L_0x564046cc51f0;
L_0x564046cc5410 .part L_0x564046cc52e0, 0, 32;
S_0x564046caddd0 .scope task, "execAlu" "execAlu" 2 287, 2 287 0, S_0x564046c8ed50;
 .timescale -9 -12;
v0x564046cadfa0_0 .var "inA", 63 0;
v0x564046cae0a0_0 .var "inB", 63 0;
v0x564046cae180_0 .var "operation", 3 0;
E_0x564046be4d20 .event negedge, v0x564046c586f0_0;
TD_testbench.execAlu ;
    %load/vec4 v0x564046cadfa0_0;
    %store/vec4 v0x564046cb3710_0, 0, 64;
    %load/vec4 v0x564046cae0a0_0;
    %store/vec4 v0x564046cb37e0_0, 0, 64;
    %load/vec4 v0x564046cae180_0;
    %store/vec4 v0x564046cb3a30_0, 0, 4;
    %wait E_0x564046c2aaa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb4590_0, 0, 1;
    %delay 10000, 0;
    %wait E_0x564046be4d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb4590_0, 0, 1;
    %end;
S_0x564046cae240 .scope task, "execcordic" "execcordic" 2 317, 2 317 0, S_0x564046c8ed50;
 .timescale -9 -12;
v0x564046cae450_0 .var/s "X", 31 0;
v0x564046cae530_0 .var/s "Y", 31 0;
TD_testbench.execcordic ;
    %load/vec4 v0x564046cae450_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x564046cb4630_0, 0, 32;
    %load/vec4 v0x564046cae530_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x564046cb4700_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb2fd0_0, 0, 1;
    %wait E_0x564046be4d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb4590_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564046be4d20;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2fd0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564046be4d20;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %load/vec4 v0x564046cae450_0;
    %cvt/rv/s;
    %store/real v0x564046cb2a60_0;
    %load/vec4 v0x564046cae530_0;
    %cvt/rv/s;
    %store/real v0x564046cb2b20_0;
    %load/real v0x564046cb2a60_0;
    %load/real v0x564046cb2a60_0;
    %mul/wr;
    %load/real v0x564046cb2b20_0;
    %load/real v0x564046cb2b20_0;
    %mul/wr;
    %add/wr;
    %vpi_func/r 2 344 "$sqrt", W<0,r> {0 1 0};
    %store/real v0x564046cb3f40_0;
    %vpi_func/r 2 345 "$atan2", v0x564046cb2b20_0, v0x564046cb2a60_0 {0 0 0};
    %pushi/vec4 180, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %load/real v0x564046cb28e0_0;
    %div/wr;
    %store/real v0x564046cb3e80_0;
    %load/real v0x564046cb3f40_0;
    %load/vec4 v0x564046cb3d90_0;
    %cvt/rv/s;
    %load/real v0x564046cb33f0_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x564046cb3d90_0;
    %cvt/rv/s;
    %load/real v0x564046cb33f0_0;
    %div/wr;
    %div/wr;
    %store/real v0x564046cb3350_0;
    %load/real v0x564046cb3e80_0;
    %load/vec4 v0x564046cb3cc0_0;
    %cvt/rv/s;
    %load/real v0x564046cb3490_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x564046cb3cc0_0;
    %cvt/rv/s;
    %load/real v0x564046cb3490_0;
    %div/wr;
    %div/wr;
    %store/real v0x564046cb32b0_0;
    %load/vec4 v0x564046cb3d90_0;
    %cvt/rv/s;
    %load/real v0x564046cb33f0_0;
    %div/wr;
    %load/vec4 v0x564046cb3cc0_0;
    %cvt/rv/s;
    %load/real v0x564046cb3490_0;
    %div/wr;
    %vpi_call 2 349 "$display", "Xi=%d, Yi = %d\012polMod=%f polAngle=%f drg\012ExpMod=%f ExpAngle=%f drg (ERRORs = %f%% %f%%)", v0x564046cae450_0, v0x564046cae530_0, W<1,r>, W<0,r>, v0x564046cb3f40_0, v0x564046cb3e80_0, v0x564046cb3350_0, v0x564046cb32b0_0 {0 2 0};
    %end;
S_0x564046cae610 .scope module, "r2p" "rec2pol" 2 96, 6 13 0, S_0x564046c8ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 32 "x";
    .port_info 5 /INPUT 32 "y";
    .port_info 6 /OUTPUT 32 "mod";
    .port_info 7 /OUTPUT 32 "angle";
L_0x564046cc6460 .functor BUFZ 32, v0x564046cb0f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564046cb0540_0 .net/s "ATAN_data", 31 0, L_0x564046cc6350;  1 drivers
v0x564046cb0600_0 .net/s "angle", 31 0, L_0x564046cc6460;  alias, 1 drivers
v0x564046cb06c0_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046cb0790_0 .net/s "count_out", 5 0, v0x564046caf520_0;  1 drivers
v0x564046cb0830_0 .net "enable", 0 0, v0x564046cb2fd0_0;  1 drivers
v0x564046cb0920_0 .net/s "mod", 31 0, L_0x564046cc6080;  alias, 1 drivers
v0x564046cb09c0_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
v0x564046cb0a60_0 .net "start", 0 0, v0x564046cb4590_0;  alias, 1 drivers
v0x564046cb0b90_0 .net/s "x", 31 0, v0x564046cb4630_0;  1 drivers
v0x564046cb0ce0_0 .var/s "xr", 33 0;
v0x564046cb0dd0_0 .net/s "y", 31 0, v0x564046cb4700_0;  1 drivers
v0x564046cb0e90_0 .var/s "yr", 33 0;
v0x564046cb0f70_0 .var/s "zr", 31 0;
S_0x564046cae840 .scope module, "ATAN_ROM_1" "ATAN_ROM" 6 50, 7 36 0, S_0x564046cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_0x564046cad520 .param/str "ATANLUT_FILENAME" 0 7 42, "../simdata/atanLUTd.hex";
P_0x564046cad560 .param/l "ROMSIZE" 0 7 41, +C4<00000000000000000000000000100000>;
L_0x564046cc6350 .functor BUFZ 32, L_0x564046cc6170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564046caec50_0 .net *"_ivl_0", 31 0, L_0x564046cc6170;  1 drivers
v0x564046caed50_0 .net *"_ivl_2", 6 0, L_0x564046cc6210;  1 drivers
L_0x7fc44e605378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564046caee30_0 .net *"_ivl_5", 0 0, L_0x7fc44e605378;  1 drivers
v0x564046caeef0_0 .net "addr", 5 0, v0x564046caf520_0;  alias, 1 drivers
v0x564046caefd0 .array "atanLUT", 31 0, 31 0;
v0x564046caf0e0_0 .net "data", 31 0, L_0x564046cc6350;  alias, 1 drivers
L_0x564046cc6170 .array/port v0x564046caefd0, L_0x564046cc6210;
L_0x564046cc6210 .concat [ 6 1 0 0], v0x564046caf520_0, L_0x7fc44e605378;
S_0x564046caf220 .scope module, "ITERCOUNTER_1" "ITERCOUNTER" 6 34, 8 28 0, S_0x564046cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 6 "count";
v0x564046caf480_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046caf520_0 .var "count", 5 0;
v0x564046caf610_0 .net "enable", 0 0, v0x564046cb2fd0_0;  alias, 1 drivers
v0x564046caf6e0_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
v0x564046caf780_0 .net "start", 0 0, v0x564046cb4590_0;  alias, 1 drivers
S_0x564046caf8f0 .scope module, "MODSCALE_1" "MODSCALE" 6 43, 9 29 0, S_0x564046cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 34 "XF";
    .port_info 1 /OUTPUT 32 "MODUL";
P_0x564046cafad0 .param/l "CORDIC_SCALE_FACTOR" 0 9 34, C4<00000000000000000000000000000000100110110111010100>;
v0x564046cafc80_0 .net "MODUL", 31 0, L_0x564046cc6080;  alias, 1 drivers
v0x564046cafd80_0 .net "XF", 33 0, v0x564046cb0ce0_0;  1 drivers
v0x564046cafe60_0 .net *"_ivl_1", 0 0, L_0x564046cc57d0;  1 drivers
v0x564046caff50_0 .net *"_ivl_10", 49 0, L_0x564046cc5f50;  1 drivers
v0x564046cb0030_0 .net *"_ivl_12", 31 0, L_0x564046cc5e60;  1 drivers
v0x564046cb0160_0 .net *"_ivl_2", 15 0, L_0x564046cc58c0;  1 drivers
v0x564046cb0240_0 .net *"_ivl_4", 49 0, L_0x564046cc5c50;  1 drivers
L_0x7fc44e605330 .functor BUFT 1, C4<00000000000000000000000000000000100110110111010100>, C4<0>, C4<0>, C4<0>;
v0x564046cb0320_0 .net/2s *"_ivl_6", 49 0, L_0x7fc44e605330;  1 drivers
v0x564046cb0400_0 .net/s *"_ivl_9", 49 0, L_0x564046cc5cf0;  1 drivers
L_0x564046cc57d0 .part v0x564046cb0ce0_0, 33, 1;
LS_0x564046cc58c0_0_0 .concat [ 1 1 1 1], L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0;
LS_0x564046cc58c0_0_4 .concat [ 1 1 1 1], L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0;
LS_0x564046cc58c0_0_8 .concat [ 1 1 1 1], L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0;
LS_0x564046cc58c0_0_12 .concat [ 1 1 1 1], L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0, L_0x564046cc57d0;
L_0x564046cc58c0 .concat [ 4 4 4 4], LS_0x564046cc58c0_0_0, LS_0x564046cc58c0_0_4, LS_0x564046cc58c0_0_8, LS_0x564046cc58c0_0_12;
L_0x564046cc5c50 .concat [ 34 16 0 0], v0x564046cb0ce0_0, L_0x564046cc58c0;
L_0x564046cc5cf0 .arith/mult 50, L_0x564046cc5c50, L_0x7fc44e605330;
L_0x564046cc5e60 .part L_0x564046cc5cf0, 18, 32;
L_0x564046cc5f50 .extend/s 50, L_0x564046cc5e60;
L_0x564046cc6080 .part L_0x564046cc5f50, 0, 32;
S_0x564046cb1150 .scope module, "reg_bank_tb" "reg_bank" 2 66, 10 11 0, S_0x564046c8ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwen";
    .port_info 3 /INPUT 64 "inA";
    .port_info 4 /INPUT 4 "selwreg";
    .port_info 5 /INPUT 2 "endwreg";
    .port_info 6 /OUTPUT 64 "outA";
    .port_info 7 /OUTPUT 64 "outB";
    .port_info 8 /INPUT 4 "seloutA";
    .port_info 9 /INPUT 4 "seloutB";
    .port_info 10 /INPUT 1 "cnstA";
    .port_info 11 /INPUT 1 "cnstB";
    .port_info 12 /INPUT 1 "enrregA";
    .port_info 13 /INPUT 1 "enrregB";
v0x564046cb14c0_0 .net "clock", 0 0, v0x564046cb2be0_0;  alias, 1 drivers
v0x564046cb1580_0 .net "cnstA", 0 0, v0x564046cb2d90_0;  1 drivers
v0x564046cb1640_0 .net "cnstB", 0 0, v0x564046cb2e30_0;  1 drivers
L_0x7fc44e605018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0 .array "const", 0 8;
v0x564046cb16e0_0 .net v0x564046cb16e0 0, 0 63, L_0x7fc44e605018; 1 drivers
L_0x7fc44e605060 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_1 .net v0x564046cb16e0 1, 0 63, L_0x7fc44e605060; 1 drivers
L_0x7fc44e6050a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_2 .net v0x564046cb16e0 2, 0 63, L_0x7fc44e6050a8; 1 drivers
L_0x7fc44e6050f0 .functor BUFT 1, C4<0000000000000000000000000000000100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_3 .net v0x564046cb16e0 3, 0 63, L_0x7fc44e6050f0; 1 drivers
L_0x7fc44e605138 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_4 .net v0x564046cb16e0 4, 0 63, L_0x7fc44e605138; 1 drivers
L_0x7fc44e605180 .functor BUFT 1, C4<0000000000000000000000000000000011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_5 .net v0x564046cb16e0 5, 0 63, L_0x7fc44e605180; 1 drivers
L_0x7fc44e6051c8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_6 .net v0x564046cb16e0 6, 0 63, L_0x7fc44e6051c8; 1 drivers
L_0x7fc44e605210 .functor BUFT 1, C4<1111111111111111111111111111111100000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_7 .net v0x564046cb16e0 7, 0 63, L_0x7fc44e605210; 1 drivers
L_0x7fc44e605258 .functor BUFT 1, C4<0000000000000000000000000000000111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x564046cb16e0_8 .net v0x564046cb16e0 8, 0 63, L_0x7fc44e605258; 1 drivers
v0x564046cb1910_0 .net "endwreg", 1 0, v0x564046cb3070_0;  1 drivers
v0x564046cb1a40_0 .net "enrregA", 0 0, v0x564046cb3110_0;  1 drivers
v0x564046cb1b00_0 .net "enrregB", 0 0, v0x564046cb31e0_0;  1 drivers
v0x564046cb1bc0_0 .var/i "i", 31 0;
v0x564046cb1ca0_0 .net "inA", 63 0, v0x564046cb3640_0;  1 drivers
v0x564046cb1e10_0 .var "outA", 63 0;
v0x564046cb1ef0_0 .var "outB", 63 0;
v0x564046cb1fd0 .array "regs_vec", 0 15, 0 63;
v0x564046cb2090_0 .net "regwen", 0 0, v0x564046cb4000_0;  1 drivers
v0x564046cb2150_0 .net "reset", 0 0, v0x564046cb40a0_0;  alias, 1 drivers
v0x564046cb21f0_0 .net "seloutA", 3 0, v0x564046cb4320_0;  1 drivers
v0x564046cb22d0_0 .net "seloutB", 3 0, v0x564046cb43f0_0;  1 drivers
v0x564046cb23b0_0 .net "selwreg", 3 0, v0x564046cb44c0_0;  1 drivers
    .scope S_0x564046cb1150;
T_2 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cb2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564046cb1bc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x564046cb1bc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x564046cb1bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564046cb1fd0, 0, 4;
    %load/vec4 v0x564046cb1bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564046cb1bc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564046cb2090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x564046cb1910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x564046cb1ca0_0;
    %load/vec4 v0x564046cb23b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564046cb1fd0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x564046cb1ca0_0;
    %parti/s 32, 32, 7;
    %concati/vec4 0, 0, 32;
    %load/vec4 v0x564046cb23b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564046cb1fd0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564046cb1ca0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564046cb23b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564046cb1fd0, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x564046cb1ca0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046cb1ca0_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564046cb23b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564046cb1fd0, 0, 4;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x564046cb1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x564046cb1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x564046cb21f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564046cb16e0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x564046cb21f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.15 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.17 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.18 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.19 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.20 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.21 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.22 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.23 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1e10_0, 0;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
T_2.14 ;
T_2.11 ;
    %load/vec4 v0x564046cb1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v0x564046cb1640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x564046cb22d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564046cb16e0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x564046cb22d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.30 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.31 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.32 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.33 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.34 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.35 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.36 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.37 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.38 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564046cb1fd0, 4;
    %assign/vec4 v0x564046cb1ef0_0, 0;
    %jmp T_2.40;
T_2.40 ;
    %pop/vec4 1;
T_2.29 ;
T_2.26 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564046ca97b0;
T_3 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046caa160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046ca9cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046ca9e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564046ca9b20_0;
    %assign/vec4 v0x564046ca9cf0_0, 0;
    %load/vec4 v0x564046ca9c20_0;
    %assign/vec4 v0x564046ca9e00_0, 0;
    %load/vec4 v0x564046ca9cf0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046ca9e00_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x564046ca9cf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046ca9e00_0;
    %parti/s 32, 0, 2;
    %mul;
    %sub;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564046ca9fa0_0, 4, 5;
    %load/vec4 v0x564046ca9cf0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046ca9e00_0;
    %parti/s 32, 0, 2;
    %mul;
    %load/vec4 v0x564046ca9cf0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046ca9e00_0;
    %parti/s 32, 32, 7;
    %mul;
    %add;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564046ca9fa0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046ca9ee0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564046bee370;
T_4 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046ca9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046c71d00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046c6b8f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564046c701e0_0;
    %assign/vec4 v0x564046c71d00_0, 0;
    %load/vec4 v0x564046c71040_0;
    %assign/vec4 v0x564046c6b8f0_0, 0;
    %load/vec4 v0x564046c71d00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x564046c71d00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %div;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564046ca9490_0, 4, 5;
    %load/vec4 v0x564046c71d00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x564046c71d00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %mul;
    %sub;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 32, 7;
    %mul;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x564046c6b8f0_0;
    %parti/s 32, 0, 2;
    %mul;
    %add;
    %div;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564046ca9490_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046c68520_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564046caae50;
T_5 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cab330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564046cab1a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564046cab260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x564046cab420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564046cab1a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x564046cab1a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x564046cab1a0_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564046caa560;
T_6 ;
    %vpi_call 7 47 "$readmemh", P_0x564046c7e6f0, v0x564046caac00 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x564046caa2b0;
T_7 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cac610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x564046cac8b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564046cac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x564046cac6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x564046cac780_0;
    %pad/s 34;
    %assign/vec4 v0x564046cac8b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x564046caca60_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x564046cac8b0_0;
    %load/vec4 v0x564046caca60_0;
    %load/vec4 v0x564046cac3e0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x564046cac8b0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x564046cac8b0_0;
    %load/vec4 v0x564046caca60_0;
    %load/vec4 v0x564046cac3e0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x564046cac8b0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564046caa2b0;
T_8 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cac610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x564046caca60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564046cac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x564046cac6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x564046cac9a0_0;
    %pad/s 34;
    %assign/vec4 v0x564046caca60_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x564046caca60_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x564046caca60_0;
    %load/vec4 v0x564046cac8b0_0;
    %load/vec4 v0x564046cac3e0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x564046caca60_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x564046caca60_0;
    %load/vec4 v0x564046cac8b0_0;
    %load/vec4 v0x564046cac3e0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x564046caca60_0, 0;
T_8.7 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564046caa2b0;
T_9 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cac610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564046cacb40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564046cac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x564046cac6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564046cacb40_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x564046caca60_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x564046cacb40_0;
    %load/vec4 v0x564046cac190_0;
    %sub;
    %assign/vec4 v0x564046cacb40_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x564046cacb40_0;
    %load/vec4 v0x564046cac190_0;
    %add;
    %assign/vec4 v0x564046cacb40_0, 0;
T_9.7 ;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564046c796f0;
T_10 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cad970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cad260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cad370_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564046cad000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564046cad0a0_0;
    %assign/vec4 v0x564046cad260_0, 0;
    %load/vec4 v0x564046cad180_0;
    %assign/vec4 v0x564046cad370_0, 0;
    %load/vec4 v0x564046cadaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x564046cad480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.4 ;
    %load/vec4 v0x564046cad260_0;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.5 ;
    %load/vec4 v0x564046cad370_0;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.6 ;
    %load/vec4 v0x564046cad260_0;
    %load/vec4 v0x564046cad370_0;
    %add;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.7 ;
    %load/vec4 v0x564046cad260_0;
    %load/vec4 v0x564046cad370_0;
    %sub;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.8 ;
    %load/vec4 v0x564046cad790_0;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.9 ;
    %load/vec4 v0x564046cad6d0_0;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.10 ;
    %load/vec4 v0x564046cad260_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %load/vec4 v0x564046cad370_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v0x564046cad260_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %load/vec4 v0x564046cad370_0;
    %parti/s 32, 32, 7;
    %pad/u 64;
    %div;
    %assign/vec4 v0x564046cad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.12 ;
    %load/vec4 v0x564046cad260_0;
    %load/vec4 v0x564046cad370_0;
    %cmp/e;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x564046cad5f0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
T_10.16 ;
    %jmp T_10.15;
T_10.13 ;
    %load/vec4 v0x564046cad260_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x564046cadb40_0, 0, 32;
    %load/vec4 v0x564046cad260_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x564046cadc00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cad000_0, 0;
    %load/vec4 v0x564046cad8d0_0;
    %load/vec4 v0x564046cad830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564046cad5f0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564046cacf30_0, 0;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564046caf220;
T_11 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046caf6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564046caf520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564046caf610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x564046caf780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564046caf520_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x564046caf520_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x564046caf520_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564046cae840;
T_12 ;
    %vpi_call 7 47 "$readmemh", P_0x564046cad520, v0x564046caefd0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x564046cae610;
T_13 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cb09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x564046cb0ce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x564046cb0830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x564046cb0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x564046cb0b90_0;
    %pad/s 34;
    %assign/vec4 v0x564046cb0ce0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x564046cb0e90_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x564046cb0ce0_0;
    %load/vec4 v0x564046cb0e90_0;
    %load/vec4 v0x564046cb0790_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x564046cb0ce0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x564046cb0ce0_0;
    %load/vec4 v0x564046cb0e90_0;
    %load/vec4 v0x564046cb0790_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x564046cb0ce0_0, 0;
T_13.7 ;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x564046cae610;
T_14 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cb09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x564046cb0e90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x564046cb0830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x564046cb0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x564046cb0dd0_0;
    %pad/s 34;
    %assign/vec4 v0x564046cb0e90_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x564046cb0e90_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x564046cb0e90_0;
    %load/vec4 v0x564046cb0ce0_0;
    %load/vec4 v0x564046cb0790_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x564046cb0e90_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x564046cb0e90_0;
    %load/vec4 v0x564046cb0ce0_0;
    %load/vec4 v0x564046cb0790_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x564046cb0e90_0, 0;
T_14.7 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x564046cae610;
T_15 ;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cb09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564046cb0f70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x564046cb0830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x564046cb0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564046cb0f70_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x564046cb0e90_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x564046cb0f70_0;
    %load/vec4 v0x564046cb0540_0;
    %sub;
    %assign/vec4 v0x564046cb0f70_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x564046cb0f70_0;
    %load/vec4 v0x564046cb0540_0;
    %add;
    %assign/vec4 v0x564046cb0f70_0, 0;
T_15.7 ;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x564046c8ed50;
T_16 ;
    %pushi/real 1073741824, 4082; load=65536.0
    %store/real v0x564046cb33f0_0;
    %pushi/real 1073741824, 4090; load=1.67772e+07
    %store/real v0x564046cb3490_0;
    %pushi/real 1686629713, 4067; load=3.14159
    %pushi/real 296672, 4045; load=3.14159
    %add/wr;
    %store/real v0x564046cb28e0_0;
    %end;
    .thread T_16;
    .scope S_0x564046c8ed50;
T_17 ;
    %vpi_call 2 22 "$dumpfile", "mysimdata.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564046c8ed50 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x564046c8ed50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb40a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb4590_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564046cb38b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb4000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb3110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb31e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564046cb3a30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb3970_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x564046c8ed50;
T_19 ;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x564046cb2be0_0;
    %inv;
    %store/vec4 v0x564046cb2be0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x564046c8ed50;
T_20 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb40a0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x564046c8ed50;
T_21 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x564046cb29a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x564046cb27e0_0, 0, 32;
    %load/vec4 v0x564046cb29a0_0;
    %load/vec4 v0x564046cb27e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564046cb38b0_0, 0, 64;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564046cb3070_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb3110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb2e30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564046cb3a30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb3970_0, 0, 1;
    %wait E_0x564046c2aaa0;
    %load/vec4 v0x564046cb38b0_0;
    %store/vec4 v0x564046cb3640_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564046cb4000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564046cb44c0_0, 0, 4;
    %delay 10000, 0;
    %wait E_0x564046be4d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564046cb4000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564046cb4320_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564046cb43f0_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x564046cb3b20_0;
    %store/vec4 v0x564046cb3710_0, 0, 64;
    %load/vec4 v0x564046cb3bf0_0;
    %store/vec4 v0x564046cb37e0_0, 0, 64;
    %vpi_call 2 183 "$display", "\012SAIDA IGUAL A:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 185 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 186 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 187 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 188 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 189 "$display", "result: %d+%d i,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 192 "$display", "\012SAIDA IGUAL B:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 194 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 195 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 196 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 197 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 198 "$display", "result: %d+%d i,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 201 "$display", "\012SOMA:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 203 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 204 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 205 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 206 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 207 "$display", "result: %d+%d i,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 210 "$display", "\012SUBTRACAO:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 212 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 213 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 214 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 215 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 216 "$display", "result: %d+%d i,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 219 "$display", "\012MULTIPLICACAO CMPLX:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 221 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 222 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 223 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 224 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 225 "$display", "result: %d+%d i,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 228 "$display", "\012DIVISAO CMPLX:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 230 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 231 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 232 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 233 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 234 "$display", "result: %d,", &PV<v0x564046cb4250_0, 32, 32>, &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 237 "$display", "\012MULTIPLICACAO REAL:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 239 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 240 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 241 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 242 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 243 "$display", "result: %d", &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 246 "$display", "\012DIVISAO REAL:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 248 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 249 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 250 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 251 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %vpi_call 2 252 "$display", "result: %d", &PV<v0x564046cb4250_0, 0, 32> {0 0 0};
    %vpi_call 2 255 "$display", "\012COMPARACAO:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %store/vec4 v0x564046cadfa0_0, 0, 64;
    %load/vec4 v0x564046cb37e0_0;
    %store/vec4 v0x564046cae0a0_0, 0, 64;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564046cae180_0, 0, 4;
    %fork TD_testbench.execAlu, S_0x564046caddd0;
    %join;
    %vpi_call 2 257 "$display", "Initial: %d+%d i,", &PV<v0x564046cb3640_0, 32, 32>, &PV<v0x564046cb3640_0, 0, 32> {0 0 0};
    %vpi_call 2 258 "$display", "in AluA: %d+%d i,", &PV<v0x564046cb3710_0, 32, 32>, &PV<v0x564046cb3710_0, 0, 32> {0 0 0};
    %vpi_call 2 259 "$display", "in AluB: %d+%d i,", &PV<v0x564046cb37e0_0, 32, 32>, &PV<v0x564046cb37e0_0, 0, 32> {0 0 0};
    %vpi_call 2 260 "$display", "opr: %d,", v0x564046cb3a30_0 {0 0 0};
    %load/vec4 v0x564046cb4250_0;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 264 "$display", "OS NUMEROS S\303\203O IGUAIS" {0 0 0};
    %jmp T_21.1;
T_21.0 ;
    %vpi_call 2 268 "$display", "OS NUMEROS S\303\203O DIFERENTES" {0 0 0};
T_21.1 ;
    %vpi_call 2 272 "$display", "\012RECTANGULAR->POLAR A:" {0 0 0};
    %load/vec4 v0x564046cb3710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x564046cae450_0, 0, 32;
    %load/vec4 v0x564046cb3710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x564046cae530_0, 0, 32;
    %fork TD_testbench.execcordic, S_0x564046cae240;
    %join;
    %vpi_call 2 276 "$display", "\012RECTANGULAR->POLAR B:" {0 0 0};
    %load/vec4 v0x564046cb37e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x564046cae450_0, 0, 32;
    %load/vec4 v0x564046cb37e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x564046cae530_0, 0, 32;
    %fork TD_testbench.execcordic, S_0x564046cae240;
    %join;
    %vpi_call 2 280 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../src/testbench/tb.v";
    "../src/rtl/alu.v";
    "../src/rtl/cmplxDiv.v";
    "../src/rtl/cmplxMult.v";
    "../src/rtl/rec2pol.v";
    "../src/ip/ATAN_ROM.v";
    "../src/ip/ITERCOUNTER.v";
    "../src/ip/MODSCALE.v";
    "../src/rtl/reg_bank.v";
