// Seed: 2831107343
module module_0 #(
    parameter id_6 = 32'd51,
    parameter id_8 = 32'd80
) (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  wire id_3;
  assign id_2[1] = 1;
  parameter id_4 = 1;
  logic [7:0] id_5, _id_6;
  parameter id_7 = -1;
  parameter [-1 : -1] id_8 = id_7[id_6];
  assign id_5[-1] = 1;
  wire [id_8 : -1 'b0 ===  id_6] id_9;
  logic [id_8  ==  -1 : id_8] id_10;
  wire id_11;
  assign id_2 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1 = id_1[1];
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
