Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 14:47:49 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[0]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[10]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[11]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[12]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[13]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[14]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[15]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[16]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[17]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[18]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[19]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[1]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[20]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[21]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[22]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[23]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[2]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[3]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[4]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[5]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[6]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[7]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[8]/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: snowflakes/update_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1950 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.255    -2315.032                   1253                11672        0.062        0.000                      0                11672        3.000        0.000                       0                  5896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0         31.410        0.000                      0                  291        0.150        0.000                      0                  291       19.500        0.000                       0                   142  
  clk_65mhz_clk_wiz_0         -0.886     -130.371                    383                 7954        0.062        0.000                      0                 7954        6.712        0.000                       0                  4452  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    1.984        0.000                      0                 2892        0.113        0.000                      0                 2892        4.500        0.000                       0                  1298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin          clk_25mhz_clk_wiz_0        0.591        0.000                      0                   33        1.058        0.000                      0                   33  
clk_25mhz_clk_wiz_0  sys_clk_pin                3.196        0.000                      0                  482        0.101        0.000                      0                  482  
clk_65mhz_clk_wiz_0  sys_clk_pin               -3.255    -2184.661                    870                  870        0.141        0.000                      0                  870  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.410ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.604ns (19.434%)  route 6.649ns (80.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.171     9.866    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X44Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.494    41.497    sfx_manager/sd/clk_25mhz
    SLICE_X44Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.077    41.574    
                         clock uncertainty           -0.094    41.480    
    SLICE_X44Y117        FDRE (Setup_fdre_C_CE)      -0.205    41.275    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                 31.410    

Slack (MET) :             31.410ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 1.604ns (19.434%)  route 6.649ns (80.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.171     9.866    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X44Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.494    41.497    sfx_manager/sd/clk_25mhz
    SLICE_X44Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.077    41.574    
                         clock uncertainty           -0.094    41.480    
    SLICE_X44Y117        FDRE (Setup_fdre_C_CE)      -0.205    41.275    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                 31.410    

Slack (MET) :             31.430ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 1.604ns (19.488%)  route 6.627ns (80.512%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.148     9.843    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X47Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.492    41.495    sfx_manager/sd/clk_25mhz
    SLICE_X47Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.077    41.572    
                         clock uncertainty           -0.094    41.478    
    SLICE_X47Y117        FDRE (Setup_fdre_C_CE)      -0.205    41.273    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 31.430    

Slack (MET) :             31.430ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 1.604ns (19.488%)  route 6.627ns (80.512%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.148     9.843    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X47Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.492    41.495    sfx_manager/sd/clk_25mhz
    SLICE_X47Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.077    41.572    
                         clock uncertainty           -0.094    41.478    
    SLICE_X47Y117        FDRE (Setup_fdre_C_CE)      -0.205    41.273    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 31.430    

Slack (MET) :             31.594ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 1.604ns (19.873%)  route 6.467ns (80.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.989     9.683    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.496    41.499    sfx_manager/sd/clk_25mhz
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[17]/C
                         clock pessimism              0.077    41.576    
                         clock uncertainty           -0.094    41.482    
    SLICE_X37Y118        FDRE (Setup_fdre_C_CE)      -0.205    41.277    sfx_manager/sd/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 31.594    

Slack (MET) :             31.594ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 1.604ns (19.873%)  route 6.467ns (80.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.989     9.683    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.496    41.499    sfx_manager/sd/clk_25mhz
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/C
                         clock pessimism              0.077    41.576    
                         clock uncertainty           -0.094    41.482    
    SLICE_X37Y118        FDRE (Setup_fdre_C_CE)      -0.205    41.277    sfx_manager/sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 31.594    

Slack (MET) :             31.594ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 1.604ns (19.873%)  route 6.467ns (80.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.989     9.683    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.496    41.499    sfx_manager/sd/clk_25mhz
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/C
                         clock pessimism              0.077    41.576    
                         clock uncertainty           -0.094    41.482    
    SLICE_X37Y118        FDRE (Setup_fdre_C_CE)      -0.205    41.277    sfx_manager/sd/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 31.594    

Slack (MET) :             31.594ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 1.604ns (19.873%)  route 6.467ns (80.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.989     9.683    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.496    41.499    sfx_manager/sd/clk_25mhz
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[20]/C
                         clock pessimism              0.077    41.576    
                         clock uncertainty           -0.094    41.482    
    SLICE_X37Y118        FDRE (Setup_fdre_C_CE)      -0.205    41.277    sfx_manager/sd/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 31.594    

Slack (MET) :             31.647ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.604ns (19.912%)  route 6.451ns (80.088%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.973     9.667    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.497    41.500    sfx_manager/sd/clk_25mhz
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.077    41.577    
                         clock uncertainty           -0.094    41.483    
    SLICE_X38Y117        FDRE (Setup_fdre_C_CE)      -0.169    41.314    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.314    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 31.647    

Slack (MET) :             31.647ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.604ns (19.912%)  route 6.451ns (80.088%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.610     1.612    sfx_manager/sd/clk_25mhz
    SLICE_X42Y131        FDRE                                         r  sfx_manager/sd/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  sfx_manager/sd/bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.855     2.985    sfx_manager/sd/bit_counter_reg_n_0_[3]
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.827     3.936    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.152     4.088 r  sfx_manager/sd/state[4]_i_5/O
                         net (fo=7, routed)           1.155     5.244    sfx_manager/sd/state[4]_i_5_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I1_O)        0.360     5.604 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=2, routed)           0.841     6.445    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I0_O)        0.326     6.771 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.800     7.571    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X49Y129        LUT3 (Prop_lut3_I2_O)        0.124     7.695 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          1.973     9.667    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.497    41.500    sfx_manager/sd/clk_25mhz
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.077    41.577    
                         clock uncertainty           -0.094    41.483    
    SLICE_X38Y117        FDRE (Setup_fdre_C_CE)      -0.169    41.314    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.314    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 31.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sfx_manager/sd/byte_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.556     0.558    sfx_manager/sd/clk_25mhz
    SLICE_X47Y132        FDRE                                         r  sfx_manager/sd/byte_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sfx_manager/sd/byte_counter_reg[4]/Q
                         net (fo=6, routed)           0.098     0.796    sfx_manager/sd/byte_counter_reg_n_0_[4]
    SLICE_X46Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.841 r  sfx_manager/sd/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.841    sfx_manager/sd/byte_counter[5]_i_1_n_0
    SLICE_X46Y132        FDRE                                         r  sfx_manager/sd/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.824     0.826    sfx_manager/sd/clk_25mhz
    SLICE_X46Y132        FDRE                                         r  sfx_manager/sd/byte_counter_reg[5]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X46Y132        FDRE (Hold_fdre_C_D)         0.121     0.692    sfx_manager/sd/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.552     0.554    sfx_manager/sd/clk_25mhz
    SLICE_X45Y126        FDRE                                         r  sfx_manager/sd/recv_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sfx_manager/sd/recv_data_reg[2]/Q
                         net (fo=2, routed)           0.069     0.764    sfx_manager/sd/recv_data_reg_n_0_[2]
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.818     0.820    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X44Y126        FDRE (Hold_fdre_C_D)         0.047     0.614    sfx_manager/sd/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.552     0.554    sfx_manager/sd/clk_25mhz
    SLICE_X45Y126        FDRE                                         r  sfx_manager/sd/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  sfx_manager/sd/recv_data_reg[6]/Q
                         net (fo=2, routed)           0.074     0.755    sfx_manager/sd/recv_data_reg_n_0_[6]
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.818     0.820    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X44Y126        FDRE (Hold_fdre_C_D)         0.022     0.589    sfx_manager/sd/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.244%)  route 0.118ns (41.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.551     0.553    sfx_manager/sd/clk_25mhz
    SLICE_X50Y127        FDRE                                         r  sfx_manager/sd/cmd_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.164     0.717 r  sfx_manager/sd/cmd_out_reg[45]/Q
                         net (fo=1, routed)           0.118     0.834    sfx_manager/sd/cmd_out_reg_n_0_[45]
    SLICE_X49Y127        FDSE                                         r  sfx_manager/sd/cmd_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.819     0.821    sfx_manager/sd/clk_25mhz
    SLICE_X49Y127        FDSE                                         r  sfx_manager/sd/cmd_out_reg[46]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X49Y127        FDSE (Hold_fdse_C_D)         0.070     0.658    sfx_manager/sd/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.556     0.558    sfx_manager/sd/clk_25mhz
    SLICE_X49Y132        FDSE                                         r  sfx_manager/sd/data_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDSE (Prop_fdse_C_Q)         0.141     0.699 r  sfx_manager/sd/data_sig_reg[1]/Q
                         net (fo=1, routed)           0.105     0.804    sfx_manager/sd/data_sig_reg_n_0_[1]
    SLICE_X49Y131        LUT6 (Prop_lut6_I5_O)        0.045     0.849 r  sfx_manager/sd/data_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.849    sfx_manager/sd/data_sig[2]_i_1_n_0
    SLICE_X49Y131        FDSE                                         r  sfx_manager/sd/data_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.823     0.825    sfx_manager/sd/clk_25mhz
    SLICE_X49Y131        FDSE                                         r  sfx_manager/sd/data_sig_reg[2]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X49Y131        FDSE (Hold_fdse_C_D)         0.091     0.662    sfx_manager/sd/data_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.555     0.557    sfx_manager/sd/clk_25mhz
    SLICE_X49Y131        FDSE                                         r  sfx_manager/sd/data_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDSE (Prop_fdse_C_Q)         0.141     0.698 r  sfx_manager/sd/data_sig_reg[4]/Q
                         net (fo=1, routed)           0.107     0.805    sfx_manager/sd/data_sig_reg_n_0_[4]
    SLICE_X49Y132        LUT6 (Prop_lut6_I5_O)        0.045     0.850 r  sfx_manager/sd/data_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.850    sfx_manager/sd/data_sig[5]_i_1_n_0
    SLICE_X49Y132        FDSE                                         r  sfx_manager/sd/data_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.824     0.826    sfx_manager/sd/clk_25mhz
    SLICE_X49Y132        FDSE                                         r  sfx_manager/sd/data_sig_reg[5]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X49Y132        FDSE (Hold_fdse_C_D)         0.091     0.663    sfx_manager/sd/data_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.556     0.558    sfx_manager/sd/clk_25mhz
    SLICE_X49Y132        FDSE                                         r  sfx_manager/sd/data_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDSE (Prop_fdse_C_Q)         0.141     0.699 r  sfx_manager/sd/data_sig_reg[6]/Q
                         net (fo=1, routed)           0.106     0.805    sfx_manager/sd/data_sig_reg_n_0_[6]
    SLICE_X49Y131        LUT6 (Prop_lut6_I5_O)        0.045     0.850 r  sfx_manager/sd/data_sig[7]_i_2/O
                         net (fo=1, routed)           0.000     0.850    sfx_manager/sd/data_sig[7]_i_2_n_0
    SLICE_X49Y131        FDSE                                         r  sfx_manager/sd/data_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.823     0.825    sfx_manager/sd/clk_25mhz
    SLICE_X49Y131        FDSE                                         r  sfx_manager/sd/data_sig_reg[7]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X49Y131        FDSE (Hold_fdse_C_D)         0.092     0.663    sfx_manager/sd/data_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.552     0.554    sfx_manager/sd/clk_25mhz
    SLICE_X45Y126        FDRE                                         r  sfx_manager/sd/recv_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  sfx_manager/sd/recv_data_reg[7]/Q
                         net (fo=1, routed)           0.116     0.798    sfx_manager/sd/recv_data_reg_n_0_[7]
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.818     0.820    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X44Y126        FDRE (Hold_fdre_C_D)         0.025     0.592    sfx_manager/sd/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.552     0.554    sfx_manager/sd/clk_25mhz
    SLICE_X47Y127        FDRE                                         r  sfx_manager/sd/cmd_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  sfx_manager/sd/cmd_out_reg[5]/Q
                         net (fo=1, routed)           0.086     0.767    sfx_manager/sd/cmd_out_reg_n_0_[5]
    SLICE_X47Y127        LUT4 (Prop_lut4_I1_O)        0.104     0.871 r  sfx_manager/sd/cmd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    sfx_manager/sd/cmd_out[6]
    SLICE_X47Y127        FDRE                                         r  sfx_manager/sd/cmd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.819     0.821    sfx_manager/sd/clk_25mhz
    SLICE_X47Y127        FDRE                                         r  sfx_manager/sd/cmd_out_reg[6]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.107     0.661    sfx_manager/sd/cmd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.552     0.554    sfx_manager/sd/clk_25mhz
    SLICE_X45Y126        FDRE                                         r  sfx_manager/sd/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sfx_manager/sd/recv_data_reg[3]/Q
                         net (fo=2, routed)           0.131     0.826    sfx_manager/sd/recv_data_reg_n_0_[3]
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.818     0.820    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X44Y126        FDRE (Hold_fdre_C_D)         0.047     0.614    sfx_manager/sd/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y131    sfx_manager/sd/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y131    sfx_manager/sd/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y131    sfx_manager/sd/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y130    sfx_manager/sd/bit_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y130    sfx_manager/sd/bit_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    sfx_manager/sd/boot_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    sfx_manager/sd/boot_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    sfx_manager/sd/boot_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y124    sfx_manager/sd/boot_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y125    sfx_manager/sd/boot_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y125    sfx_manager/sd/boot_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y125    sfx_manager/sd/boot_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y125    sfx_manager/sd/boot_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y128    sfx_manager/sd/cmd_mode_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y124    sfx_manager/sd/cmd_out_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y131    sfx_manager/sd/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y131    sfx_manager/sd/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y131    sfx_manager/sd/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y131    sfx_manager/sd/bit_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y130    sfx_manager/sd/bit_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y130    sfx_manager/sd/bit_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y130    sfx_manager/sd/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y130    sfx_manager/sd/bit_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :          383  Failing Endpoints,  Worst Slack       -0.886ns,  Total Violation     -130.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.886ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[8][8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.192ns  (logic 4.500ns (27.792%)  route 11.692ns (72.208%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 16.897 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 f  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 r  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.114    16.957    minesweeper/mouse_left_edge_reg_2
    SLICE_X64Y93         LUT4 (Prop_lut4_I0_O)        0.124    17.081 r  minesweeper/tile_status[8][8][1]_i_5/O
                         net (fo=2, routed)           0.608    17.689    minesweeper/tile_status[8][8][1]_i_5_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I4_O)        0.124    17.813 r  minesweeper/tile_status[8][8][1]_i_1/O
                         net (fo=1, routed)           0.000    17.813    minesweeper/tile_status[8][8][1]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  minesweeper/tile_status_reg[8][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.509    16.897    minesweeper/clk_65mhz
    SLICE_X64Y93         FDRE                                         r  minesweeper/tile_status_reg[8][8][1]/C
                         clock pessimism              0.079    16.976    
                         clock uncertainty           -0.079    16.897    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.031    16.928    minesweeper/tile_status_reg[8][8][1]
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                 -0.886    

Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.184ns  (logic 4.500ns (27.805%)  route 11.684ns (72.195%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 r  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 r  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 r  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 r  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 r  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 r  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 f  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.179    17.022    minesweeper/mouse_left_edge_reg_2
    SLICE_X73Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.146 r  minesweeper/tile_status[9][1][1]_i_3/O
                         net (fo=2, routed)           0.535    17.681    minesweeper/tile_status[9][1][1]_i_3_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I4_O)        0.124    17.805 r  minesweeper/tile_status[9][1][0]_i_1/O
                         net (fo=1, routed)           0.000    17.805    minesweeper/tile_status[9][1][0]_i_1_n_0
    SLICE_X71Y88         FDRE                                         r  minesweeper/tile_status_reg[9][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.506    16.894    minesweeper/clk_65mhz
    SLICE_X71Y88         FDRE                                         r  minesweeper/tile_status_reg[9][1][0]/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.079    16.894    
    SLICE_X71Y88         FDRE (Setup_fdre_C_D)        0.031    16.925    minesweeper/tile_status_reg[9][1][0]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                 -0.881    

Slack (VIOLATED) :        -0.871ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[0][8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.171ns  (logic 4.500ns (27.828%)  route 11.671ns (72.172%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.893 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 r  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 r  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 r  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 r  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 r  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 r  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 f  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.041    16.884    minesweeper/mouse_left_edge_reg_2
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.008 r  minesweeper/tile_status[0][8][1]_i_3/O
                         net (fo=2, routed)           0.660    17.668    minesweeper/tile_status[0][8][1]_i_3_n_0
    SLICE_X68Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.792 r  minesweeper/tile_status[0][8][0]_i_1/O
                         net (fo=1, routed)           0.000    17.792    minesweeper/tile_status[0][8][0]_i_1_n_0
    SLICE_X68Y87         FDRE                                         r  minesweeper/tile_status_reg[0][8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.505    16.893    minesweeper/clk_65mhz
    SLICE_X68Y87         FDRE                                         r  minesweeper/tile_status_reg[0][8][0]/C
                         clock pessimism              0.079    16.972    
                         clock uncertainty           -0.079    16.893    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.029    16.922    minesweeper/tile_status_reg[0][8][0]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                 -0.871    

Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.171ns  (logic 4.500ns (27.828%)  route 11.671ns (72.172%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 16.897 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.725    14.400    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124    14.524 f  minesweeper/tile_status[0][6][0]_i_5/O
                         net (fo=96, routed)          0.867    15.391    minesweeper/mouse_left_edge_reg_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.515 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.342    16.858    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X75Y94         LUT6 (Prop_lut6_I0_O)        0.124    16.982 r  MouseCtl/tile_status[11][10][1]_i_5/O
                         net (fo=2, routed)           0.687    17.668    minesweeper/tile_status_reg[11][10][1]_1
    SLICE_X71Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.792 r  minesweeper/tile_status[11][10][0]_i_1/O
                         net (fo=1, routed)           0.000    17.792    minesweeper/tile_status[11][10][0]_i_1_n_0
    SLICE_X71Y96         FDRE                                         r  minesweeper/tile_status_reg[11][10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.509    16.897    minesweeper/clk_65mhz
    SLICE_X71Y96         FDRE                                         r  minesweeper/tile_status_reg[11][10][0]/C
                         clock pessimism              0.079    16.976    
                         clock uncertainty           -0.079    16.897    
    SLICE_X71Y96         FDRE (Setup_fdre_C_D)        0.031    16.928    minesweeper/tile_status_reg[11][10][0]
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[8][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 4.717ns (29.370%)  route 11.344ns (70.630%))
  Logic Levels:           19  (CARRY4=5 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 f  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         0.629    10.023    MouseCtl/ypos_reg[11]_167
    SLICE_X51Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.147 r  MouseCtl/flag_counter[6]_i_66/O
                         net (fo=56, routed)          1.154    11.300    minesweeper/sound_effect_select[1]_i_15_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.424 f  minesweeper/flag_counter[6]_i_91/O
                         net (fo=1, routed)           0.714    12.139    minesweeper/flag_counter[6]_i_91_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.263 f  minesweeper/flag_counter[6]_i_41/O
                         net (fo=1, routed)           0.726    12.989    minesweeper/flag_counter[6]_i_41_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.113 f  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.617    13.730    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.854 f  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.717    14.571    minesweeper/flag_counter[6]_i_18_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124    14.695 r  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.469    15.164    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.117    15.281 r  minesweeper/tile_status[1][2][1]_i_2/O
                         net (fo=177, routed)         1.228    16.509    MouseCtl/tile_status_reg[8][14][1]
    SLICE_X67Y100        LUT6 (Prop_lut6_I0_O)        0.348    16.857 r  MouseCtl/tile_status[8][11][1]_i_2/O
                         net (fo=1, routed)           0.701    17.558    minesweeper/tile_status_reg[8][11][1]_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124    17.682 r  minesweeper/tile_status[8][11][1]_i_1/O
                         net (fo=1, routed)           0.000    17.682    minesweeper/tile_status[8][11][1]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  minesweeper/tile_status_reg[8][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.499    16.886    minesweeper/clk_65mhz
    SLICE_X68Y103        FDRE                                         r  minesweeper/tile_status_reg[8][11][1]/C
                         clock pessimism             -0.001    16.885    
                         clock uncertainty           -0.079    16.806    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.031    16.837    minesweeper/tile_status_reg[8][11][1]
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 4.500ns (27.787%)  route 11.695ns (72.213%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 r  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 r  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 r  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 r  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 r  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 r  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 f  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.179    17.022    minesweeper/mouse_left_edge_reg_2
    SLICE_X73Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.146 r  minesweeper/tile_status[9][1][1]_i_3/O
                         net (fo=2, routed)           0.546    17.692    minesweeper/tile_status[9][1][1]_i_3_n_0
    SLICE_X70Y88         LUT5 (Prop_lut5_I3_O)        0.124    17.816 r  minesweeper/tile_status[9][1][1]_i_1/O
                         net (fo=1, routed)           0.000    17.816    minesweeper/tile_status[9][1][1]_i_1_n_0
    SLICE_X70Y88         FDRE                                         r  minesweeper/tile_status_reg[9][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.506    16.894    minesweeper/clk_65mhz
    SLICE_X70Y88         FDRE                                         r  minesweeper/tile_status_reg[9][1][1]/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.079    16.894    
    SLICE_X70Y88         FDRE (Setup_fdre_C_D)        0.081    16.975    minesweeper/tile_status_reg[9][1][1]
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                         -17.816    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[4][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 4.500ns (27.825%)  route 11.672ns (72.175%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 f  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 r  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         0.897    16.740    MouseCtl/tile_status_reg[4][9][1]
    SLICE_X66Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.864 r  MouseCtl/tile_status[4][2][1]_i_4/O
                         net (fo=2, routed)           0.806    17.670    minesweeper/tile_status_reg[4][2][1]_1
    SLICE_X66Y85         LUT6 (Prop_lut6_I4_O)        0.124    17.794 r  minesweeper/tile_status[4][2][1]_i_1/O
                         net (fo=1, routed)           0.000    17.794    minesweeper/tile_status[4][2][1]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  minesweeper/tile_status_reg[4][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.504    16.892    minesweeper/clk_65mhz
    SLICE_X66Y85         FDRE                                         r  minesweeper/tile_status_reg[4][2][1]/C
                         clock pessimism              0.079    16.971    
                         clock uncertainty           -0.079    16.892    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.081    16.973    minesweeper/tile_status_reg[4][2][1]
  -------------------------------------------------------------------
                         required time                         16.973    
                         arrival time                         -17.794    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 4.500ns (27.681%)  route 11.757ns (72.319%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 16.982 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.725    14.400    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124    14.524 f  minesweeper/tile_status[0][6][0]_i_5/O
                         net (fo=96, routed)          0.867    15.391    minesweeper/mouse_left_edge_reg_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.515 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.276    16.791    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    16.915 r  MouseCtl/tile_status[11][7][1]_i_5/O
                         net (fo=2, routed)           0.839    17.754    minesweeper/tile_status_reg[11][7][1]_1
    SLICE_X74Y95         LUT6 (Prop_lut6_I4_O)        0.124    17.878 r  minesweeper/tile_status[11][7][1]_i_1/O
                         net (fo=1, routed)           0.000    17.878    minesweeper/tile_status[11][7][1]_i_1_n_0
    SLICE_X74Y95         FDRE                                         r  minesweeper/tile_status_reg[11][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.594    16.982    minesweeper/clk_65mhz
    SLICE_X74Y95         FDRE                                         r  minesweeper/tile_status_reg[11][7][1]/C
                         clock pessimism              0.079    17.061    
                         clock uncertainty           -0.079    16.982    
    SLICE_X74Y95         FDRE (Setup_fdre_C_D)        0.077    17.059    minesweeper/tile_status_reg[11][7][1]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                         -17.878    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[8][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.155ns  (logic 4.500ns (27.855%)  route 11.655ns (72.145%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 16.890 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.853    14.528    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.652 f  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          1.067    15.719    minesweeper/mouse_left_edge_reg_6
    SLICE_X64Y89         LUT4 (Prop_lut4_I0_O)        0.124    15.843 r  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.179    17.022    minesweeper/mouse_left_edge_reg_2
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    17.146 r  minesweeper/tile_status[8][2][1]_i_5/O
                         net (fo=2, routed)           0.506    17.652    minesweeper/tile_status[8][2][1]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I4_O)        0.124    17.776 r  minesweeper/tile_status[8][2][1]_i_1/O
                         net (fo=1, routed)           0.000    17.776    minesweeper/tile_status[8][2][1]_i_1_n_0
    SLICE_X62Y84         FDRE                                         r  minesweeper/tile_status_reg[8][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.502    16.890    minesweeper/clk_65mhz
    SLICE_X62Y84         FDRE                                         r  minesweeper/tile_status_reg[8][2][1]/C
                         clock pessimism              0.079    16.969    
                         clock uncertainty           -0.079    16.890    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)        0.077    16.967    minesweeper/tile_status_reg[8][2][1]
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.232ns  (logic 4.500ns (27.724%)  route 11.731ns (72.276%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 16.983 - 15.385 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.619     1.621    MouseCtl/clk_65mhz
    SLICE_X56Y86         FDRE                                         r  MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  MouseCtl/ypos_reg[9]/Q
                         net (fo=16, routed)          0.834     2.973    MouseCtl/ypos[9]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     3.097 f  MouseCtl/fifo_y[0]_i_37/O
                         net (fo=2, routed)           0.448     3.545    MouseCtl/fifo_y[0]_i_37_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.669 r  MouseCtl/fifo_y[0]_i_6/O
                         net (fo=2, routed)           0.761     4.430    MouseCtl/fifo_y[0]_i_6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.826 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.826    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.149 r  MouseCtl/tile_status_reg[3][5][1]_i_2/O[1]
                         net (fo=34, routed)          0.479     5.628    minesweeper/fifo_y_reg[0]_0[1]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.306     5.934 r  minesweeper/fifo_y[0]_i_42/O
                         net (fo=1, routed)           0.000     5.934    minesweeper/fifo_y[0]_i_42_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.332 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.332    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.554 r  minesweeper/fifo_y_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.841     7.395    MouseCtl/fifo_y_reg[0][0]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.299     7.694 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.694    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.244 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          1.025     9.269    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  MouseCtl/tile_status[1][2][1]_i_9/O
                         net (fo=123, routed)         1.188    10.582    minesweeper/fifo_ind[3]_i_150_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.706 f  minesweeper/flag_counter[6]_i_124/O
                         net (fo=1, routed)           0.581    11.287    minesweeper/flag_counter[6]_i_124_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.411 f  minesweeper/flag_counter[6]_i_54/O
                         net (fo=1, routed)           0.620    12.031    minesweeper/flag_counter[6]_i_54_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.155 f  minesweeper/flag_counter[6]_i_29/O
                         net (fo=1, routed)           0.620    12.775    minesweeper/flag_counter[6]_i_29_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.899 f  minesweeper/flag_counter[6]_i_12/O
                         net (fo=1, routed)           0.652    13.551    minesweeper/flag_counter[6]_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.675 f  minesweeper/flag_counter[6]_i_6/O
                         net (fo=24, routed)          0.725    14.400    minesweeper/flag_counter[6]_i_15_0
    SLICE_X59Y95         LUT4 (Prop_lut4_I1_O)        0.124    14.524 f  minesweeper/tile_status[0][6][0]_i_5/O
                         net (fo=96, routed)          0.867    15.391    minesweeper/mouse_left_edge_reg_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.515 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.276    16.791    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    16.915 r  MouseCtl/tile_status[11][7][1]_i_5/O
                         net (fo=2, routed)           0.814    17.729    minesweeper/tile_status_reg[11][7][1]_1
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124    17.853 r  minesweeper/tile_status[11][7][0]_i_1/O
                         net (fo=1, routed)           0.000    17.853    minesweeper/tile_status[11][7][0]_i_1_n_0
    SLICE_X76Y98         FDRE                                         r  minesweeper/tile_status_reg[11][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.595    16.983    minesweeper/clk_65mhz
    SLICE_X76Y98         FDRE                                         r  minesweeper/tile_status_reg[11][7][0]/C
                         clock pessimism              0.079    17.062    
                         clock uncertainty           -0.079    16.983    
    SLICE_X76Y98         FDRE (Setup_fdre_C_D)        0.077    17.060    minesweeper/tile_status_reg[11][7][0]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                 -0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.353%)  route 0.247ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.557     0.559    snowflakes/generated_snowflakes[4].sf_r/clk_65mhz
    SLICE_X51Y67         FDRE                                         r  snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][9]/Q
                         net (fo=3, routed)           0.247     0.946    snowflakes/generated_snowflakes[5].sf_r/D[9]
    SLICE_X56Y67         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.825     0.827    snowflakes/generated_snowflakes[5].sf_r/clk_65mhz
    SLICE_X56Y67         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][9]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.063     0.885    snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.460%)  route 0.268ns (65.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.563     0.565    snowflakes/generated_snowflakes[20].sf_r/clk_65mhz
    SLICE_X53Y50         FDRE                                         r  snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][3]/Q
                         net (fo=3, routed)           0.268     0.974    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]_0[3]
    SLICE_X45Y50         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.837     0.839    snowflakes/generated_snowflakes[21].sf_r/clk_65mhz
    SLICE_X45Y50         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][3]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066     0.900    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[20].sf_r/hcount_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[21].sf_r/hcount_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.382%)  route 0.252ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.562     0.564    snowflakes/generated_snowflakes[20].sf_r/clk_65mhz
    SLICE_X54Y54         FDRE                                         r  snowflakes/generated_snowflakes[20].sf_r/hcount_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  snowflakes/generated_snowflakes[20].sf_r/hcount_reg[0][6]/Q
                         net (fo=3, routed)           0.252     0.980    snowflakes/generated_snowflakes[21].sf_r/D[6]
    SLICE_X45Y56         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/hcount_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.836     0.838    snowflakes/generated_snowflakes[21].sf_r/clk_65mhz
    SLICE_X45Y56         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/hcount_reg[1][6]/C
                         clock pessimism             -0.005     0.833    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.070     0.903    snowflakes/generated_snowflakes[21].sf_r/hcount_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.395%)  route 0.232ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.556     0.558    snowflakes/generated_snowflakes[4].sf_r/clk_65mhz
    SLICE_X50Y68         FDRE                                         r  snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  snowflakes/generated_snowflakes[4].sf_r/hcount_reg[0][7]/Q
                         net (fo=3, routed)           0.232     0.954    snowflakes/generated_snowflakes[5].sf_r/D[7]
    SLICE_X56Y67         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.825     0.827    snowflakes/generated_snowflakes[5].sf_r/clk_65mhz
    SLICE_X56Y67         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][7]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.052     0.874    snowflakes/generated_snowflakes[5].sf_r/hcount_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[8].sf_r/vcount_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[9].sf_r/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.279ns (53.420%)  route 0.243ns (46.580%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.566     0.568    snowflakes/generated_snowflakes[8].sf_r/clk_65mhz
    SLICE_X66Y53         FDRE                                         r  snowflakes/generated_snowflakes[8].sf_r/vcount_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  snowflakes/generated_snowflakes[8].sf_r/vcount_reg[0][4]/Q
                         net (fo=3, routed)           0.243     0.975    snowflakes/generated_snowflakes[8].sf_r/vcount_reg[0][9]_0[4]
    SLICE_X68Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.020 r  snowflakes/generated_snowflakes[8].sf_r/y[5]_i_5__8/O
                         net (fo=1, routed)           0.000     1.020    snowflakes/generated_snowflakes[8].sf_r/y[5]_i_5__8_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.090 r  snowflakes/generated_snowflakes[8].sf_r/y_reg[5]_i_1__8/O[0]
                         net (fo=2, routed)           0.000     1.090    snowflakes/generated_snowflakes[9].sf_r/y_reg[5]_0[4]
    SLICE_X68Y49         FDRE                                         r  snowflakes/generated_snowflakes[9].sf_r/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.909     0.911    snowflakes/generated_snowflakes[9].sf_r/clk_65mhz
    SLICE_X68Y49         FDRE                                         r  snowflakes/generated_snowflakes[9].sf_r/y_reg[4]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X68Y49         FDRE (Hold_fdre_C_D)         0.102     1.008    snowflakes/generated_snowflakes[9].sf_r/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.569     0.571    display/clk_65mhz
    SLICE_X34Y99         FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.849    display/counter_reg_n_0_[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.005 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    display/counter_reg[0]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    display/counter_reg[4]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.838     0.840    display/clk_65mhz
    SLICE_X34Y100        FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism              0.000     0.840    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     0.974    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.179%)  route 0.260ns (64.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.562     0.564    snowflakes/generated_snowflakes[20].sf_r/clk_65mhz
    SLICE_X53Y53         FDRE                                         r  snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  snowflakes/generated_snowflakes[20].sf_r/vcount_reg[0][9]/Q
                         net (fo=2, routed)           0.260     0.964    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]_0[9]
    SLICE_X49Y58         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.834     0.836    snowflakes/generated_snowflakes[21].sf_r/clk_65mhz
    SLICE_X49Y58         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.047     0.878    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[21].sf_r/vcount_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.849%)  route 0.239ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.563     0.565    snowflakes/generated_snowflakes[21].sf_r/clk_65mhz
    SLICE_X53Y51         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1][5]/Q
                         net (fo=1, routed)           0.239     0.932    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[1]_145[5]
    SLICE_X48Y52         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.836     0.838    snowflakes/generated_snowflakes[21].sf_r/clk_65mhz
    SLICE_X48Y52         FDRE                                         r  snowflakes/generated_snowflakes[21].sf_r/vcount_reg[0][5]/C
                         clock pessimism             -0.005     0.833    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.012     0.845    snowflakes/generated_snowflakes[21].sf_r/vcount_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[6].sf_r/vcount_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.471%)  route 0.262ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.562     0.564    snowflakes/generated_snowflakes[5].sf_r/clk_65mhz
    SLICE_X46Y60         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/Q
                         net (fo=3, routed)           0.262     0.990    snowflakes/generated_snowflakes[6].sf_r/vcount_reg[1][9]_0[4]
    SLICE_X57Y60         FDRE                                         r  snowflakes/generated_snowflakes[6].sf_r/vcount_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.831     0.833    snowflakes/generated_snowflakes[6].sf_r/clk_65mhz
    SLICE_X57Y60         FDRE                                         r  snowflakes/generated_snowflakes[6].sf_r/vcount_reg[1][4]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.070     0.898    snowflakes/generated_snowflakes[6].sf_r/vcount_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            snowflakes/generated_snowflakes[6].sf_r/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.293ns (59.809%)  route 0.197ns (40.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.562     0.564    snowflakes/generated_snowflakes[5].sf_r/clk_65mhz
    SLICE_X46Y60         FDRE                                         r  snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][4]/Q
                         net (fo=3, routed)           0.197     0.924    snowflakes/generated_snowflakes[5].sf_r/vcount_reg[0][9]_0[4]
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.053 r  snowflakes/generated_snowflakes[5].sf_r/y_reg[5]_i_1__5/O[1]
                         net (fo=2, routed)           0.000     1.053    snowflakes/generated_snowflakes[6].sf_r/y_reg[5]_0[5]
    SLICE_X54Y61         FDRE                                         r  snowflakes/generated_snowflakes[6].sf_r/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.830     0.832    snowflakes/generated_snowflakes[6].sf_r/clk_65mhz
    SLICE_X54Y61         FDRE                                         r  snowflakes/generated_snowflakes[6].sf_r/y_reg[5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.130     0.957    snowflakes/generated_snowflakes[6].sf_r/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB18_X3Y32     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.385      12.441     RAMB18_X3Y32     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y24     minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y24     minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y6      minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y6      minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y7      minesweeper/td/one_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y7      minesweeper/td/one_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y71     minesweeper/vcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y72     minesweeper/vcount_reg[1][8]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y72     minesweeper/vcount_reg[1][8]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.811ns (24.379%)  route 5.618ns (75.621%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.191    12.648    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.493    14.915    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[28]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X62Y109        FDRE (Setup_fdre_C_R)       -0.524    14.632    sfx_manager/sfx5/sample_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.811ns (24.379%)  route 5.618ns (75.621%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.191    12.648    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.493    14.915    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[29]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X62Y109        FDRE (Setup_fdre_C_R)       -0.524    14.632    sfx_manager/sfx5/sample_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.811ns (24.379%)  route 5.618ns (75.621%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.191    12.648    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.493    14.915    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[30]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X62Y109        FDRE (Setup_fdre_C_R)       -0.524    14.632    sfx_manager/sfx5/sample_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.811ns (24.379%)  route 5.618ns (75.621%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.191    12.648    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.493    14.915    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y109        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[31]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X62Y109        FDRE (Setup_fdre_C_R)       -0.524    14.632    sfx_manager/sfx5/sample_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.811ns (24.385%)  route 5.616ns (75.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.189    12.646    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[12]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y105        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.811ns (24.385%)  route 5.616ns (75.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.189    12.646    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[13]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y105        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.811ns (24.385%)  route 5.616ns (75.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.189    12.646    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[14]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y105        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.811ns (24.385%)  route 5.616ns (75.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.189    12.646    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y105        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[15]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y105        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.811ns (24.402%)  route 5.611ns (75.598%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.184    12.641    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y106        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y106        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[16]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/sample_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.811ns (24.402%)  route 5.611ns (75.598%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617     5.219    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y102        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  sfx_manager/sfx5/sample_counter_reg[0]/Q
                         net (fo=3, routed)           1.913     7.651    sfx_manager/fs/sample_counter_reg_8[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  sfx_manager/fs/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.775    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_0[0]
    SLICE_X62Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.288 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.288    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__0_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.634 r  sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.513    10.147    sfx_manager/sfx5/sample_counter0_inferred__0/i__carry__1_n_1
    SLICE_X58Y108        LUT3 (Prop_lut3_I0_O)        0.310    10.457 r  sfx_manager/sfx5/sample_counter[0]_i_1__4/O
                         net (fo=32, routed)          2.184    12.641    sfx_manager/sfx5/sample_counter[0]_i_1__4_n_0
    SLICE_X62Y106        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.495    14.917    sfx_manager/sfx5/clk_100mhz
    SLICE_X62Y106        FDRE                                         r  sfx_manager/sfx5/sample_counter_reg[17]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    14.634    sfx_manager/sfx5/sample_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  1.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.887%)  route 0.139ns (27.113%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.567     1.486    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y99         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.138     1.788    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[10]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.944 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.998 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]_i_1_n_7
    SLICE_X60Y100        FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.832     1.997    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y100        FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.378ns (77.561%)  route 0.109ns (22.439%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.569     1.488    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y99         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.109     1.761    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_pntr_plus1[7]
    SLICE_X63Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.806    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_1[3]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.976    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_7
    SLICE_X63Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.833     1.999    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X63Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105     1.858    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.953%)  route 0.267ns (56.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.555     1.474    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X54Y112        FDSE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDSE (Prop_fdse_C_Q)         0.164     1.638 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=8, routed)           0.267     1.905    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out
    SLICE_X47Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1
    SLICE_X47Y112        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.827     1.992    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clk
    SLICE_X47Y112        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X47Y112        FDRE (Hold_fdre_C_D)         0.091     1.832    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.373ns (71.399%)  route 0.149ns (28.601%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.569     1.488    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y99         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.149     1.801    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.011    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1_n_7
    SLICE_X62Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.833     1.999    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.857%)  route 0.476ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.556     1.475    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y112        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=8, routed)           0.476     2.092    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.868     2.033    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.783    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.966    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.105%)  route 0.327ns (69.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.566     1.485    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X61Y96         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/Q
                         net (fo=3, routed)           0.327     1.954    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/D[0]
    SLICE_X60Y105        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.831     1.996    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y105        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X60Y105        FDRE (Hold_fdre_C_D)         0.076     1.826    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.389ns (78.056%)  route 0.109ns (21.944%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.569     1.488    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y99         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.109     1.761    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_pntr_plus1[7]
    SLICE_X63Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.806    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]_1[3]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.922    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.987    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_5
    SLICE_X63Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.833     1.999    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X63Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105     1.858    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.614%)  route 0.483ns (77.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.556     1.475    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y112        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=8, routed)           0.483     2.099    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.868     2.033    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.783    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.966    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.249ns (49.156%)  route 0.258ns (50.844%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.569     1.488    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X65Y99         FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.258     1.887    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_pntr_plus1[3]
    SLICE_X64Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.932 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.932    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[3]
    SLICE_X64Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/O[3]
                         net (fo=1, routed)           0.000     1.995    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_4
    SLICE_X64Y100        FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.835     2.000    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y100        FDRE                                         r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.386ns (72.094%)  route 0.149ns (27.906%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.569     1.488    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y99         FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.149     1.801    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1_n_5
    SLICE_X62Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.833     1.999    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y100        FDRE                                         r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23   sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y24   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y24   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y115  sfx_manager/sfx2/sample_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y115  sfx_manager/sfx2/sample_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y115  sfx_manager/sfx2/sample_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y115  sfx_manager/sfx2/sample_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118  sfx_manager/sfx3/data_request_offset_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118  sfx_manager/sfx3/data_request_offset_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y118  sfx_manager/sfx1/data_request_offset_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y118  sfx_manager/sfx1/data_request_offset_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y118  sfx_manager/sfx1/data_request_offset_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y118  sfx_manager/sfx1/data_request_offset_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y106  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y106  sfx_manager/sfx3/audio_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y106  sfx_manager/sfx3/audio_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y106  sfx_manager/sfx3/audio_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.518ns  (logic 2.528ns (45.815%)  route 2.990ns (54.185%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 35.214 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.612    35.214    sfx_manager/sfx2/clk_100mhz
    SLICE_X58Y109        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518    35.732 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.271    37.004    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.124    37.128 r  sfx_manager/fs/cmd_out[10]_i_14/O
                         net (fo=1, routed)           0.000    37.128    sfx_manager/fs/cmd_out[10]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.641 r  sfx_manager/fs/cmd_out_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.641    sfx_manager/fs/cmd_out_reg[10]_i_4_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.758 r  sfx_manager/fs/cmd_out_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.758    sfx_manager/fs/cmd_out_reg[13]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.875 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.875    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.992 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.992    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.109 r  sfx_manager/fs/cmd_out_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.109    sfx_manager/fs/cmd_out_reg[25]_i_3_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.226 r  sfx_manager/fs/cmd_out_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.226    sfx_manager/fs/cmd_out_reg[29]_i_3_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.465 r  sfx_manager/fs/cmd_out_reg[33]_i_3/O[2]
                         net (fo=1, routed)           0.698    39.163    sfx_manager/dm/data2[26]
    SLICE_X44Y122        LUT4 (Prop_lut4_I0_O)        0.301    39.464 r  sfx_manager/dm/cmd_out[34]_i_4/O
                         net (fo=1, routed)           0.484    39.948    sfx_manager/dm/cmd_out[34]_i_4_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I4_O)        0.124    40.072 f  sfx_manager/dm/cmd_out[34]_i_2/O
                         net (fo=1, routed)           0.536    40.608    sfx_manager/sd/cmd_out_reg[34]_0
    SLICE_X43Y124        LUT6 (Prop_lut6_I0_O)        0.124    40.732 r  sfx_manager/sd/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    40.732    sfx_manager/sd/cmd_out[34]
    SLICE_X43Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.485    41.488    sfx_manager/sd/clk_25mhz
    SLICE_X43Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.193    41.294    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.029    41.323    sfx_manager/sd/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         41.323    
                         arrival time                         -40.732    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.427ns  (logic 2.610ns (48.093%)  route 2.817ns (51.907%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 35.214 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.612    35.214    sfx_manager/sfx2/clk_100mhz
    SLICE_X58Y109        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518    35.732 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.271    37.004    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.124    37.128 r  sfx_manager/fs/cmd_out[10]_i_14/O
                         net (fo=1, routed)           0.000    37.128    sfx_manager/fs/cmd_out[10]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.641 r  sfx_manager/fs/cmd_out_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.641    sfx_manager/fs/cmd_out_reg[10]_i_4_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.758 r  sfx_manager/fs/cmd_out_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.758    sfx_manager/fs/cmd_out_reg[13]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.875 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.875    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.992 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.992    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.109 r  sfx_manager/fs/cmd_out_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.109    sfx_manager/fs/cmd_out_reg[25]_i_3_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.226 r  sfx_manager/fs/cmd_out_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.226    sfx_manager/fs/cmd_out_reg[29]_i_3_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.541 r  sfx_manager/fs/cmd_out_reg[33]_i_3/O[3]
                         net (fo=1, routed)           0.563    39.104    sfx_manager/dm/data2[27]
    SLICE_X44Y122        LUT4 (Prop_lut4_I2_O)        0.307    39.411 r  sfx_manager/dm/cmd_out[35]_i_5/O
                         net (fo=1, routed)           0.490    39.900    sfx_manager/dm/cmd_out[35]_i_5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I4_O)        0.124    40.024 f  sfx_manager/dm/cmd_out[35]_i_2/O
                         net (fo=1, routed)           0.493    40.517    sfx_manager/sd/cmd_out_reg[35]_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    40.641 r  sfx_manager/sd/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    40.641    sfx_manager/sd/cmd_out[35]
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.485    41.488    sfx_manager/sd/clk_25mhz
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.193    41.294    
    SLICE_X44Y124        FDRE (Setup_fdre_C_D)        0.029    41.323    sfx_manager/sd/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         41.323    
                         arrival time                         -40.641    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.371ns  (logic 2.734ns (50.906%)  route 2.637ns (49.094%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 35.214 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.612    35.214    sfx_manager/sfx2/clk_100mhz
    SLICE_X58Y109        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518    35.732 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.271    37.004    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.124    37.128 r  sfx_manager/fs/cmd_out[10]_i_14/O
                         net (fo=1, routed)           0.000    37.128    sfx_manager/fs/cmd_out[10]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.641 r  sfx_manager/fs/cmd_out_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.641    sfx_manager/fs/cmd_out_reg[10]_i_4_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.758 r  sfx_manager/fs/cmd_out_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.758    sfx_manager/fs/cmd_out_reg[13]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.875 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.875    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.992 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.992    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.109 r  sfx_manager/fs/cmd_out_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.109    sfx_manager/fs/cmd_out_reg[25]_i_3_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.226 r  sfx_manager/fs/cmd_out_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.226    sfx_manager/fs/cmd_out_reg[29]_i_3_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.343 r  sfx_manager/fs/cmd_out_reg[33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.343    sfx_manager/fs/cmd_out_reg[33]_i_3_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.666 r  sfx_manager/fs/cmd_out_reg[38]_i_3/O[1]
                         net (fo=1, routed)           0.504    39.170    sfx_manager/dm/data2[29]
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.306    39.476 r  sfx_manager/dm/cmd_out[37]_i_5/O
                         net (fo=1, routed)           0.561    40.037    sfx_manager/dm/cmd_out[37]_i_5_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I4_O)        0.124    40.161 f  sfx_manager/dm/cmd_out[37]_i_2/O
                         net (fo=1, routed)           0.300    40.461    sfx_manager/sd/cmd_out_reg[37]_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    40.585 r  sfx_manager/sd/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000    40.585    sfx_manager/sd/cmd_out[37]
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.485    41.488    sfx_manager/sd/clk_25mhz
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.193    41.294    
    SLICE_X44Y124        FDRE (Setup_fdre_C_D)        0.031    41.325    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -40.585    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.408ns  (logic 2.321ns (42.920%)  route 3.087ns (57.080%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 35.215 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.613    35.215    sfx_manager/sfx5/clk_100mhz
    SLICE_X61Y108        FDRE                                         r  sfx_manager/sfx5/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.456    35.671 r  sfx_manager/sfx5/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.189    36.861    sfx_manager/fs/data_request_offset[5]_11[0]
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.124    36.985 r  sfx_manager/fs/cmd_out[11]_i_14/O
                         net (fo=1, routed)           0.000    36.985    sfx_manager/fs/cmd_out[11]_i_14_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.498 r  sfx_manager/fs/cmd_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.498    sfx_manager/fs/cmd_out_reg[11]_i_4_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.615 r  sfx_manager/fs/cmd_out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.615    sfx_manager/fs/cmd_out_reg[15]_i_4_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.732 r  sfx_manager/fs/cmd_out_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.732    sfx_manager/fs/cmd_out_reg[21]_i_6_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.849 r  sfx_manager/fs/cmd_out_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.849    sfx_manager/fs/cmd_out_reg[21]_i_3_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.172 r  sfx_manager/fs/cmd_out_reg[27]_i_15/O[1]
                         net (fo=1, routed)           0.741    38.912    sfx_manager/dm/data5[17]
    SLICE_X46Y120        LUT4 (Prop_lut4_I0_O)        0.306    39.218 r  sfx_manager/dm/cmd_out[25]_i_4/O
                         net (fo=1, routed)           0.713    39.931    sfx_manager/dm/cmd_out[25]_i_4_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I4_O)        0.124    40.055 f  sfx_manager/dm/cmd_out[25]_i_2/O
                         net (fo=1, routed)           0.444    40.499    sfx_manager/sd/cmd_out_reg[25]_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.124    40.623 r  sfx_manager/sd/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000    40.623    sfx_manager/sd/cmd_out[25]
    SLICE_X38Y120        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.494    41.497    sfx_manager/sd/clk_25mhz
    SLICE_X38Y120        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/C
                         clock pessimism              0.000    41.497    
                         clock uncertainty           -0.193    41.303    
    SLICE_X38Y120        FDRE (Setup_fdre_C_D)        0.081    41.384    sfx_manager/sd/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                         -40.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.347ns  (logic 2.681ns (50.141%)  route 2.666ns (49.859%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.610    35.212    sfx_manager/sfx3/clk_100mhz
    SLICE_X59Y112        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.456    35.668 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=5, routed)           1.232    36.900    sfx_manager/fs/data_request_offset[3]_9[1]
    SLICE_X45Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.024 r  sfx_manager/fs/cmd_out[8]_i_8/O
                         net (fo=1, routed)           0.000    37.024    sfx_manager/fs/cmd_out[8]_i_8_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.574 r  sfx_manager/fs/cmd_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.574    sfx_manager/fs/cmd_out_reg[8]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.688 r  sfx_manager/fs/cmd_out_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    sfx_manager/fs/cmd_out_reg[14]_i_3_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.802 r  sfx_manager/fs/cmd_out_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.802    sfx_manager/fs/cmd_out_reg[18]_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.916 r  sfx_manager/fs/cmd_out_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.916    sfx_manager/fs/cmd_out_reg[22]_i_4_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.030 r  sfx_manager/fs/cmd_out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.030    sfx_manager/fs/cmd_out_reg[27]_i_4_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.144 r  sfx_manager/fs/cmd_out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.144    sfx_manager/fs/cmd_out_reg[31]_i_4_n_0
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.258 r  sfx_manager/fs/cmd_out_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.258    sfx_manager/fs/cmd_out_reg[35]_i_4_n_0
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.571 r  sfx_manager/fs/cmd_out_reg[37]_i_4/O[3]
                         net (fo=1, routed)           0.736    39.307    sfx_manager/dm/data3[31]
    SLICE_X43Y123        LUT4 (Prop_lut4_I0_O)        0.306    39.613 r  sfx_manager/dm/cmd_out[39]_i_6/O
                         net (fo=1, routed)           0.407    40.020    sfx_manager/dm/cmd_out[39]_i_6_n_0
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124    40.144 f  sfx_manager/dm/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.291    40.435    sfx_manager/sd/cmd_out_reg[39]_0
    SLICE_X43Y124        LUT6 (Prop_lut6_I0_O)        0.124    40.559 r  sfx_manager/sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000    40.559    sfx_manager/sd/cmd_out[39]
    SLICE_X43Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.485    41.488    sfx_manager/sd/clk_25mhz
    SLICE_X43Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.193    41.294    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.031    41.325    sfx_manager/sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -40.559    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.354ns  (logic 1.138ns (21.257%)  route 4.216ns (78.743%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.207ns = ( 35.207 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.605    35.207    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.518    35.725 f  sfx_manager/sfx0/data_request_offset_reg[8]/Q
                         net (fo=5, routed)           1.550    37.275    sfx_manager/sfx0/data_request_offset[0]_6[8]
    SLICE_X68Y111        LUT6 (Prop_lut6_I0_O)        0.124    37.399 f  sfx_manager/sfx0/data_request_offset[0]_i_5__0/O
                         net (fo=2, routed)           0.559    37.959    sfx_manager/sfx0/data_request_offset[0]_i_5__0_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I0_O)        0.124    38.083 f  sfx_manager/sfx0/data_access_granted[1]_i_2/O
                         net (fo=4, routed)           1.081    39.164    sfx_manager/dm/data_access_granted_reg[1]_17
    SLICE_X53Y120        LUT4 (Prop_lut4_I2_O)        0.124    39.288 r  sfx_manager/dm/state[0]_i_9/O
                         net (fo=1, routed)           0.154    39.442    sfx_manager/dm/state[0]_i_9_n_0
    SLICE_X53Y120        LUT6 (Prop_lut6_I1_O)        0.124    39.566 f  sfx_manager/dm/state[0]_i_3/O
                         net (fo=1, routed)           0.871    40.437    sfx_manager/sd/state_reg[0]_1
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.124    40.561 r  sfx_manager/sd/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    40.561    sfx_manager/sd/state[0]_i_1__0_n_0
    SLICE_X45Y127        FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.488    41.491    sfx_manager/sd/clk_25mhz
    SLICE_X45Y127        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.193    41.297    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)        0.031    41.328    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -40.561    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.264ns  (logic 2.493ns (47.359%)  route 2.771ns (52.641%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns = ( 35.214 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.612    35.214    sfx_manager/sfx2/clk_100mhz
    SLICE_X58Y109        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518    35.732 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.271    37.004    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.124    37.128 r  sfx_manager/fs/cmd_out[10]_i_14/O
                         net (fo=1, routed)           0.000    37.128    sfx_manager/fs/cmd_out[10]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.641 r  sfx_manager/fs/cmd_out_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.641    sfx_manager/fs/cmd_out_reg[10]_i_4_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.758 r  sfx_manager/fs/cmd_out_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.758    sfx_manager/fs/cmd_out_reg[13]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.875 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.875    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.992 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.992    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.109 r  sfx_manager/fs/cmd_out_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.109    sfx_manager/fs/cmd_out_reg[25]_i_3_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.424 r  sfx_manager/fs/cmd_out_reg[29]_i_3/O[3]
                         net (fo=1, routed)           0.568    38.991    sfx_manager/dm/data2[23]
    SLICE_X44Y121        LUT4 (Prop_lut4_I2_O)        0.307    39.298 r  sfx_manager/dm/cmd_out[31]_i_5/O
                         net (fo=1, routed)           0.488    39.786    sfx_manager/dm/cmd_out[31]_i_5_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.124    39.910 f  sfx_manager/dm/cmd_out[31]_i_2/O
                         net (fo=1, routed)           0.444    40.354    sfx_manager/sd/cmd_out_reg[31]_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    40.478 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    40.478    sfx_manager/sd/cmd_out[31]
    SLICE_X44Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.490    41.493    sfx_manager/sd/clk_25mhz
    SLICE_X44Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000    41.493    
                         clock uncertainty           -0.193    41.299    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.029    41.328    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -40.478    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 sfx_manager/sfx4/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.209ns  (logic 2.629ns (50.466%)  route 2.580ns (49.534%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.610    35.212    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y105        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    35.730 r  sfx_manager/sfx4/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           1.174    36.904    sfx_manager/fs/data_request_offset[4]_10[0]
    SLICE_X39Y115        LUT2 (Prop_lut2_I1_O)        0.124    37.028 r  sfx_manager/fs/cmd_out[11]_i_10/O
                         net (fo=1, routed)           0.000    37.028    sfx_manager/fs/cmd_out[11]_i_10_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.560 r  sfx_manager/fs/cmd_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.560    sfx_manager/fs/cmd_out_reg[11]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.674 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.674    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.788 r  sfx_manager/fs/cmd_out_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.788    sfx_manager/fs/cmd_out_reg[18]_i_3_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.902 r  sfx_manager/fs/cmd_out_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.902    sfx_manager/fs/cmd_out_reg[22]_i_3_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.016 r  sfx_manager/fs/cmd_out_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.016    sfx_manager/fs/cmd_out_reg[24]_i_3_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.130 r  sfx_manager/fs/cmd_out_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.130    sfx_manager/fs/cmd_out_reg[30]_i_3_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.464 r  sfx_manager/fs/cmd_out_reg[32]_i_3/O[1]
                         net (fo=1, routed)           0.557    39.022    sfx_manager/dm/data4[25]
    SLICE_X41Y121        LUT4 (Prop_lut4_I2_O)        0.303    39.325 r  sfx_manager/dm/cmd_out[33]_i_5/O
                         net (fo=1, routed)           0.442    39.767    sfx_manager/dm/cmd_out[33]_i_5_n_0
    SLICE_X43Y122        LUT6 (Prop_lut6_I5_O)        0.124    39.891 f  sfx_manager/dm/cmd_out[33]_i_2/O
                         net (fo=1, routed)           0.407    40.298    sfx_manager/sd/cmd_out_reg[33]_0
    SLICE_X43Y122        LUT6 (Prop_lut6_I0_O)        0.124    40.422 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    40.422    sfx_manager/sd/cmd_out[33]
    SLICE_X43Y122        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.488    41.491    sfx_manager/sd/clk_25mhz
    SLICE_X43Y122        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.193    41.297    
    SLICE_X43Y122        FDRE (Setup_fdre_C_D)        0.031    41.328    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -40.422    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.196ns  (logic 2.627ns (50.559%)  route 2.569ns (49.441%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.208ns = ( 35.208 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.606    35.208    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518    35.726 r  sfx_manager/sfx0/data_request_offset_reg[0]/Q
                         net (fo=6, routed)           0.991    36.718    sfx_manager/fs/data_request_offset[0]_6[0]
    SLICE_X40Y115        LUT2 (Prop_lut2_I1_O)        0.124    36.842 r  sfx_manager/fs/cmd_out[11]_i_19/O
                         net (fo=1, routed)           0.000    36.842    sfx_manager/fs/cmd_out[11]_i_19_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.374 r  sfx_manager/fs/cmd_out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.374    sfx_manager/fs/cmd_out_reg[11]_i_15_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.488 r  sfx_manager/fs/cmd_out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.488    sfx_manager/fs/cmd_out_reg[15]_i_15_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.602 r  sfx_manager/fs/cmd_out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.602    sfx_manager/fs/cmd_out_reg[19]_i_15_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.716 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.716    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.830 r  sfx_manager/fs/cmd_out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.830    sfx_manager/fs/cmd_out_reg[27]_i_16_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.944 r  sfx_manager/fs/cmd_out_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.944    sfx_manager/fs/cmd_out_reg[31]_i_15_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.058 r  sfx_manager/fs/cmd_out_reg[35]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.058    sfx_manager/fs/cmd_out_reg[35]_i_11_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.280 r  sfx_manager/fs/cmd_out_reg[39]_i_7/O[0]
                         net (fo=1, routed)           0.591    38.870    sfx_manager/dm/data0[28]
    SLICE_X41Y122        LUT4 (Prop_lut4_I0_O)        0.299    39.169 r  sfx_manager/dm/cmd_out[36]_i_4/O
                         net (fo=1, routed)           0.566    39.735    sfx_manager/dm/cmd_out[36]_i_4_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.124    39.859 f  sfx_manager/dm/cmd_out[36]_i_2/O
                         net (fo=1, routed)           0.421    40.280    sfx_manager/sd/cmd_out_reg[36]_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    40.404 r  sfx_manager/sd/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000    40.404    sfx_manager/sd/cmd_out[36]
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.485    41.488    sfx_manager/sd/clk_25mhz
    SLICE_X44Y124        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.193    41.294    
    SLICE_X44Y124        FDRE (Setup_fdre_C_D)        0.031    41.325    sfx_manager/sd/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -40.404    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 sfx_manager/sfx3/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.240ns  (logic 2.243ns (42.801%)  route 2.997ns (57.199%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 35.212 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.610    35.212    sfx_manager/sfx3/clk_100mhz
    SLICE_X59Y112        FDRE                                         r  sfx_manager/sfx3/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.456    35.668 r  sfx_manager/sfx3/data_request_offset_reg[1]/Q
                         net (fo=5, routed)           1.232    36.900    sfx_manager/fs/data_request_offset[3]_9[1]
    SLICE_X45Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.024 r  sfx_manager/fs/cmd_out[8]_i_8/O
                         net (fo=1, routed)           0.000    37.024    sfx_manager/fs/cmd_out[8]_i_8_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.574 r  sfx_manager/fs/cmd_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.574    sfx_manager/fs/cmd_out_reg[8]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.688 r  sfx_manager/fs/cmd_out_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    sfx_manager/fs/cmd_out_reg[14]_i_3_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.802 r  sfx_manager/fs/cmd_out_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.802    sfx_manager/fs/cmd_out_reg[18]_i_4_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.136 r  sfx_manager/fs/cmd_out_reg[22]_i_4/O[1]
                         net (fo=1, routed)           0.887    39.023    sfx_manager/dm/data3[13]
    SLICE_X48Y118        LUT4 (Prop_lut4_I0_O)        0.303    39.326 r  sfx_manager/dm/cmd_out[21]_i_5/O
                         net (fo=1, routed)           0.435    39.761    sfx_manager/dm/cmd_out[21]_i_5_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    39.885 f  sfx_manager/dm/cmd_out[21]_i_2/O
                         net (fo=1, routed)           0.444    40.329    sfx_manager/sd/cmd_out_reg[21]_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124    40.453 r  sfx_manager/sd/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000    40.453    sfx_manager/sd/cmd_out[21]
    SLICE_X38Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.495    41.498    sfx_manager/sd/clk_25mhz
    SLICE_X38Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.000    41.498    
                         clock uncertainty           -0.193    41.304    
    SLICE_X38Y118        FDRE (Setup_fdre_C_D)        0.081    41.385    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -40.453    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.147%)  route 0.466ns (66.853%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.549     1.468    sfx_manager/dm/clk_100mhz
    SLICE_X52Y120        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sfx_manager/dm/data_access_granted_reg[3]/Q
                         net (fo=39, routed)          0.109     1.718    sfx_manager/dm/p_0_in4_in
    SLICE_X53Y120        LUT6 (Prop_lut6_I5_O)        0.045     1.763 f  sfx_manager/dm/state[0]_i_3/O
                         net (fo=1, routed)           0.357     2.120    sfx_manager/sd/state_reg[0]_1
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.045     2.165 r  sfx_manager/sd/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.165    sfx_manager/sd/state[0]_i_1__0_n_0
    SLICE_X45Y127        FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.820     0.822    sfx_manager/sd/clk_25mhz
    SLICE_X45Y127        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.193     1.016    
    SLICE_X45Y127        FDRE (Hold_fdre_C_D)         0.092     1.108    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.417ns (52.854%)  route 0.372ns (47.146%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.555     1.474    sfx_manager/fs/clk_100mhz
    SLICE_X39Y118        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sfx_manager/fs/start_offset_reg[4][12]/Q
                         net (fo=2, routed)           0.067     1.682    sfx_manager/fs/song_start_offset[4]__0[12]
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.806 r  sfx_manager/fs/cmd_out_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.146     1.953    sfx_manager/dm/data4[13]
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.107     2.060 f  sfx_manager/dm/cmd_out[21]_i_2/O
                         net (fo=1, routed)           0.159     2.218    sfx_manager/sd/cmd_out_reg[21]_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.263 r  sfx_manager/sd/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     2.263    sfx_manager/sd/cmd_out[21]
    SLICE_X38Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.827     0.829    sfx_manager/sd/clk_25mhz
    SLICE_X38Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.022    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     1.143    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.927%)  route 0.568ns (71.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.550     1.469    sfx_manager/dm/clk_100mhz
    SLICE_X52Y119        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.291     1.901    sfx_manager/dm/p_0_in2_in
    SLICE_X51Y121        LUT5 (Prop_lut5_I2_O)        0.045     1.946 r  sfx_manager/dm/state[0]_i_2__0/O
                         net (fo=33, routed)          0.277     2.223    sfx_manager/sd/state_reg[0]_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.268 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000     2.268    sfx_manager/sd/cmd_out[30]
    SLICE_X43Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.822     0.823    sfx_manager/sd/clk_25mhz
    SLICE_X43Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.017    
    SLICE_X43Y121        FDRE (Hold_fdre_C_D)         0.092     1.109    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.417ns (49.995%)  route 0.417ns (50.005%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.550     1.469    sfx_manager/fs/clk_100mhz
    SLICE_X49Y121        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sfx_manager/fs/start_offset_reg[1][16]/Q
                         net (fo=2, routed)           0.067     1.677    sfx_manager/fs/song_start_offset[1]__0[16]
    SLICE_X49Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.801 r  sfx_manager/fs/cmd_out_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.191     1.993    sfx_manager/dm/data1[17]
    SLICE_X43Y120        LUT6 (Prop_lut6_I1_O)        0.107     2.100 f  sfx_manager/dm/cmd_out[25]_i_2/O
                         net (fo=1, routed)           0.159     2.259    sfx_manager/sd/cmd_out_reg[25]_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.304 r  sfx_manager/sd/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     2.304    sfx_manager/sd/cmd_out[25]
    SLICE_X38Y120        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.825     0.826    sfx_manager/sd/clk_25mhz
    SLICE_X38Y120        FDRE                                         r  sfx_manager/sd/cmd_out_reg[25]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.193     1.020    
    SLICE_X38Y120        FDRE (Hold_fdre_C_D)         0.121     1.141    sfx_manager/sd/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.406ns (48.895%)  route 0.424ns (51.105%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.555     1.474    sfx_manager/fs/clk_100mhz
    SLICE_X43Y118        FDRE                                         r  sfx_manager/fs/start_offset_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sfx_manager/fs/start_offset_reg[2][15]/Q
                         net (fo=2, routed)           0.092     1.708    sfx_manager/fs/song_start_offset[2]__0[15]
    SLICE_X42Y118        LUT2 (Prop_lut2_I0_O)        0.045     1.753 r  sfx_manager/fs/cmd_out[23]_i_11/O
                         net (fo=1, routed)           0.000     1.753    sfx_manager/fs/cmd_out[23]_i_11_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.817 r  sfx_manager/fs/cmd_out_reg[23]_i_4/O[3]
                         net (fo=1, routed)           0.216     2.033    sfx_manager/dm/data2[15]
    SLICE_X43Y119        LUT6 (Prop_lut6_I3_O)        0.111     2.144 f  sfx_manager/dm/cmd_out[23]_i_2/O
                         net (fo=1, routed)           0.116     2.260    sfx_manager/sd/cmd_out_reg[23]_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.305 r  sfx_manager/sd/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     2.305    sfx_manager/sd/cmd_out[23]
    SLICE_X38Y119        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.826     0.827    sfx_manager/sd/clk_25mhz
    SLICE_X38Y119        FDRE                                         r  sfx_manager/sd/cmd_out_reg[23]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.021    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.121     1.142    sfx_manager/sd/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.476ns (58.964%)  route 0.331ns (41.036%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.557     1.476    sfx_manager/fs/clk_100mhz
    SLICE_X39Y116        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sfx_manager/fs/start_offset_reg[4][6]/Q
                         net (fo=2, routed)           0.056     1.673    sfx_manager/fs/song_start_offset[4]__0[6]
    SLICE_X39Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.790 r  sfx_manager/fs/cmd_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.790    sfx_manager/fs/cmd_out_reg[15]_i_3_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.855 r  sfx_manager/fs/cmd_out_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.129     1.984    sfx_manager/dm/data4[10]
    SLICE_X41Y118        LUT6 (Prop_lut6_I1_O)        0.108     2.092 f  sfx_manager/dm/cmd_out[18]_i_2/O
                         net (fo=1, routed)           0.147     2.239    sfx_manager/sd/cmd_out_reg[18]_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.284 r  sfx_manager/sd/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     2.284    sfx_manager/sd/cmd_out[18]
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.827     0.829    sfx_manager/sd/clk_25mhz
    SLICE_X37Y118        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.023    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.092     1.115    sfx_manager/sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.472ns (56.285%)  route 0.367ns (43.715%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.557     1.476    sfx_manager/fs/clk_100mhz
    SLICE_X45Y116        FDRE                                         r  sfx_manager/fs/start_offset_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sfx_manager/fs/start_offset_reg[3][3]/Q
                         net (fo=2, routed)           0.067     1.684    sfx_manager/fs/song_start_offset[3]__0[3]
    SLICE_X45Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.797 r  sfx_manager/fs/cmd_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.797    sfx_manager/fs/cmd_out_reg[8]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.862 r  sfx_manager/fs/cmd_out_reg[14]_i_3/O[2]
                         net (fo=1, routed)           0.201     2.063    sfx_manager/dm/data3[6]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.108     2.171 f  sfx_manager/dm/cmd_out[14]_i_2/O
                         net (fo=1, routed)           0.099     2.270    sfx_manager/sd/cmd_out_reg[14]_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  sfx_manager/sd/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.315    sfx_manager/sd/cmd_out[14]
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.827     0.829    sfx_manager/sd/clk_25mhz
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.023    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     1.144    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.440ns (52.373%)  route 0.400ns (47.627%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.555     1.474    sfx_manager/fs/clk_100mhz
    SLICE_X39Y118        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sfx_manager/fs/start_offset_reg[4][13]/Q
                         net (fo=2, routed)           0.067     1.682    sfx_manager/fs/song_start_offset[4]__0[13]
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.828 r  sfx_manager/fs/cmd_out_reg[22]_i_3/O[2]
                         net (fo=1, routed)           0.203     2.031    sfx_manager/dm/data4[14]
    SLICE_X41Y119        LUT6 (Prop_lut6_I1_O)        0.108     2.139 f  sfx_manager/dm/cmd_out[22]_i_2/O
                         net (fo=1, routed)           0.130     2.270    sfx_manager/sd/cmd_out_reg[22]_0
    SLICE_X38Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.315 r  sfx_manager/sd/cmd_out[22]_i_1/O
                         net (fo=1, routed)           0.000     2.315    sfx_manager/sd/cmd_out[22]
    SLICE_X38Y119        FDRE                                         r  sfx_manager/sd/cmd_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.826     0.827    sfx_manager/sd/clk_25mhz
    SLICE_X38Y119        FDRE                                         r  sfx_manager/sd/cmd_out_reg[22]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.021    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.120     1.141    sfx_manager/sd/cmd_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.244%)  route 0.587ns (71.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.550     1.469    sfx_manager/dm/clk_100mhz
    SLICE_X52Y119        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sfx_manager/dm/data_access_granted_reg[2]/Q
                         net (fo=38, routed)          0.536     2.146    sfx_manager/dm/p_0_in2_in
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.045     2.191 f  sfx_manager/dm/cmd_out[29]_i_2/O
                         net (fo=1, routed)           0.051     2.242    sfx_manager/sd/cmd_out_reg[29]_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.287 r  sfx_manager/sd/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     2.287    sfx_manager/sd/cmd_out[29]
    SLICE_X43Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.822     0.823    sfx_manager/sd/clk_25mhz
    SLICE_X43Y121        FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.193     1.017    
    SLICE_X43Y121        FDRE (Hold_fdre_C_D)         0.091     1.108    sfx_manager/sd/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.423ns (49.114%)  route 0.438ns (50.886%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.557     1.476    sfx_manager/fs/clk_100mhz
    SLICE_X39Y116        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sfx_manager/fs/start_offset_reg[4][6]/Q
                         net (fo=2, routed)           0.056     1.673    sfx_manager/fs/song_start_offset[4]__0[6]
    SLICE_X39Y116        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.800 r  sfx_manager/fs/cmd_out_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.268     2.068    sfx_manager/dm/data4[7]
    SLICE_X43Y117        LUT6 (Prop_lut6_I1_O)        0.110     2.178 f  sfx_manager/dm/cmd_out[15]_i_2/O
                         net (fo=1, routed)           0.114     2.293    sfx_manager/sd/cmd_out_reg[15]_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.338 r  sfx_manager/sd/cmd_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.338    sfx_manager/sd/cmd_out[15]
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.827     0.829    sfx_manager/sd/clk_25mhz
    SLICE_X38Y117        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.193     1.023    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.121     1.144    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  1.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 0.456ns (4.888%)  route 8.874ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          8.874    10.935    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y19         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.639    15.061    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.061    
                         clock uncertainty           -0.193    14.868    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.131    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 0.456ns (4.921%)  route 8.811ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          8.811    10.872    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y21         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.620    15.042    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y21         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.042    
                         clock uncertainty           -0.193    14.849    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.112    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 0.456ns (5.125%)  route 8.442ns (94.875%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          8.442    10.503    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.554    14.976    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.976    
                         clock uncertainty           -0.193    14.783    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.046    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.456ns (5.157%)  route 8.386ns (94.843%))
  Logic Levels:           0  
  Clock Path Skew:        3.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          8.386    10.447    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.621    15.043    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.043    
                         clock uncertainty           -0.193    14.850    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.113    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 0.419ns (4.905%)  route 8.123ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.419     2.024 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          8.123    10.147    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.554    14.976    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y18         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.976    
                         clock uncertainty           -0.193    14.783    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.909    13.874    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.456ns (5.294%)  route 8.158ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          8.158    10.219    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y19         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.555    14.977    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.047    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.419ns (5.112%)  route 7.778ns (94.888%))
  Logic Levels:           0  
  Clock Path Skew:        3.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.419     2.024 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          7.778     9.802    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y19         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.555    14.977    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.909    13.875    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 0.456ns (5.524%)  route 7.799ns (94.476%))
  Logic Levels:           0  
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          7.799     9.860    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.537    14.959    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y20         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.193    14.766    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.029    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.456ns (5.503%)  route 7.831ns (94.497%))
  Logic Levels:           0  
  Clock Path Skew:        3.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          7.831     9.892    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.621    15.043    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.043    
                         clock uncertainty           -0.193    14.850    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.113    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 0.456ns (5.526%)  route 7.795ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.603     1.605    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     2.061 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          7.795     9.856    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.611    15.033    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.033    
                         clock uncertainty           -0.193    14.840    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.103    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.367ns (8.790%)  route 3.808ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          3.808     5.665    sfx_manager/fs/start_offset_reg[0][31]_0[3]
    SLICE_X49Y121        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.604     5.206    sfx_manager/fs/clk_100mhz
    SLICE_X49Y121        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][19]/C
                         clock pessimism              0.000     5.206    
                         clock uncertainty            0.193     5.400    
    SLICE_X49Y121        FDRE (Hold_fdre_C_D)         0.164     5.564    sfx_manager/fs/start_offset_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -5.564    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.367ns (8.757%)  route 3.824ns (91.243%))
  Logic Levels:           0  
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.824     5.681    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X49Y119        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.606     5.208    sfx_manager/fs/clk_100mhz
    SLICE_X49Y119        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][9]/C
                         clock pessimism              0.000     5.208    
                         clock uncertainty            0.193     5.402    
    SLICE_X49Y119        FDRE (Hold_fdre_C_D)         0.164     5.566    sfx_manager/fs/start_offset_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.367ns (8.588%)  route 3.907ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.205ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.907     5.763    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X50Y120        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.603     5.205    sfx_manager/fs/clk_100mhz
    SLICE_X50Y120        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][18]/C
                         clock pessimism              0.000     5.205    
                         clock uncertainty            0.193     5.399    
    SLICE_X50Y120        FDRE (Hold_fdre_C_D)         0.218     5.617    sfx_manager/fs/start_offset_reg[5][18]
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.337ns (8.264%)  route 3.741ns (91.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.203ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.337     1.827 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          3.741     5.568    sfx_manager/fs/start_offset_reg[0][31]_0[6]
    SLICE_X49Y122        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.601     5.203    sfx_manager/fs/clk_100mhz
    SLICE_X49Y122        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][22]/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty            0.193     5.397    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.018     5.415    sfx_manager/fs/start_offset_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.568    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.367ns (8.583%)  route 3.909ns (91.417%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.909     5.766    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X51Y116        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.608     5.210    sfx_manager/fs/clk_100mhz
    SLICE_X51Y116        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][2]/C
                         clock pessimism              0.000     5.210    
                         clock uncertainty            0.193     5.404    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.196     5.600    sfx_manager/fs/start_offset_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -5.600    
                         arrival time                           5.766    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.337ns (7.107%)  route 4.405ns (92.893%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.344ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.337     1.827 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          4.405     6.232    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.741     5.344    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y20         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.344    
                         clock uncertainty            0.193     5.537    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.526     6.063    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.063    
                         arrival time                           6.232    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.337ns (7.113%)  route 4.401ns (92.887%))
  Logic Levels:           0  
  Clock Path Skew:        3.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.337     1.827 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          4.401     6.228    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X2Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.730     5.333    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y23         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.333    
                         clock uncertainty            0.193     5.526    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.526     6.052    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.052    
                         arrival time                           6.228    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.367ns (8.642%)  route 3.880ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        3.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=60, routed)          3.880     5.736    sfx_manager/fs/start_offset_reg[0][31]_0[0]
    SLICE_X49Y123        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.600     5.202    sfx_manager/fs/clk_100mhz
    SLICE_X49Y123        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][24]/C
                         clock pessimism              0.000     5.202    
                         clock uncertainty            0.193     5.396    
    SLICE_X49Y123        FDRE (Hold_fdre_C_D)         0.162     5.558    sfx_manager/fs/start_offset_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -5.558    
                         arrival time                           5.736    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.367ns (8.552%)  route 3.924ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.367     1.857 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.924     5.781    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X41Y120        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.610     5.212    sfx_manager/fs/clk_100mhz
    SLICE_X41Y120        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][25]/C
                         clock pessimism              0.000     5.212    
                         clock uncertainty            0.193     5.406    
    SLICE_X41Y120        FDRE (Hold_fdre_C_D)         0.192     5.598    sfx_manager/fs/start_offset_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           5.781    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.337ns (7.225%)  route 4.327ns (92.775%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.487     1.490    sfx_manager/sd/clk_25mhz
    SLICE_X44Y126        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.337     1.827 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          4.327     6.154    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.647     5.250    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.250    
                         clock uncertainty            0.193     5.443    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.527     5.970    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.970    
                         arrival time                           6.154    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          870  Failing Endpoints,  Worst Slack       -3.255ns,  Total Violation    -2184.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.615ns  (logic 0.580ns (8.768%)  route 6.035ns (91.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 174.907 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.045   177.459    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.485   174.907    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[0]/C
                         clock pessimism              0.000   174.907    
                         clock uncertainty           -0.179   174.728    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.524   174.204    sfx_manager/sfx0/data_request_offset_reg[0]
  -------------------------------------------------------------------
                         required time                        174.204    
                         arrival time                        -177.459    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.615ns  (logic 0.580ns (8.768%)  route 6.035ns (91.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 174.907 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.045   177.459    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.485   174.907    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[1]/C
                         clock pessimism              0.000   174.907    
                         clock uncertainty           -0.179   174.728    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.524   174.204    sfx_manager/sfx0/data_request_offset_reg[1]
  -------------------------------------------------------------------
                         required time                        174.204    
                         arrival time                        -177.459    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.615ns  (logic 0.580ns (8.768%)  route 6.035ns (91.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 174.907 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.045   177.459    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.485   174.907    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[2]/C
                         clock pessimism              0.000   174.907    
                         clock uncertainty           -0.179   174.728    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.524   174.204    sfx_manager/sfx0/data_request_offset_reg[2]
  -------------------------------------------------------------------
                         required time                        174.204    
                         arrival time                        -177.459    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.615ns  (logic 0.580ns (8.768%)  route 6.035ns (91.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 174.907 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.045   177.459    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.485   174.907    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y112        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
                         clock pessimism              0.000   174.907    
                         clock uncertainty           -0.179   174.728    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.524   174.204    sfx_manager/sfx0/data_request_offset_reg[3]
  -------------------------------------------------------------------
                         required time                        174.204    
                         arrival time                        -177.459    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.581ns  (logic 0.580ns (8.813%)  route 6.001ns (91.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 174.906 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.011   177.425    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.484   174.906    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[10]/C
                         clock pessimism              0.000   174.906    
                         clock uncertainty           -0.179   174.727    
    SLICE_X56Y114        FDRE (Setup_fdre_C_R)       -0.524   174.203    sfx_manager/sfx0/data_request_offset_reg[10]
  -------------------------------------------------------------------
                         required time                        174.203    
                         arrival time                        -177.425    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.581ns  (logic 0.580ns (8.813%)  route 6.001ns (91.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 174.906 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.011   177.425    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.484   174.906    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
                         clock pessimism              0.000   174.906    
                         clock uncertainty           -0.179   174.727    
    SLICE_X56Y114        FDRE (Setup_fdre_C_R)       -0.524   174.203    sfx_manager/sfx0/data_request_offset_reg[11]
  -------------------------------------------------------------------
                         required time                        174.203    
                         arrival time                        -177.425    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.581ns  (logic 0.580ns (8.813%)  route 6.001ns (91.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 174.906 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.011   177.425    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.484   174.906    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[8]/C
                         clock pessimism              0.000   174.906    
                         clock uncertainty           -0.179   174.727    
    SLICE_X56Y114        FDRE (Setup_fdre_C_R)       -0.524   174.203    sfx_manager/sfx0/data_request_offset_reg[8]
  -------------------------------------------------------------------
                         required time                        174.203    
                         arrival time                        -177.425    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.581ns  (logic 0.580ns (8.813%)  route 6.001ns (91.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 174.906 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          2.011   177.425    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.484   174.906    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y114        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[9]/C
                         clock pessimism              0.000   174.906    
                         clock uncertainty           -0.179   174.727    
    SLICE_X56Y114        FDRE (Setup_fdre_C_R)       -0.524   174.203    sfx_manager/sfx0/data_request_offset_reg[9]
  -------------------------------------------------------------------
                         required time                        174.203    
                         arrival time                        -177.425    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 174.905 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          1.983   177.397    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y115        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.483   174.905    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y115        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[12]/C
                         clock pessimism              0.000   174.905    
                         clock uncertainty           -0.179   174.726    
    SLICE_X56Y115        FDRE (Setup_fdre_C_R)       -0.524   174.202    sfx_manager/sfx0/data_request_offset_reg[12]
  -------------------------------------------------------------------
                         required time                        174.202    
                         arrival time                        -177.397    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/data_request_offset_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 174.905 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.611   170.844    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          3.990   175.290    sfx_manager/sfx0/led_OBUF[0]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.124   175.414 r  sfx_manager/sfx0/data_request_offset[0]_i_1__0/O
                         net (fo=26, routed)          1.983   177.397    sfx_manager/sfx0/data_request_offset[0]_i_1__0_n_0
    SLICE_X56Y115        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.483   174.905    sfx_manager/sfx0/clk_100mhz
    SLICE_X56Y115        FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[13]/C
                         clock pessimism              0.000   174.905    
                         clock uncertainty           -0.179   174.726    
    SLICE_X56Y115        FDRE (Setup_fdre_C_R)       -0.524   174.202    sfx_manager/sfx0/data_request_offset_reg[13]
  -------------------------------------------------------------------
                         required time                        174.202    
                         arrival time                        -177.397    
  -------------------------------------------------------------------
                         slack                                 -3.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx2/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.467ns (10.833%)  route 3.844ns (89.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.214ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.491     1.494    minesweeper/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  minesweeper/sound_effect_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.367     1.861 r  minesweeper/sound_effect_select_reg[2]/Q
                         net (fo=1, routed)           3.844     5.705    sfx_manager/sfx2/sound_effect[0]
    SLICE_X59Y110        LUT3 (Prop_lut3_I1_O)        0.100     5.805 r  sfx_manager/sfx2/playing_i_1__1/O
                         net (fo=1, routed)           0.000     5.805    sfx_manager/sfx2/playing_i_1__1_n_0
    SLICE_X59Y110        FDRE                                         r  sfx_manager/sfx2/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.612     5.214    sfx_manager/sfx2/clk_100mhz
    SLICE_X59Y110        FDRE                                         r  sfx_manager/sfx2/playing_reg/C
                         clock pessimism              0.000     5.214    
                         clock uncertainty            0.179     5.393    
    SLICE_X59Y110        FDRE (Hold_fdre_C_D)         0.271     5.664    sfx_manager/sfx2/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx5/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.578ns (12.018%)  route 4.232ns (87.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        1.496     1.499    minesweeper/clk_65mhz
    SLICE_X59Y103        FDRE                                         r  minesweeper/sound_effect_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.337     1.836 r  minesweeper/sound_effect_select_reg[5]/Q
                         net (fo=1, routed)           4.232     6.067    sfx_manager/sfx5/sound_effect[0]
    SLICE_X59Y106        LUT3 (Prop_lut3_I1_O)        0.241     6.308 r  sfx_manager/sfx5/playing_i_1__4/O
                         net (fo=1, routed)           0.000     6.308    sfx_manager/sfx5/playing_i_1__4_n_0
    SLICE_X59Y106        FDRE                                         r  sfx_manager/sfx5/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.614     5.216    sfx_manager/sfx5/clk_100mhz
    SLICE_X59Y106        FDRE                                         r  sfx_manager/sfx5/playing_reg/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.179     5.395    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.271     5.666    sfx_manager/sfx5/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.666    
                         arrival time                           6.308    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.186ns (8.092%)  route 2.113ns (91.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.781     2.860    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.828     1.993    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[10]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.179     2.171    
    SLICE_X56Y107        FDRE (Hold_fdre_C_R)         0.009     2.180    sfx_manager/sfx4/data_request_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.186ns (8.092%)  route 2.113ns (91.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.781     2.860    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.828     1.993    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[11]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.179     2.171    
    SLICE_X56Y107        FDRE (Hold_fdre_C_R)         0.009     2.180    sfx_manager/sfx4/data_request_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.186ns (8.092%)  route 2.113ns (91.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.781     2.860    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.828     1.993    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[8]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.179     2.171    
    SLICE_X56Y107        FDRE (Hold_fdre_C_R)         0.009     2.180    sfx_manager/sfx4/data_request_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.186ns (8.092%)  route 2.113ns (91.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.781     2.860    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.828     1.993    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y107        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[9]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.179     2.171    
    SLICE_X56Y107        FDRE (Hold_fdre_C_R)         0.009     2.180    sfx_manager/sfx4/data_request_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.906%)  route 2.167ns (92.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.835     2.914    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.829     1.994    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[4]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.179     2.172    
    SLICE_X56Y106        FDRE (Hold_fdre_C_R)         0.009     2.181    sfx_manager/sfx4/data_request_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.906%)  route 2.167ns (92.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.835     2.914    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.829     1.994    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[5]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.179     2.172    
    SLICE_X56Y106        FDRE (Hold_fdre_C_R)         0.009     2.181    sfx_manager/sfx4/data_request_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.906%)  route 2.167ns (92.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.835     2.914    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.829     1.994    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[6]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.179     2.172    
    SLICE_X56Y106        FDRE (Hold_fdre_C_R)         0.009     2.181    sfx_manager/sfx4/data_request_offset_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/data_request_offset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.906%)  route 2.167ns (92.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=4451, routed)        0.560     0.562    db1/clk_65mhz
    SLICE_X57Y108        FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  db1/clean_out_reg/Q
                         net (fo=21, routed)          1.332     2.035    sfx_manager/sfx4/led_OBUF[0]
    SLICE_X54Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  sfx_manager/sfx4/data_request_offset[0]_i_1/O
                         net (fo=26, routed)          0.835     2.914    sfx_manager/sfx4/data_request_offset[0]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.829     1.994    sfx_manager/sfx4/clk_100mhz
    SLICE_X56Y106        FDRE                                         r  sfx_manager/sfx4/data_request_offset_reg[7]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.179     2.172    
    SLICE_X56Y106        FDRE (Hold_fdre_C_R)         0.009     2.181    sfx_manager/sfx4/data_request_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    





