/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* nSW */
.set nSW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set nSW__0__MASK, 0x04
.set nSW__0__PC, CYREG_PRT2_PC2
.set nSW__0__PORT, 2
.set nSW__0__SHIFT, 2
.set nSW__AG, CYREG_PRT2_AG
.set nSW__AMUX, CYREG_PRT2_AMUX
.set nSW__BIE, CYREG_PRT2_BIE
.set nSW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set nSW__BYP, CYREG_PRT2_BYP
.set nSW__CTL, CYREG_PRT2_CTL
.set nSW__DM0, CYREG_PRT2_DM0
.set nSW__DM1, CYREG_PRT2_DM1
.set nSW__DM2, CYREG_PRT2_DM2
.set nSW__DR, CYREG_PRT2_DR
.set nSW__INP_DIS, CYREG_PRT2_INP_DIS
.set nSW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set nSW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set nSW__LCD_EN, CYREG_PRT2_LCD_EN
.set nSW__MASK, 0x04
.set nSW__PORT, 2
.set nSW__PRT, CYREG_PRT2_PRT
.set nSW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set nSW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set nSW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set nSW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set nSW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set nSW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set nSW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set nSW__PS, CYREG_PRT2_PS
.set nSW__SHIFT, 2
.set nSW__SLW, CYREG_PRT2_SLW

/* DIG1 */
.set DIG1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set DIG1__0__MASK, 0x08
.set DIG1__0__PC, CYREG_PRT2_PC3
.set DIG1__0__PORT, 2
.set DIG1__0__SHIFT, 3
.set DIG1__AG, CYREG_PRT2_AG
.set DIG1__AMUX, CYREG_PRT2_AMUX
.set DIG1__BIE, CYREG_PRT2_BIE
.set DIG1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIG1__BYP, CYREG_PRT2_BYP
.set DIG1__CTL, CYREG_PRT2_CTL
.set DIG1__DM0, CYREG_PRT2_DM0
.set DIG1__DM1, CYREG_PRT2_DM1
.set DIG1__DM2, CYREG_PRT2_DM2
.set DIG1__DR, CYREG_PRT2_DR
.set DIG1__INP_DIS, CYREG_PRT2_INP_DIS
.set DIG1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIG1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIG1__LCD_EN, CYREG_PRT2_LCD_EN
.set DIG1__MASK, 0x08
.set DIG1__PORT, 2
.set DIG1__PRT, CYREG_PRT2_PRT
.set DIG1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIG1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIG1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIG1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIG1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIG1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIG1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIG1__PS, CYREG_PRT2_PS
.set DIG1__SHIFT, 3
.set DIG1__SLW, CYREG_PRT2_SLW

/* DIG2 */
.set DIG2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set DIG2__0__MASK, 0x10
.set DIG2__0__PC, CYREG_PRT2_PC4
.set DIG2__0__PORT, 2
.set DIG2__0__SHIFT, 4
.set DIG2__AG, CYREG_PRT2_AG
.set DIG2__AMUX, CYREG_PRT2_AMUX
.set DIG2__BIE, CYREG_PRT2_BIE
.set DIG2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIG2__BYP, CYREG_PRT2_BYP
.set DIG2__CTL, CYREG_PRT2_CTL
.set DIG2__DM0, CYREG_PRT2_DM0
.set DIG2__DM1, CYREG_PRT2_DM1
.set DIG2__DM2, CYREG_PRT2_DM2
.set DIG2__DR, CYREG_PRT2_DR
.set DIG2__INP_DIS, CYREG_PRT2_INP_DIS
.set DIG2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIG2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIG2__LCD_EN, CYREG_PRT2_LCD_EN
.set DIG2__MASK, 0x10
.set DIG2__PORT, 2
.set DIG2__PRT, CYREG_PRT2_PRT
.set DIG2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIG2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIG2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIG2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIG2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIG2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIG2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIG2__PS, CYREG_PRT2_PS
.set DIG2__SHIFT, 4
.set DIG2__SLW, CYREG_PRT2_SLW

/* DIG3 */
.set DIG3__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DIG3__0__MASK, 0x20
.set DIG3__0__PC, CYREG_PRT2_PC5
.set DIG3__0__PORT, 2
.set DIG3__0__SHIFT, 5
.set DIG3__AG, CYREG_PRT2_AG
.set DIG3__AMUX, CYREG_PRT2_AMUX
.set DIG3__BIE, CYREG_PRT2_BIE
.set DIG3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIG3__BYP, CYREG_PRT2_BYP
.set DIG3__CTL, CYREG_PRT2_CTL
.set DIG3__DM0, CYREG_PRT2_DM0
.set DIG3__DM1, CYREG_PRT2_DM1
.set DIG3__DM2, CYREG_PRT2_DM2
.set DIG3__DR, CYREG_PRT2_DR
.set DIG3__INP_DIS, CYREG_PRT2_INP_DIS
.set DIG3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIG3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIG3__LCD_EN, CYREG_PRT2_LCD_EN
.set DIG3__MASK, 0x20
.set DIG3__PORT, 2
.set DIG3__PRT, CYREG_PRT2_PRT
.set DIG3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIG3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIG3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIG3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIG3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIG3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIG3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIG3__PS, CYREG_PRT2_PS
.set DIG3__SHIFT, 5
.set DIG3__SLW, CYREG_PRT2_SLW

/* DIG4 */
.set DIG4__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set DIG4__0__MASK, 0x40
.set DIG4__0__PC, CYREG_PRT2_PC6
.set DIG4__0__PORT, 2
.set DIG4__0__SHIFT, 6
.set DIG4__AG, CYREG_PRT2_AG
.set DIG4__AMUX, CYREG_PRT2_AMUX
.set DIG4__BIE, CYREG_PRT2_BIE
.set DIG4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIG4__BYP, CYREG_PRT2_BYP
.set DIG4__CTL, CYREG_PRT2_CTL
.set DIG4__DM0, CYREG_PRT2_DM0
.set DIG4__DM1, CYREG_PRT2_DM1
.set DIG4__DM2, CYREG_PRT2_DM2
.set DIG4__DR, CYREG_PRT2_DR
.set DIG4__INP_DIS, CYREG_PRT2_INP_DIS
.set DIG4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIG4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIG4__LCD_EN, CYREG_PRT2_LCD_EN
.set DIG4__MASK, 0x40
.set DIG4__PORT, 2
.set DIG4__PRT, CYREG_PRT2_PRT
.set DIG4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIG4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIG4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIG4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIG4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIG4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIG4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIG4__PS, CYREG_PRT2_PS
.set DIG4__SHIFT, 6
.set DIG4__SLW, CYREG_PRT2_SLW

/* LEDA */
.set LEDA__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LEDA__0__MASK, 0x01
.set LEDA__0__PC, CYREG_PRT12_PC0
.set LEDA__0__PORT, 12
.set LEDA__0__SHIFT, 0
.set LEDA__AG, CYREG_PRT12_AG
.set LEDA__BIE, CYREG_PRT12_BIE
.set LEDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDA__BYP, CYREG_PRT12_BYP
.set LEDA__DM0, CYREG_PRT12_DM0
.set LEDA__DM1, CYREG_PRT12_DM1
.set LEDA__DM2, CYREG_PRT12_DM2
.set LEDA__DR, CYREG_PRT12_DR
.set LEDA__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDA__MASK, 0x01
.set LEDA__PORT, 12
.set LEDA__PRT, CYREG_PRT12_PRT
.set LEDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDA__PS, CYREG_PRT12_PS
.set LEDA__SHIFT, 0
.set LEDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDA__SLW, CYREG_PRT12_SLW

/* LEDB */
.set LEDB__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set LEDB__0__MASK, 0x02
.set LEDB__0__PC, CYREG_PRT12_PC1
.set LEDB__0__PORT, 12
.set LEDB__0__SHIFT, 1
.set LEDB__AG, CYREG_PRT12_AG
.set LEDB__BIE, CYREG_PRT12_BIE
.set LEDB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDB__BYP, CYREG_PRT12_BYP
.set LEDB__DM0, CYREG_PRT12_DM0
.set LEDB__DM1, CYREG_PRT12_DM1
.set LEDB__DM2, CYREG_PRT12_DM2
.set LEDB__DR, CYREG_PRT12_DR
.set LEDB__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDB__MASK, 0x02
.set LEDB__PORT, 12
.set LEDB__PRT, CYREG_PRT12_PRT
.set LEDB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDB__PS, CYREG_PRT12_PS
.set LEDB__SHIFT, 1
.set LEDB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDB__SLW, CYREG_PRT12_SLW

/* LEDC */
.set LEDC__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set LEDC__0__MASK, 0x04
.set LEDC__0__PC, CYREG_PRT12_PC2
.set LEDC__0__PORT, 12
.set LEDC__0__SHIFT, 2
.set LEDC__AG, CYREG_PRT12_AG
.set LEDC__BIE, CYREG_PRT12_BIE
.set LEDC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDC__BYP, CYREG_PRT12_BYP
.set LEDC__DM0, CYREG_PRT12_DM0
.set LEDC__DM1, CYREG_PRT12_DM1
.set LEDC__DM2, CYREG_PRT12_DM2
.set LEDC__DR, CYREG_PRT12_DR
.set LEDC__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDC__MASK, 0x04
.set LEDC__PORT, 12
.set LEDC__PRT, CYREG_PRT12_PRT
.set LEDC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDC__PS, CYREG_PRT12_PS
.set LEDC__SHIFT, 2
.set LEDC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDC__SLW, CYREG_PRT12_SLW

/* LEDD */
.set LEDD__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set LEDD__0__MASK, 0x08
.set LEDD__0__PC, CYREG_PRT12_PC3
.set LEDD__0__PORT, 12
.set LEDD__0__SHIFT, 3
.set LEDD__AG, CYREG_PRT12_AG
.set LEDD__BIE, CYREG_PRT12_BIE
.set LEDD__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDD__BYP, CYREG_PRT12_BYP
.set LEDD__DM0, CYREG_PRT12_DM0
.set LEDD__DM1, CYREG_PRT12_DM1
.set LEDD__DM2, CYREG_PRT12_DM2
.set LEDD__DR, CYREG_PRT12_DR
.set LEDD__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDD__MASK, 0x08
.set LEDD__PORT, 12
.set LEDD__PRT, CYREG_PRT12_PRT
.set LEDD__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDD__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDD__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDD__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDD__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDD__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDD__PS, CYREG_PRT12_PS
.set LEDD__SHIFT, 3
.set LEDD__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDD__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDD__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDD__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDD__SLW, CYREG_PRT12_SLW

/* LEDE */
.set LEDE__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set LEDE__0__MASK, 0x20
.set LEDE__0__PC, CYREG_PRT12_PC5
.set LEDE__0__PORT, 12
.set LEDE__0__SHIFT, 5
.set LEDE__AG, CYREG_PRT12_AG
.set LEDE__BIE, CYREG_PRT12_BIE
.set LEDE__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDE__BYP, CYREG_PRT12_BYP
.set LEDE__DM0, CYREG_PRT12_DM0
.set LEDE__DM1, CYREG_PRT12_DM1
.set LEDE__DM2, CYREG_PRT12_DM2
.set LEDE__DR, CYREG_PRT12_DR
.set LEDE__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDE__MASK, 0x20
.set LEDE__PORT, 12
.set LEDE__PRT, CYREG_PRT12_PRT
.set LEDE__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDE__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDE__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDE__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDE__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDE__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDE__PS, CYREG_PRT12_PS
.set LEDE__SHIFT, 5
.set LEDE__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDE__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDE__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDE__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDE__SLW, CYREG_PRT12_SLW

/* LEDF */
.set LEDF__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set LEDF__0__MASK, 0x40
.set LEDF__0__PC, CYREG_PRT12_PC6
.set LEDF__0__PORT, 12
.set LEDF__0__SHIFT, 6
.set LEDF__AG, CYREG_PRT12_AG
.set LEDF__BIE, CYREG_PRT12_BIE
.set LEDF__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDF__BYP, CYREG_PRT12_BYP
.set LEDF__DM0, CYREG_PRT12_DM0
.set LEDF__DM1, CYREG_PRT12_DM1
.set LEDF__DM2, CYREG_PRT12_DM2
.set LEDF__DR, CYREG_PRT12_DR
.set LEDF__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDF__MASK, 0x40
.set LEDF__PORT, 12
.set LEDF__PRT, CYREG_PRT12_PRT
.set LEDF__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDF__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDF__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDF__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDF__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDF__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDF__PS, CYREG_PRT12_PS
.set LEDF__SHIFT, 6
.set LEDF__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDF__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDF__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDF__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDF__SLW, CYREG_PRT12_SLW

/* LEDG */
.set LEDG__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set LEDG__0__MASK, 0x80
.set LEDG__0__PC, CYREG_PRT12_PC7
.set LEDG__0__PORT, 12
.set LEDG__0__SHIFT, 7
.set LEDG__AG, CYREG_PRT12_AG
.set LEDG__BIE, CYREG_PRT12_BIE
.set LEDG__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDG__BYP, CYREG_PRT12_BYP
.set LEDG__DM0, CYREG_PRT12_DM0
.set LEDG__DM1, CYREG_PRT12_DM1
.set LEDG__DM2, CYREG_PRT12_DM2
.set LEDG__DR, CYREG_PRT12_DR
.set LEDG__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDG__MASK, 0x80
.set LEDG__PORT, 12
.set LEDG__PRT, CYREG_PRT12_PRT
.set LEDG__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDG__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDG__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDG__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDG__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDG__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDG__PS, CYREG_PRT12_PS
.set LEDG__SHIFT, 7
.set LEDG__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDG__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDG__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDG__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDG__SLW, CYREG_PRT12_SLW

/* LEDDP */
.set LEDDP__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set LEDDP__0__MASK, 0x10
.set LEDDP__0__PC, CYREG_PRT12_PC4
.set LEDDP__0__PORT, 12
.set LEDDP__0__SHIFT, 4
.set LEDDP__AG, CYREG_PRT12_AG
.set LEDDP__BIE, CYREG_PRT12_BIE
.set LEDDP__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LEDDP__BYP, CYREG_PRT12_BYP
.set LEDDP__DM0, CYREG_PRT12_DM0
.set LEDDP__DM1, CYREG_PRT12_DM1
.set LEDDP__DM2, CYREG_PRT12_DM2
.set LEDDP__DR, CYREG_PRT12_DR
.set LEDDP__INP_DIS, CYREG_PRT12_INP_DIS
.set LEDDP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LEDDP__MASK, 0x10
.set LEDDP__PORT, 12
.set LEDDP__PRT, CYREG_PRT12_PRT
.set LEDDP__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LEDDP__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LEDDP__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LEDDP__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LEDDP__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LEDDP__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LEDDP__PS, CYREG_PRT12_PS
.set LEDDP__SHIFT, 4
.set LEDDP__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LEDDP__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LEDDP__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LEDDP__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LEDDP__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
