// Seed: 1253930721
module module_0 ();
  assign id_1 = 1;
  always
    wait (id_1) begin : LABEL_0
      begin : LABEL_0
        @(posedge 1'd0) #1 @(1 ? 1 : 1, 1'h0 - id_1 or posedge 1) id_1 <= 1;
        id_1 = 1 << id_1;
      end
    end
  wire id_2;
  reg  id_3;
  assign id_3 = id_1;
  wire id_4;
  assign id_4 = id_2;
  wire id_5;
  assign module_1.id_1 = 0;
  reg id_6;
  assign id_6 = id_1;
  supply1 id_7 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1
    , id_11,
    input uwire id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9
);
  module_0 modCall_1 ();
  id_12(
      id_5
  );
endmodule
