INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultad/ArquitecturaComputadoras/TpFinal/tpFinal.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultad/ArquitecturaComputadoras/TpFinal/tpFinal.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultad/ArquitecturaComputadoras/TpFinal/tpFinal.srcs/sim_IF/new/tb_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_IF
