// Seed: 2310564691
module module_0 (
    input tri  id_0,
    input tri0 id_1
    , id_6, id_7,
    input tri0 id_2,
    input tri  id_3,
    input wor  id_4
);
  assign id_7 = id_0 ? id_7 : id_4;
  uwire id_8 = id_4 || -1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd84
) (
    input  wor  id_0,
    output wor  id_1,
    input  tri  id_2,
    input  wire id_3
);
  genvar id_5;
  reg   id_6;
  logic _id_7 = id_3;
  final
    @(posedge 1 or negedge id_0 - id_7) @(posedge -1 or posedge "") @(1 or posedge id_5) id_6 <= 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0
  );
  wire [1 : id_7] id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
