11013_OpenABC_leaf_level_verilog_gf12_ariane133_pipe_reg_simple_Depth0.v
11017_OpenABC_leaf_level_verilog_gf12_ariane133_re_name.v
11054_OpenABC_leaf_level_verilog_gf12_ariane_pipe_reg_simple_Depth0.v
11058_OpenABC_leaf_level_verilog_gf12_ariane_re_name.v
11092_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1f_128.v
11095_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_7_62.v
11113_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1f.v
11116_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_7.v
11197_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.v
11295_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p3_els_p3.v
11296_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p5_els_p5.v
11305_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_1f.v
11308_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_7.v
11317_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_11.v
11336_OpenABC_leaf_level_verilog_gf12_coyote_ClientTileLinkEnqueuer.v
11337_OpenABC_leaf_level_verilog_gf12_coyote_ClientTileLinkIOWrapper_0.v
11338_OpenABC_leaf_level_verilog_gf12_coyote_ClientTileLinkIOWrapper_1.v
11343_OpenABC_leaf_level_verilog_gf12_coyote_FlowThroughSerializer.v
11373_OpenABC_leaf_level_verilog_gf12_coyote_NastiArbiter.v
11374_OpenABC_leaf_level_verilog_gf12_coyote_ProbeUnit.v
11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.v
11410_OpenABC_leaf_level_verilog_gf12_coyote_SCRFile.v
11579_OpenABC_leaf_level_verilog_nangate45_ariane133_pipe_reg_simple_Depth0.v
11583_OpenABC_leaf_level_verilog_nangate45_ariane133_re_name.v
11620_OpenABC_leaf_level_verilog_nangate45_ariane136_pipe_reg_simple_Depth0.v
11624_OpenABC_leaf_level_verilog_nangate45_ariane136_re_name.v
11888_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_1f_128.v
11891_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_7_62.v
11913_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_1f.v
11916_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_7.v
11997_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.v
12096_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_transpose_width_p3_els_p3.v
12097_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_transpose_width_p5_els_p5.v
12106_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_1f.v
12109_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_7.v
12251_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_pipe_reg_simple_Depth0.v
12255_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_re_name.v
12401_OpenABC_leaf_level_verilog_tsmc65lp_ariane_pipe_reg_simple_Depth0.v
12405_OpenABC_leaf_level_verilog_tsmc65lp_ariane_re_name.v
12647_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_11.v
12666_OpenABC_leaf_level_verilog_tsmc65lp_coyote_ClientTileLinkEnqueuer.v
12667_OpenABC_leaf_level_verilog_tsmc65lp_coyote_ClientTileLinkIOWrapper_0.v
12668_OpenABC_leaf_level_verilog_tsmc65lp_coyote_ClientTileLinkIOWrapper_1.v
12673_OpenABC_leaf_level_verilog_tsmc65lp_coyote_FlowThroughSerializer.v
12703_OpenABC_leaf_level_verilog_tsmc65lp_coyote_NastiArbiter.v
12704_OpenABC_leaf_level_verilog_tsmc65lp_coyote_ProbeUnit.v
12725_OpenABC_leaf_level_verilog_tsmc65lp_coyote_RRArbiter_0.v
12740_OpenABC_leaf_level_verilog_tsmc65lp_coyote_SCRFile.v
12865_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_width_p32.v
12903_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p1_els_p2.v
12904_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p2_els_p1.v
15342_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_splitter.v
15363_OpenIRV_SW_FPGA_OIRVBOOT_src_hdl_GPIO_gpio_splitter.v
19574_SparkRoad-V_demo_1_SwitchLED_switch_LED_tdrtl.v
19844_SparkRoad-V_demo_v_5_6_1_SwitchLED_switch_LED_tdrtl.v
21399_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_array_reverse.json_gold.v
21406_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_buf.json_gold.v
21418_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_to_axi_rx.json_gold.v
21426_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_clkbuf.json_gold.v
21482_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fifo_1r1w_narrowed.json_gold.v
21490_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_flatten_2D_array.json_gold.v
21492_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_flow_convert.json_gold.v
21520_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_hash_bank.json_gold.v
21522_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_hash_bank_reverse.json_gold.v
21546_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_make_2D_array.json_gold.v
21548_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mul_array.json_gold.v
21554_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mux.json_gold.v
21578_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_permute_box.json_gold.v
21622_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_transpose.json_gold.v
21645_USB-PD-3.1-Verilog_td_fpga_pd_3P1_src_crc32.v
21664_USB-PD-3.1-Verilog_td_fpga_pd_buff_src_crc32.v
21680_USB-PD-3.1-Verilog_td_fpga_pd_src_crc32.v
22067_VerilogDocGen_data_verilog_eval_human_vectorr.v
2269_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_serial_m_lfs_XOR.v
22839_aes_src_ShiftRows.v
25312_apio-examples_iCE40-HX1K-EVB_leds_leds.v
25313_apio-examples_iCE40-HX8K-EVB_leds_leds.v
28100_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6J2.v
28101_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6PM.v
28127_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6J2.v
28128_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6PM.v
28132_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6X9.v
28133_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6ZP.v
29262_fast_lib_hardware_platform_NetMagic08_ddr2_alt_ddrx_state_machine.v
29433_fast_projects_SDTS_example_hw-src_ddr2_alt_ddrx_state_machine.v
30859_iob-soc_submodules_LIB_hardware_modules_iob_reverse_hardware_src_iob_reverse.v
33741_jelly_rtl_v1_image_jelly_img_pixel_buffer.v
3441_Design-and-ASIC-Implementation-of-32-Point-FFT-Processor_Pnr_output_FFT.v
3460_DetectHumanFaces_hardware_core_cortexm3ds_logic.v
38419_nysa-verilog_verilog_wishbone_common_wb_mem_2_ppfifo_rtl_wb_mem_2_ppfifo.v
38815_oh_stdlib_rtl_oh_bitreverse.v
39306_openc906_C906_RTL_FACTORY_gen_rtl_plic_rtl_plic_granu_arb.v
39728_openc910_C910_RTL_FACTORY_gen_rtl_plic_rtl_plic_granu_arb.v
4058_Digital-IDE_IP_repo_adi_common_ad_perfect_shuffle.v
4089_Digital-IDE_IP_repo_adi_intel_avl_adxcvr_octet_swap_avl_adxcvr_octet_swap.v
4125_Digital-IDE_IP_repo_adi_jesd204_jesd204_common_jesd204_scrambler.v
4296_Digital-IDE_lib_com_Hardware_Soc_Cortex_M3_cortexm3ds_logic.v
4372_Digital-IDE_lib_common_Soc_Cortex_M3_cortexm3ds_logic.v
45059_synlig_tests_bsg_micro_designs_results_bsg_array_reverse.json_gold.v
45066_synlig_tests_bsg_micro_designs_results_bsg_buf.json_gold.v
45078_synlig_tests_bsg_micro_designs_results_bsg_cache_to_axi_rx.json_gold.v
45086_synlig_tests_bsg_micro_designs_results_bsg_clkbuf.json_gold.v
45142_synlig_tests_bsg_micro_designs_results_bsg_fifo_1r1w_narrowed.json_gold.v
45150_synlig_tests_bsg_micro_designs_results_bsg_flatten_2D_array.json_gold.v
45152_synlig_tests_bsg_micro_designs_results_bsg_flow_convert.json_gold.v
45180_synlig_tests_bsg_micro_designs_results_bsg_hash_bank.json_gold.v
45182_synlig_tests_bsg_micro_designs_results_bsg_hash_bank_reverse.json_gold.v
45206_synlig_tests_bsg_micro_designs_results_bsg_make_2D_array.json_gold.v
45208_synlig_tests_bsg_micro_designs_results_bsg_mul_array.json_gold.v
45214_synlig_tests_bsg_micro_designs_results_bsg_mux.json_gold.v
45238_synlig_tests_bsg_micro_designs_results_bsg_permute_box.json_gold.v
45282_synlig_tests_bsg_micro_designs_results_bsg_transpose.json_gold.v
47858_verilog-doc_HDLBits_Verilog_Language_Vectors_vector2.v
47863_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorr.v
488_2dconv-FPGA_src_TEST_MEM_CONV_FMS_verliog_Conv.v
498_2dconv-FPGA_src_TEST_MEM_CONV_Verilog_Conv.v
504_2dconv-FPGA_src_verilog_Modules_Convolutor_Convolutor.v
7829_HDLBits_02_Verilog_Language_02_Vectors_03_Vector_part_select.v
8728_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_synthesis_submodules_bitswap_qsys.v
8793_LimeSDR-PCIe_GW_lms_ctr_synthesis_submodules_bitswap_qsys.v
8854_LimeSDR-USB_GW_lms_ctr_synthesis_submodules_bitswap_qsys.v
