// Seed: 3126424276
module module_0 #(
    parameter id_7 = 32'd17
);
  reg id_1 = -1, id_2 = 1'h0, id_3 = id_1, id_4 = 1;
  assign id_1 = -1;
  wire  id_5 = id_5;
  logic id_6;
  for (_id_7 = -1; -1; id_4 = id_7) assign id_6 = id_2;
  wand [-1 'b0 : -1 'b0] id_8 = 1'h0, id_9 = -1, id_10 = 1;
  wire id_11 = (1);
  wire [id_7 : -1  -  -1] id_12 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12[1 : -1],
    input wire id_13
);
  logic id_15;
  localparam id_16 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_6 = -1'b0 < id_10;
  wire  id_17;
  logic id_18 = id_15;
endmodule
