============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:37:03 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6289 instances
RUN-0007 : 2473 luts, 2235 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7435 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4951 nets have 2 pins
RUN-1001 : 1557 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6287 instances, 2473 luts, 2235 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29719, tnet num: 7433, tinst num: 6287, tnode num: 37065, tedge num: 49043.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.241223s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (99.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.385921s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86167e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6287.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.26369e+06, overlap = 47.75
PHY-3002 : Step(2): len = 1.08575e+06, overlap = 51.75
PHY-3002 : Step(3): len = 603215, overlap = 72.0938
PHY-3002 : Step(4): len = 543867, overlap = 80.1562
PHY-3002 : Step(5): len = 420909, overlap = 99.9688
PHY-3002 : Step(6): len = 375877, overlap = 117.75
PHY-3002 : Step(7): len = 333119, overlap = 121.531
PHY-3002 : Step(8): len = 309829, overlap = 149.344
PHY-3002 : Step(9): len = 276666, overlap = 186.812
PHY-3002 : Step(10): len = 242456, overlap = 217.562
PHY-3002 : Step(11): len = 227823, overlap = 224.531
PHY-3002 : Step(12): len = 208647, overlap = 257.375
PHY-3002 : Step(13): len = 197296, overlap = 274.625
PHY-3002 : Step(14): len = 182652, overlap = 286.344
PHY-3002 : Step(15): len = 175953, overlap = 300.219
PHY-3002 : Step(16): len = 171785, overlap = 309.312
PHY-3002 : Step(17): len = 163085, overlap = 320.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.28894e-06
PHY-3002 : Step(18): len = 173857, overlap = 266.562
PHY-3002 : Step(19): len = 181568, overlap = 257.281
PHY-3002 : Step(20): len = 182132, overlap = 223.438
PHY-3002 : Step(21): len = 191107, overlap = 197.031
PHY-3002 : Step(22): len = 194330, overlap = 162.062
PHY-3002 : Step(23): len = 198311, overlap = 144
PHY-3002 : Step(24): len = 198058, overlap = 118.625
PHY-3002 : Step(25): len = 191463, overlap = 134.281
PHY-3002 : Step(26): len = 188769, overlap = 122.281
PHY-3002 : Step(27): len = 188395, overlap = 116.75
PHY-3002 : Step(28): len = 178889, overlap = 100.312
PHY-3002 : Step(29): len = 177968, overlap = 98.5
PHY-3002 : Step(30): len = 172755, overlap = 99.1562
PHY-3002 : Step(31): len = 171595, overlap = 97.5312
PHY-3002 : Step(32): len = 168687, overlap = 102.656
PHY-3002 : Step(33): len = 165813, overlap = 93.8438
PHY-3002 : Step(34): len = 162885, overlap = 88.875
PHY-3002 : Step(35): len = 162074, overlap = 89.5625
PHY-3002 : Step(36): len = 161189, overlap = 88.5938
PHY-3002 : Step(37): len = 156771, overlap = 87.125
PHY-3002 : Step(38): len = 156491, overlap = 88.9062
PHY-3002 : Step(39): len = 155888, overlap = 88.4375
PHY-3002 : Step(40): len = 155700, overlap = 92.4375
PHY-3002 : Step(41): len = 155023, overlap = 95.875
PHY-3002 : Step(42): len = 153055, overlap = 96.0625
PHY-3002 : Step(43): len = 153328, overlap = 89.2812
PHY-3002 : Step(44): len = 152214, overlap = 74.3125
PHY-3002 : Step(45): len = 151518, overlap = 71.5938
PHY-3002 : Step(46): len = 151644, overlap = 70.8125
PHY-3002 : Step(47): len = 151455, overlap = 73.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65779e-05
PHY-3002 : Step(48): len = 151165, overlap = 71.0312
PHY-3002 : Step(49): len = 151589, overlap = 70.3125
PHY-3002 : Step(50): len = 151724, overlap = 68.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31558e-05
PHY-3002 : Step(51): len = 155718, overlap = 58.5312
PHY-3002 : Step(52): len = 156918, overlap = 60.7188
PHY-3002 : Step(53): len = 159109, overlap = 62.1562
PHY-3002 : Step(54): len = 159690, overlap = 61.0938
PHY-3002 : Step(55): len = 159184, overlap = 63.0312
PHY-3002 : Step(56): len = 159463, overlap = 65.5938
PHY-3002 : Step(57): len = 162937, overlap = 68.6562
PHY-3002 : Step(58): len = 165457, overlap = 67.4375
PHY-3002 : Step(59): len = 169859, overlap = 69.1562
PHY-3002 : Step(60): len = 172553, overlap = 69.625
PHY-3002 : Step(61): len = 172279, overlap = 68.625
PHY-3002 : Step(62): len = 172302, overlap = 69.9062
PHY-3002 : Step(63): len = 172453, overlap = 62.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.63116e-05
PHY-3002 : Step(64): len = 172772, overlap = 59.4375
PHY-3002 : Step(65): len = 172802, overlap = 57.75
PHY-3002 : Step(66): len = 173000, overlap = 55.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015333s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (203.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220000, over cnt = 855(2%), over = 4276, worst = 42
PHY-1001 : End global iterations;  0.374267s wall, 0.609375s user + 0.125000s system = 0.734375s CPU (196.2%)

PHY-1001 : Congestion index: top1 = 60.32, top5 = 43.49, top10 = 34.73, top15 = 29.28.
PHY-3001 : End congestion estimation;  0.486902s wall, 0.718750s user + 0.125000s system = 0.843750s CPU (173.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169696s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15382e-06
PHY-3002 : Step(67): len = 182086, overlap = 93.5312
PHY-3002 : Step(68): len = 182609, overlap = 97.2812
PHY-3002 : Step(69): len = 171373, overlap = 110.562
PHY-3002 : Step(70): len = 170833, overlap = 108.031
PHY-3002 : Step(71): len = 165836, overlap = 109.906
PHY-3002 : Step(72): len = 165471, overlap = 109.781
PHY-3002 : Step(73): len = 160857, overlap = 107.25
PHY-3002 : Step(74): len = 160813, overlap = 106
PHY-3002 : Step(75): len = 161745, overlap = 100.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.30764e-06
PHY-3002 : Step(76): len = 159725, overlap = 101.688
PHY-3002 : Step(77): len = 159609, overlap = 101.469
PHY-3002 : Step(78): len = 159463, overlap = 102.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66153e-05
PHY-3002 : Step(79): len = 162567, overlap = 88.6562
PHY-3002 : Step(80): len = 162840, overlap = 88.4062
PHY-3002 : Step(81): len = 169401, overlap = 88.875
PHY-3002 : Step(82): len = 170233, overlap = 89.125
PHY-3002 : Step(83): len = 173220, overlap = 71.1562
PHY-3002 : Step(84): len = 175868, overlap = 67.0312
PHY-3002 : Step(85): len = 178843, overlap = 59.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.32306e-05
PHY-3002 : Step(86): len = 178215, overlap = 53.875
PHY-3002 : Step(87): len = 178461, overlap = 55.3125
PHY-3002 : Step(88): len = 182114, overlap = 57.4375
PHY-3002 : Step(89): len = 184312, overlap = 53.9062
PHY-3002 : Step(90): len = 185110, overlap = 44.6875
PHY-3002 : Step(91): len = 186279, overlap = 45.5625
PHY-3002 : Step(92): len = 184814, overlap = 44.0625
PHY-3002 : Step(93): len = 184809, overlap = 44.875
PHY-3002 : Step(94): len = 184621, overlap = 45.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.64611e-05
PHY-3002 : Step(95): len = 187647, overlap = 44.0312
PHY-3002 : Step(96): len = 188177, overlap = 43.8438
PHY-3002 : Step(97): len = 197784, overlap = 45.0312
PHY-3002 : Step(98): len = 200311, overlap = 44.6562
PHY-3002 : Step(99): len = 201115, overlap = 43.625
PHY-3002 : Step(100): len = 198284, overlap = 44.5938
PHY-3002 : Step(101): len = 198133, overlap = 44.5938
PHY-3002 : Step(102): len = 196768, overlap = 41.8125
PHY-3002 : Step(103): len = 197392, overlap = 45.4375
PHY-3002 : Step(104): len = 193706, overlap = 45.9375
PHY-3002 : Step(105): len = 193741, overlap = 45.625
PHY-3002 : Step(106): len = 193486, overlap = 43.0312
PHY-3002 : Step(107): len = 193486, overlap = 43.0312
PHY-3002 : Step(108): len = 193030, overlap = 43.0312
PHY-3002 : Step(109): len = 193043, overlap = 42.4688
PHY-3002 : Step(110): len = 193043, overlap = 42.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132922
PHY-3002 : Step(111): len = 200115, overlap = 35.875
PHY-3002 : Step(112): len = 200756, overlap = 34.7188
PHY-3002 : Step(113): len = 202801, overlap = 26.9375
PHY-3002 : Step(114): len = 203318, overlap = 24.8438
PHY-3002 : Step(115): len = 210029, overlap = 14.625
PHY-3002 : Step(116): len = 209486, overlap = 11.0938
PHY-3002 : Step(117): len = 209725, overlap = 10.5312
PHY-3002 : Step(118): len = 208069, overlap = 10.5
PHY-3002 : Step(119): len = 207902, overlap = 9.28125
PHY-3002 : Step(120): len = 205468, overlap = 8.5
PHY-3002 : Step(121): len = 204996, overlap = 7.96875
PHY-3002 : Step(122): len = 205087, overlap = 9.03125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000265845
PHY-3002 : Step(123): len = 207204, overlap = 4.4375
PHY-3002 : Step(124): len = 208186, overlap = 4.15625
PHY-3002 : Step(125): len = 212992, overlap = 2.28125
PHY-3002 : Step(126): len = 216259, overlap = 1.3125
PHY-3002 : Step(127): len = 217468, overlap = 1
PHY-3002 : Step(128): len = 218181, overlap = 1
PHY-3002 : Step(129): len = 218742, overlap = 0.5
PHY-3002 : Step(130): len = 218675, overlap = 0.25
PHY-3002 : Step(131): len = 218795, overlap = 0.6875
PHY-3002 : Step(132): len = 217291, overlap = 0.8125
PHY-3002 : Step(133): len = 216381, overlap = 0.5
PHY-3002 : Step(134): len = 215321, overlap = 3.75
PHY-3002 : Step(135): len = 214509, overlap = 4.1875
PHY-3002 : Step(136): len = 214192, overlap = 4.6875
PHY-3002 : Step(137): len = 213830, overlap = 4.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000531689
PHY-3002 : Step(138): len = 215213, overlap = 4.375
PHY-3002 : Step(139): len = 216238, overlap = 4.4375
PHY-3002 : Step(140): len = 218723, overlap = 3.75
PHY-3002 : Step(141): len = 221060, overlap = 3.875
PHY-3002 : Step(142): len = 222762, overlap = 3.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00106338
PHY-3002 : Step(143): len = 223862, overlap = 4.3125
PHY-3002 : Step(144): len = 225145, overlap = 4.3125
PHY-3002 : Step(145): len = 228586, overlap = 4.5
PHY-3002 : Step(146): len = 232451, overlap = 2.25
PHY-3002 : Step(147): len = 233947, overlap = 2.75
PHY-3002 : Step(148): len = 235115, overlap = 2.75
PHY-3002 : Step(149): len = 235822, overlap = 2.5625
PHY-3002 : Step(150): len = 236139, overlap = 2.5625
PHY-3002 : Step(151): len = 236034, overlap = 2.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 276032, over cnt = 991(2%), over = 3807, worst = 28
PHY-1001 : End global iterations;  0.390407s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (196.1%)

PHY-1001 : Congestion index: top1 = 47.50, top5 = 35.41, top10 = 30.26, top15 = 27.01.
PHY-3001 : End congestion estimation;  0.513071s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (170.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.187152s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100367
PHY-3002 : Step(152): len = 234779, overlap = 76.5938
PHY-3002 : Step(153): len = 235624, overlap = 64.9688
PHY-3002 : Step(154): len = 232148, overlap = 53.5625
PHY-3002 : Step(155): len = 231110, overlap = 48.7188
PHY-3002 : Step(156): len = 226724, overlap = 43.5938
PHY-3002 : Step(157): len = 226500, overlap = 40.0625
PHY-3002 : Step(158): len = 226300, overlap = 43.4688
PHY-3002 : Step(159): len = 224268, overlap = 46.7812
PHY-3002 : Step(160): len = 222780, overlap = 45.6562
PHY-3002 : Step(161): len = 219975, overlap = 44.3438
PHY-3002 : Step(162): len = 219015, overlap = 43.5312
PHY-3002 : Step(163): len = 217367, overlap = 38.875
PHY-3002 : Step(164): len = 217189, overlap = 42.625
PHY-3002 : Step(165): len = 216148, overlap = 39.125
PHY-3002 : Step(166): len = 216147, overlap = 39.3125
PHY-3002 : Step(167): len = 215455, overlap = 39.2812
PHY-3002 : Step(168): len = 215512, overlap = 38.8438
PHY-3002 : Step(169): len = 215729, overlap = 39.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000200735
PHY-3002 : Step(170): len = 219700, overlap = 36.8438
PHY-3002 : Step(171): len = 221277, overlap = 36.6562
PHY-3002 : Step(172): len = 223511, overlap = 33.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000399474
PHY-3002 : Step(173): len = 225660, overlap = 31.4688
PHY-3002 : Step(174): len = 227397, overlap = 30.375
PHY-3002 : Step(175): len = 229445, overlap = 30.0938
PHY-3002 : Step(176): len = 231985, overlap = 27.5312
PHY-3002 : Step(177): len = 234332, overlap = 24.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29719, tnet num: 7433, tinst num: 6287, tnode num: 37065, tedge num: 49043.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211650s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.3%)

RUN-1004 : used memory is 313 MB, reserved memory is 295 MB, peak memory is 326 MB
OPT-1001 : Total overflow 214.78 peak overflow 1.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 284/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290128, over cnt = 1001(2%), over = 3156, worst = 18
PHY-1001 : End global iterations;  0.453646s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (175.7%)

PHY-1001 : Congestion index: top1 = 40.71, top5 = 32.84, top10 = 28.45, top15 = 25.79.
PHY-1001 : End incremental global routing;  0.576376s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (159.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186673s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.889279s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (138.8%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 326.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5878/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290128, over cnt = 1001(2%), over = 3156, worst = 18
PHY-1002 : len = 303224, over cnt = 518(1%), over = 1270, worst = 15
PHY-1002 : len = 310520, over cnt = 134(0%), over = 316, worst = 8
PHY-1002 : len = 312368, over cnt = 36(0%), over = 92, worst = 7
PHY-1002 : len = 313120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.455032s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (133.9%)

PHY-1001 : Congestion index: top1 = 34.59, top5 = 28.97, top10 = 25.92, top15 = 23.95.
OPT-1001 : End congestion update;  0.566705s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (126.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137016s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.703874s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (122.1%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 326.
OPT-1001 : End physical optimization;  2.862021s wall, 3.328125s user + 0.015625s system = 3.343750s CPU (116.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2473 LUT to BLE ...
SYN-4008 : Packed 2473 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 533 SEQ with LUT/SLICE
SYN-4006 : 973 single LUT's are left
SYN-4006 : 563 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3036/5677 primitive instances ...
PHY-3001 : End packing;  0.296067s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3298 instances
RUN-1001 : 1563 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6369 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3847 nets have 2 pins
RUN-1001 : 1581 nets have [3 - 5] pins
RUN-1001 : 780 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3296 instances, 3126 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1069 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 235261, Over = 55
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3206/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302352, over cnt = 388(1%), over = 559, worst = 5
PHY-1002 : len = 303896, over cnt = 241(0%), over = 310, worst = 4
PHY-1002 : len = 305584, over cnt = 129(0%), over = 165, worst = 3
PHY-1002 : len = 307272, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 307400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.503916s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (142.6%)

PHY-1001 : Congestion index: top1 = 34.31, top5 = 28.21, top10 = 24.99, top15 = 22.94.
PHY-3001 : End congestion estimation;  0.642493s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (133.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6367, tinst num: 3296, tnode num: 31166, tedge num: 44503.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.299382s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.8%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.471717s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.03516e-05
PHY-3002 : Step(178): len = 227379, overlap = 53.5
PHY-3002 : Step(179): len = 223506, overlap = 55
PHY-3002 : Step(180): len = 212693, overlap = 57.75
PHY-3002 : Step(181): len = 209825, overlap = 57.5
PHY-3002 : Step(182): len = 209274, overlap = 60.5
PHY-3002 : Step(183): len = 207393, overlap = 62.75
PHY-3002 : Step(184): len = 206741, overlap = 67.25
PHY-3002 : Step(185): len = 206386, overlap = 70.25
PHY-3002 : Step(186): len = 205746, overlap = 64.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.07032e-05
PHY-3002 : Step(187): len = 209700, overlap = 54.75
PHY-3002 : Step(188): len = 211628, overlap = 53
PHY-3002 : Step(189): len = 217139, overlap = 49.25
PHY-3002 : Step(190): len = 216671, overlap = 48
PHY-3002 : Step(191): len = 216671, overlap = 48
PHY-3002 : Step(192): len = 215876, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121406
PHY-3002 : Step(193): len = 226669, overlap = 40
PHY-3002 : Step(194): len = 229200, overlap = 36.75
PHY-3002 : Step(195): len = 229181, overlap = 35
PHY-3002 : Step(196): len = 229220, overlap = 36
PHY-3002 : Step(197): len = 228628, overlap = 35.5
PHY-3002 : Step(198): len = 229452, overlap = 35.75
PHY-3002 : Step(199): len = 229452, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.773260s wall, 0.625000s user + 1.265625s system = 1.890625s CPU (244.5%)

PHY-3001 : Trial Legalized: Len = 251716
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 340/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311280, over cnt = 536(1%), over = 890, worst = 9
PHY-1002 : len = 314288, over cnt = 303(0%), over = 439, worst = 8
PHY-1002 : len = 317432, over cnt = 109(0%), over = 157, worst = 7
PHY-1002 : len = 319208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 319240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.884625s wall, 1.250000s user + 0.140625s system = 1.390625s CPU (157.2%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 28.23, top10 = 25.48, top15 = 23.67.
PHY-3001 : End congestion estimation;  1.036199s wall, 1.390625s user + 0.140625s system = 1.531250s CPU (147.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168731s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.98888e-05
PHY-3002 : Step(200): len = 242878, overlap = 1.25
PHY-3002 : Step(201): len = 236527, overlap = 7.75
PHY-3002 : Step(202): len = 233409, overlap = 10.25
PHY-3002 : Step(203): len = 232285, overlap = 12
PHY-3002 : Step(204): len = 231683, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 238975, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.3%)

PHY-3001 : 32 instances has been re-located, deltaX = 4, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 239445, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6367, tinst num: 3296, tnode num: 31166, tedge num: 44503.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.341588s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 330 MB, reserved memory is 313 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2526/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305944, over cnt = 469(1%), over = 724, worst = 7
PHY-1002 : len = 308816, over cnt = 259(0%), over = 343, worst = 5
PHY-1002 : len = 312136, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 312320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 312384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.649876s wall, 1.031250s user + 0.093750s system = 1.125000s CPU (173.1%)

PHY-1001 : Congestion index: top1 = 32.52, top5 = 28.06, top10 = 25.28, top15 = 23.39.
PHY-1001 : End incremental global routing;  0.792497s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (161.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175007s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.090253s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (144.7%)

OPT-1001 : Current memory(MB): used = 334, reserve = 316, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5344/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 312384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040269s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 32.52, top5 = 28.06, top10 = 25.28, top15 = 23.39.
OPT-1001 : End congestion update;  0.163864s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124232s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.6%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.288240s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.6%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125331s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5344/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 312384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.8%)

PHY-1001 : Congestion index: top1 = 32.52, top5 = 28.06, top10 = 25.28, top15 = 23.39.
PHY-1001 : End incremental global routing;  0.165360s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160994s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5344/6369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 312384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042224s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 32.52, top5 = 28.06, top10 = 25.28, top15 = 23.39.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121556s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.510714s wall, 3.906250s user + 0.093750s system = 4.000000s CPU (113.9%)

RUN-1003 : finish command "place" in  21.193328s wall, 36.546875s user + 9.312500s system = 45.859375s CPU (216.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 290 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3298 instances
RUN-1001 : 1563 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6369 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3847 nets have 2 pins
RUN-1001 : 1581 nets have [3 - 5] pins
RUN-1001 : 780 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6367, tinst num: 3296, tnode num: 31166, tedge num: 44503.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.288623s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.4%)

RUN-1004 : used memory is 323 MB, reserved memory is 306 MB, peak memory is 360 MB
PHY-1001 : 1563 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 294568, over cnt = 602(1%), over = 1032, worst = 9
PHY-1002 : len = 298736, over cnt = 407(1%), over = 582, worst = 9
PHY-1002 : len = 302032, over cnt = 228(0%), over = 308, worst = 4
PHY-1002 : len = 305624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.800968s wall, 1.187500s user + 0.156250s system = 1.343750s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 33.19, top5 = 28.25, top10 = 25.22, top15 = 23.24.
PHY-1001 : End global routing;  0.935165s wall, 1.328125s user + 0.156250s system = 1.484375s CPU (158.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 338, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 598, peak = 612.
PHY-1001 : End build detailed router design. 3.935161s wall, 3.890625s user + 0.046875s system = 3.937500s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.222295s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.229073s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2485 net; 2.337189s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (100.3%)

PHY-1022 : len = 819872, over cnt = 160(0%), over = 160, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 649, reserve = 636, peak = 649.
PHY-1001 : End initial routed; 10.434992s wall, 17.546875s user + 0.140625s system = 17.687500s CPU (169.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.632580s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End phase 2; 12.067640s wall, 19.187500s user + 0.140625s system = 19.328125s CPU (160.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 819872, over cnt = 160(0%), over = 160, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 817752, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.200787s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (124.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 817832, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.058203s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 817856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.051880s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.620038s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.742498s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End phase 3; 2.857724s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (102.2%)

PHY-1003 : Routed, final wirelength = 817856
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.023112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.6%)

PHY-1001 : End detail routing;  23.390522s wall, 30.531250s user + 0.187500s system = 30.718750s CPU (131.3%)

RUN-1003 : finish command "route" in  25.875699s wall, 33.406250s user + 0.343750s system = 33.750000s CPU (130.4%)

RUN-1004 : used memory is 650 MB, reserved memory is 638 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5385   out of  19600   27.47%
#reg                     2238   out of  19600   11.42%
#le                      5948
  #lut only              3710   out of   5948   62.37%
  #reg only               563   out of   5948    9.47%
  #lut&reg               1675   out of   5948   28.16%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                    995
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                 183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                 44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                 36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_48.q0                         24
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                         18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0            10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/out_frame_clken_imy_reg_syn_25.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                     8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5948   |3976    |1409    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |758    |496     |161     |394     |2       |0       |
|    command1                          |command                                    |53     |52      |0       |44      |0       |0       |
|    control1                          |control_interface                          |99     |62      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |80      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |80      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |32      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |25      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |59      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |59      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |43     |21      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |26     |20      |0       |26      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |585    |572     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |174    |174     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |98     |47      |17      |61      |0       |0       |
|  u_image_process                     |image_process                              |4126   |2546    |1168    |1595    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |115     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |110     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |109     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |104     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |931    |646     |249     |242     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |740    |429     |235     |280     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |504    |304     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |125     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |733    |428     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |236    |121     |45      |147     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |740    |429     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |238    |117     |45      |148     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |75     |24      |14      |49      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |370    |207     |92      |173     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |151    |102     |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |219    |105     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |67     |67      |0       |37      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |173    |151     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3766  
    #2          2       692   
    #3          3       576   
    #4          4       260   
    #5        5-10      792   
    #6        11-50     122   
    #7       51-100      11   
    #8       101-500     2    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3296
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6369, pip num: 59199
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3038 valid insts, and 182612 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.559831s wall, 69.781250s user + 0.875000s system = 70.656250s CPU (1270.8%)

RUN-1004 : used memory is 649 MB, reserved memory is 641 MB, peak memory is 833 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_173703.log"
