{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.731575",
   "Default View_TopLeft":"98,1025",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"BRAM for Fabric Configuration",
   "comment_1":"AXI BRAM Controller for Fabric Configuration",
   "comment_2":"CSI Output BRAM",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"#ffffff",
   "fillcolor_comment_1":"#ffffff",
   "fillcolor_comment_2":"#ffffff",
   "font_comment_0":"9",
   "font_comment_1":"9",
   "font_comment_2":"13",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2080 -y 1370 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2080 -y 1390 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 6 -x 2080 -y 1530 -defaultsOSRD
preplace port ADC_DATA_CLK -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port ADC_DATA_VALID -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port ADC_DATA_EOF -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port ADC_FIFO_RESET -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port CFG_BRAM_ENB -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port CFG_BRAM_CLKB -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port CFG_BRAM_RSTB -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port CFG_BRAM_BUSYB -pg 1 -lvl 6 -x 2080 -y 610 -defaultsOSRD
preplace port ACQ_RUN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port ACQ_ABORT -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port ACQ_TRIG_MASK -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port ACQ_TRIG_RST -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port ACQ_DEPTH_MUX -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port ACQ_AXI_RUN -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port TRIGGER_IN -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port ACQ_DONE -pg 1 -lvl 6 -x 2080 -y 340 -defaultsOSRD
preplace port ACQ_HAVE_TRIG -pg 1 -lvl 6 -x 2080 -y 360 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 6 -x 2080 -y 420 -defaultsOSRD
preplace port ACQ_DATA_LOSS -pg 1 -lvl 6 -x 2080 -y 380 -defaultsOSRD
preplace port FABCFG_COMMIT_MON -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port FABCFG_DONE_MON -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port CSI_BRAM_CLKB -pg 1 -lvl 0 -x 0 -y 1590 -defaultsOSRD
preplace port CSI_BRAM_ENB -pg 1 -lvl 0 -x 0 -y 1610 -defaultsOSRD
preplace port CSI_MON_LPD0N -pg 1 -lvl 0 -x 0 -y 1550 -defaultsOSRD
preplace port CSI_MON_LPD0P -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port CSI_MON_LPD1P -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port CSI_MON_LPD1N -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace port CSI_MON_LPCLKN -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace port CSI_MON_LPCLKP -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace port CSI_MON_LPD0N1 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port CSI_MON_LPD0P1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_SLEEP -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_START_LINES -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_START_FRAME -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_END_FRAME -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_STOP -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace port CSI_MON_EM_MIPI_DONE -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 6 -x 2080 -y 990 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 6 -x 2080 -y 1010 -defaultsOSRD
preplace port CSI_MON_MIPI_BUSY_DBG -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port CSI_MON_MIPI_DONE_DBG -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace port CSI_MON_MIPI_INIT_SHORT_DBG -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace port CSI_MON_MIPI_INIT_LONG_DBG -pg 1 -lvl 0 -x 0 -y 2120 -defaultsOSRD
preplace port CSI_MON_MIPI_INIT_IDLE_DBG -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port CSI_MON_MIPI_DEBUG_STATE_TIMER_RST -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace portBus ADC_BUS -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x 0 -y 2350 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 6 -x 2080 -y 1350 -defaultsOSRD
preplace portBus CFG_BRAM_DINB -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace portBus CFG_BRAM_DOUTB -pg 1 -lvl 6 -x 2080 -y 740 -defaultsOSRD
preplace portBus CFG_BRAM_WEB -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace portBus CFG_BRAM_ADDRB -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus ACQ_DEPTH_A -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus ACQ_DEPTH_B -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace portBus TRIGGER_SUB_WORD -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus TRIGGER_POS -pg 1 -lvl 6 -x 2080 -y 400 -defaultsOSRD
preplace portBus PL_IRQ -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace portBus CSI_BRAM_ADDRB -pg 1 -lvl 0 -x 0 -y 1570 -defaultsOSRD
preplace portBus CSI_BRAM_DOUTB -pg 1 -lvl 6 -x 2080 -y 2340 -defaultsOSRD
preplace portBus CSI_MON_CTRL_STATE_DBG -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace portBus CSI_MON_LINE_COUNT -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace portBus CSI_MON_LINE_BYTE_COUNT -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace portBus CSI_MON_DATA_TYPE -pg 1 -lvl 0 -x 0 -y 2000 -defaultsOSRD
preplace portBus CSI_MON_MIPI_DEBUG_TX_SIZE -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace portBus CSI_MON_MIPI_DEBUG_STATE -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace portBus CSI_MON_MIPI_DEBUG_STATE_TIMER -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace portBus CSI_MON_MIPI_DEBUG_STATE_TIMER2 -pg 1 -lvl 0 -x 0 -y 2220 -defaultsOSRD
preplace portBus CSI_MON_MIPI_DEBUG_DATA_MUX_OUT -pg 1 -lvl 0 -x 0 -y 2260 -defaultsOSRD
preplace portBus CSI_MON_MIPI_CTRL_BRAM_BASE -pg 1 -lvl 0 -x 0 -y 2280 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 1 -x 190 -y 1300 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1790 -y 1430 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1350 -y 1020 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 3 -x 940 -y 930 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 540 -y 1180 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1350 -y 1220 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1790 -y 600 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -x 1350 -y 1440 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 2 -x 540 -y 1420 -defaultsOSRD -orient R180
preplace inst blk_mem_gen_1 -pg 1 -lvl 2 -x 540 -y 1660 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1790 -y 1980 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1790 -y 1010 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 3 -x 940 -y 1190 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 5 -x 1790 -y 240 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 1200 380 1320 720 1340 1200 1370 1550 1610 2060
preplace netloc ADC_BUS_1 1 0 5 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 1 4 360 1340 700 1350 1180 1350 1510
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 1510 NJ 1510 NJ 1510 NJ 1510 1540J 1620 2020
preplace netloc EMIO_I_1 1 0 6 NJ 2350 NJ 2350 NJ 2350 NJ 2350 NJ 2350 2040
preplace netloc processing_system7_0_GPIO_O 1 5 1 NJ 1350
preplace netloc xlconcat_1_dout 1 4 1 1510 1440n
preplace netloc axi_dma_s2mm_introut 1 3 1 1150 950n
preplace netloc ADC_DATA_CLK_2 1 0 5 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc ADC_DATA_EOF_1 1 0 5 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc ADC_FIFO_RESET_1 1 0 5 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc ADC_DATA_VALID_1 1 0 5 NJ 120 NJ 120 NJ 120 NJ 120 NJ
preplace netloc CFG_BRAM_WREN_1 1 0 5 NJ 640 NJ 640 NJ 640 NJ 640 NJ
preplace netloc CFG_BRAM_CLKB_1 1 0 5 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc CFG_BRAM_RSTB_1 1 0 5 NJ 660 NJ 660 NJ 660 NJ 660 NJ
preplace netloc CFG_BRAM_DINB_1 1 0 5 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc blk_mem_gen_0_doutb 1 4 2 1560 740 NJ
preplace netloc CFG_BRAM_WEB_1 1 0 5 NJ 680 NJ 680 NJ 680 NJ 680 NJ
preplace netloc CFG_BRAM_ADDR_1 1 0 5 NJ 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc blk_mem_gen_0_rstb_busy 1 5 1 NJ 610
preplace netloc ACQ_RUN_1 1 0 5 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc ACQ_ABORT_1 1 0 5 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc ACQ_TRIG_MASK_1 1 0 5 NJ 220 NJ 220 NJ 220 NJ 220 NJ
preplace netloc ACQ_TRIG_RST_1 1 0 5 NJ 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc ACQ_DEPTH_MUX 1 0 5 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc ACQ_DEPTH_A_1 1 0 5 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc ACQ_DEPTH_B_1 1 0 5 NJ 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc ACQ_AXI_RUN_1 1 0 5 NJ 320 NJ 320 NJ 320 NJ 320 NJ
preplace netloc ACQ_TRIGGER_IN_1 1 0 5 NJ 340 NJ 340 NJ 340 NJ 340 NJ
preplace netloc ACQ_TRIG_WORD_1 1 0 5 NJ 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc adc_axi_streamer_acq_done 1 5 1 NJ 340
preplace netloc adc_axi_streamer_acq_have_trig 1 5 1 NJ 360
preplace netloc adc_axi_streamer_trigger_pos 1 5 1 NJ 400
preplace netloc adc_axi_streamer_trigger_out 1 5 1 NJ 420
preplace netloc axi_dma_s_axis_s2mm_tready 1 2 4 740 790 NJ 790 NJ 790 2020
preplace netloc adc_axi_streamer_m00_axis_tdata 1 2 4 720 760 NJ 760 NJ 760 2050
preplace netloc adc_axi_streamer_m00_axis_tlast 1 2 4 730 770 NJ 770 NJ 770 2040
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 2 4 700 780 NJ 780 NJ 780 2030
preplace netloc adc_axi_streamer_adc_fifo_full 1 5 1 NJ 380
preplace netloc blk_mem_gen_1_doutb 1 1 5 390 1770 NJ 1770 NJ 1770 1540 2340 NJ
preplace netloc CSI_BRAM_ADDRB_1 1 0 5 NJ 1570 360 1520 NJ 1520 NJ 1520 1520
preplace netloc CSI_BRAM_CLKB_1 1 0 5 NJ 1590 370 1530 NJ 1530 NJ 1530 1530
preplace netloc CSI_BRAM_ENB_1 1 0 5 NJ 1610 380 1540 NJ 1540 NJ 1540 1510
preplace netloc PL_IRQ_1 1 0 4 NJ 1500 NJ 1500 NJ 1500 1170J
preplace netloc CSI_MON_LPD0N_1 1 0 5 NJ 1550 NJ 1550 NJ 1550 NJ 1550 1500J
preplace netloc CSI_MON_LPD0P_1 1 0 5 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ
preplace netloc CSI_MON_LPD1P_1 1 0 5 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ
preplace netloc CSI_MON_LPD1N_1 1 0 5 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ
preplace netloc CSI_MON_LPCLKN_1 1 0 5 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ
preplace netloc CSI_MON_LPCLKP_1 1 0 5 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ
preplace netloc CSI_MON_EM_MIPI_START_FRAME_1 1 0 5 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ
preplace netloc CSI_MON_EM_MIPI_START_LINES_1 1 0 5 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ
preplace netloc CSI_MON_EM_MIPI_END_FRAME_1 1 0 5 NJ 1920 NJ 1920 NJ 1920 NJ 1920 NJ
preplace netloc CSI_MON_EM_MIPI_DONE_1 1 0 5 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ
preplace netloc CSI_MON_EM_MIPI_STOP_1 1 0 5 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ
preplace netloc CSI_CTRL_STATE_DBG_1 1 0 5 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ
preplace netloc CSI_MON_LINE_COUNT_1 1 0 5 NJ 1980 NJ 1980 NJ 1980 NJ 1980 NJ
preplace netloc CSI_MON_DATA_TYPE_1 1 0 5 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ
preplace netloc CSI_MON_LINE_BYTE_COUNT_1 1 0 5 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ
preplace netloc clk_wiz_0_clk_out1 1 5 1 NJ 990
preplace netloc clk_wiz_0_clk_out2 1 5 1 NJ 1010
preplace netloc CSI_MON_MIPI_BUSY_DBG_1 1 0 5 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ
preplace netloc CSI_MON_MIPI_DONE_DBG_1 1 0 5 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ
preplace netloc CSI_MON_MIPI_INIT_SHORT_DBG_1 1 0 5 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ
preplace netloc CSI_MON_MIPI_INIT_LONG_DBG_1 1 0 5 NJ 2120 NJ 2120 NJ 2120 NJ 2120 NJ
preplace netloc CSI_MON_MIPI_INIT_IDLE_DBG_1 1 0 5 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ
preplace netloc CSI_MON_MIPI_DEBUG_TX_SIZE_1 1 0 5 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc CSI_MON_MIPI_DEBUG_STATE_1 1 0 5 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ
preplace netloc CSI_MON_MIPI_DEBUG_STATE_TIMER_1 1 0 5 NJ 2200 NJ 2200 NJ 2200 NJ 2200 NJ
preplace netloc CSI_MON_MIPI_DEBUG_STATE_TIMER2_1 1 0 5 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ
preplace netloc CSI_MON_MIPI_DEBUG_STATE_TIMER_RST_1 1 0 5 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc CSI_MON_MIPI_DEBUG_DATA_MUX_OUT_1 1 0 5 NJ 2260 NJ 2260 NJ 2260 NJ 2260 NJ
preplace netloc CSI_MON_MIPI_CTRL_BRAM_BASE_1 1 0 5 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1500 520n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 390 1330 NJ 1330 1170J 1100 NJ 1100 2030
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 1390
preplace netloc adc_axi_streamer_M00_AXIS 1 2 4 710 750 NJ 750 NJ 750 2060
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 690 850n
preplace netloc axi_interconnect_1_M00_AXI 1 3 2 1160J 1340 1520
preplace netloc S00_AXI_1 1 2 4 740 1360 NJ 1360 1540J 1250 2020
preplace netloc axi_interconnect_1_M01_AXI 1 3 1 1140 1000n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 690 1190n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 1 1 390 1420n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1560 1220n
preplace netloc processing_system7_0_DDR 1 5 1 NJ 1370
preplace netloc axi_dma_M_AXI_S2MM 1 3 1 1190 910n
preplace cgraphic comment_2 place bot -66 14 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_1 place top -106 -32 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
preplace cgraphic comment_0 place right 18 -72 textcolor 4 linecolor 3 linewidth 2 fillcolor V,6,1
levelinfo -pg 1 0 190 540 940 1350 1790 2080
pagesize -pg 1 -db -bbox -sgen -380 0 2310 2370
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "linktoobj_comment_0":"/blk_mem_gen_0",
   "linktoobj_comment_1":"/axi_bram_ctrl_0",
   "linktoobj_comment_2":"/blk_mem_gen_1",
   "linktotype_comment_0":"bd_cell",
   "linktotype_comment_1":"bd_cell",
   "linktotype_comment_2":"bd_cell",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """""""""""""""""da_axi4_cnt""""""""""""""""":"21",
   """""""""""""""""da_axi4_s2mm_cnt""""""""""""""""":"1",
   """""""""""""""""da_board_cnt""""""""""""""""":"1",
   """""""""""""""""da_bram_cntlr_cnt""""""""""""""""":"2",
   """""""""""""""""da_clkrst_cnt""""""""""""""""":"25",
   """""""""""""""""da_ps7_cnt""""""""""""""""":"1",
   """""""""""""""da_axi4_cnt""""""""""""""":"4",
   """""""""""""""da_clkrst_cnt""""""""""""""":"4",
   """"""""""""""da_clkrst_cnt"""""""""""""":"1",
   ""da_axi4_cnt"":"1",
   ""da_clkrst_cnt"":"1"
}
{
   "/axi_bram_ctrl_0/comment_1":"comment_1",
   "/blk_mem_gen_0/comment_0":"comment_0",
   "/blk_mem_gen_1/comment_4":"comment_2"
}