Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Jan 30 15:35:57 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_synth/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 f  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_xlnx_clk_gen rise@12.500ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.388ns  (logic 6.706ns (43.579%)  route 8.682ns (56.421%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 10.255 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_269_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.554 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256/CO[3]
                         net (fo=1, unplaced)         0.009     1.563    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_256_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.680 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242/CO[3]
                         net (fo=1, unplaced)         0.000     1.680    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_242_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.797 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223/CO[3]
                         net (fo=1, unplaced)         0.000     1.797    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_223_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.914 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203/CO[3]
                         net (fo=1, unplaced)         0.000     1.914    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_203_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_183_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.148 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163/CO[3]
                         net (fo=1, unplaced)         0.000     2.148    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.265 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143/CO[3]
                         net (fo=1, unplaced)         0.000     2.265    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.382 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_125_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.499 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109/CO[3]
                         net (fo=1, unplaced)         0.000     2.499    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_109_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.616 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_95_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.733 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     2.733    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.850 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.850    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.967 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     2.967    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.084 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.084    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.201 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.201    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.532 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23/O[3]
                         net (fo=1, unplaced)         0.618     4.150    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_23_n_4
                         LUT1 (Prop_lut1_I0_O)        0.307     4.457 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2/O
                         net (fo=1, unplaced)         0.000     4.457    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_9__2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.751    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.342    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  i_axi_riscv_atomics/i_atomics/i_amos/w_cnt_q[0]_i_3/O
                         net (fo=7, unplaced)         0.484     6.950    i_axi_riscv_atomics/i_atomics/i_lrsc/w_cnt_q_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.074 f  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_73/O
                         net (fo=68, unplaced)        0.539     7.613    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.737 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132/O
                         net (fo=1, unplaced)         0.902     8.639    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_132_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100/O
                         net (fo=1, unplaced)         0.449     9.212    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_100_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50/O
                         net (fo=1, unplaced)         0.000     9.336    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_50_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.869 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     9.878    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     9.995    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    10.112    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.229    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    10.346    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.525 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.865    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.197 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.678    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.794 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.243    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.367 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.891    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.819    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.904 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.343    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.966 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.725    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091     9.816 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=14818, unplaced)     0.439    10.255    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    10.786    
                         clock uncertainty           -0.074    10.712    
                         FDRE (Setup_fdre_C_R)       -0.557    10.155    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -3.664    




