<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410cx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a href="dir_e960970896f0528bcce5c2af1fd987f8.html">STM32F4xx</a></li><li class="navelem"><a href="dir_2e854220bf8b279e35f836b7c95c83f7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">stm32f410cx.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CMSIS STM32F410Cx Device Peripheral Access Layer Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;core_cm4.h&quot;</code><br />
<code>#include &quot;<a class="el" href="system__stm32f4xx_8h_source.html">system_stm32f4xx.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f410cx.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f410cx_8h__incl.png" border="0" usemap="#a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f410cx_8h" loading="lazy" alt=""/></div>
<map name="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f410cx_8h" id="a_c_1_2_users_2_t_o_v_i_s_2test_2_test_rtos_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_include_2stm32f410cx_8h">
<area shape="rect" title="CMSIS STM32F410Cx Device Peripheral Access Layer Header File." alt="" coords="86,5,294,80"/>
<area shape="rect" title=" " alt="" coords="5,128,95,155"/>
<area shape="poly" title=" " alt="" coords="138,83,82,121,79,117,135,78"/>
<area shape="rect" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices." alt="" coords="118,128,262,155"/>
<area shape="poly" title=" " alt="" coords="193,80,193,112,187,112,187,80"/>
<area shape="rect" title=" " alt="" coords="286,128,350,155"/>
<area shape="poly" title=" " alt="" coords="240,78,291,116,288,121,237,83"/>
</map>
</div>
</div>
<p><a href="stm32f410cx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:ADC_5FTypeDef" id="r_ADC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:ADC_5FCommon_5FTypeDef" id="r_ADC_5FCommon_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="memitem:CRC_5FTypeDef" id="r_CRC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DAC_5FTypeDef" id="r_DAC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DBGMCU_5FTypeDef" id="r_DBGMCU_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DMA_5FStream_5FTypeDef" id="r_DMA_5FStream_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___stream___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DMA_5FTypeDef" id="r_DMA_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="memitem:EXTI_5FTypeDef" id="r_EXTI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FLASH_5FTypeDef" id="r_FLASH_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:GPIO_5FTypeDef" id="r_GPIO_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SYSCFG_5FTypeDef" id="r_SYSCFG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:I2C_5FTypeDef" id="r_I2C_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMPI2C_5FTypeDef" id="r_FMPI2C_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_f_m_p_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:IWDG_5FTypeDef" id="r_IWDG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:PWR_5FTypeDef" id="r_PWR_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RCC_5FTypeDef" id="r_RCC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RTC_5FTypeDef" id="r_RTC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SPI_5FTypeDef" id="r_SPI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:TIM_5FTypeDef" id="r_TIM_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USART_5FTypeDef" id="r_USART_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:WWDG_5FTypeDef" id="r_WWDG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RNG_5FTypeDef" id="r_RNG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG.  <a href="struct_r_n_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:LPTIM_5FTypeDef" id="r_LPTIM_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTIMER.  <a href="struct_l_p_t_i_m___type_def.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga45a97e4bb8b6ce7c334acc5f45ace3ba" id="r_ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M4 Processor and Core Peripherals.  <br /></td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448" id="r_ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460" id="r_gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68" id="r_gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memitem:gac1ba8a48ca926bddc88be9bfd7d42641" id="r_gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db" id="r_ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="memitem:ga7d0fbfb8894012dbbb96754b95e562cd" id="r_ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0" id="r_ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="memitem:gac4c4f61082e4b168f29d9cf97dc3ca5c" id="r_gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a>&#160;&#160;&#160;0x22000000UL</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a" id="r_gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;0x42000000UL</td></tr>
<tr class="memitem:ga8be554f354e5aa65370f6db63d4f3ee4" id="r_ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">FLASH_END</a>&#160;&#160;&#160;0x0801FFFFUL</td></tr>
<tr class="memitem:ga91d296a67aec0da8f31c368cbc0eea94" id="r_ga91d296a67aec0da8f31c368cbc0eea94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">FLASH_OTP_BASE</a>&#160;&#160;&#160;0x1FFF7800UL</td></tr>
<tr class="memitem:ga5bec9c5a91e312fca36f256f508ceee1" id="r_ga5bec9c5a91e312fca36f256f508ceee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">FLASH_OTP_END</a>&#160;&#160;&#160;0x1FFF7A0FUL</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc" id="r_ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454" id="r_gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb" id="r_ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb" id="r_ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4" id="r_ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e" id="r_ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00UL)</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac" id="r_ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000UL)</td></tr>
<tr class="memitem:ga012ceb003fbb615eedb39a8d7f31c9c6" id="r_ga012ceb003fbb615eedb39a8d7f31c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2400UL)</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022" id="r_ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800UL)</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62" id="r_ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00UL)</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55" id="r_ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9" id="r_gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400UL)</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86" id="r_gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090" id="r_gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400UL)</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3" id="r_gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400UL)</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d" id="r_ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800UL)</td></tr>
<tr class="memitem:gac6e36f905b89086de0fceda4325a9a8e" id="r_gac6e36f905b89086de0fceda4325a9a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac6e36f905b89086de0fceda4325a9a8e">FMPI2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6000UL)</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a" id="r_gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000UL)</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38" id="r_gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400UL)</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a" id="r_gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000UL)</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d" id="r_ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000UL)</td></tr>
<tr class="memitem:gade4d3907fd0387ee832f426f52d568bb" id="r_gade4d3907fd0387ee832f426f52d568bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400UL)</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91" id="r_ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000UL)</td></tr>
<tr class="memitem:ga1ef44c8e4398bd3b3fbb0c981657f3d0" id="r_ga1ef44c8e4398bd3b3fbb0c981657f3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300UL)</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6" id="r_gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a></td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d" id="r_ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d" id="r_ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061" id="r_ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00UL)</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08" id="r_ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000UL)</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d" id="r_ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800UL)</td></tr>
<tr class="memitem:gac1c58d33414e167d478ecd0e31331dfa" id="r_gac1c58d33414e167d478ecd0e31331dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x5000UL)</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa" id="r_gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000UL)</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68" id="r_gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400UL)</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f" id="r_ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800UL)</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608" id="r_gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00UL)</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e" id="r_ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000UL)</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d" id="r_ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800UL)</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b" id="r_ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00UL)</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72" id="r_gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000UL)</td></tr>
<tr class="memitem:ga0d3c52aa35dcc68f78b704dfde57ba95" id="r_ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010UL)</td></tr>
<tr class="memitem:ga5b4152cef577e37eccc9311d8bdbf3c2" id="r_ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028UL)</td></tr>
<tr class="memitem:ga48a551ee91d3f07dd74347fdb35c703d" id="r_ga48a551ee91d3f07dd74347fdb35c703d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040UL)</td></tr>
<tr class="memitem:gac51deb54ff7cfe1290dfcf517ae67127" id="r_gac51deb54ff7cfe1290dfcf517ae67127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058UL)</td></tr>
<tr class="memitem:ga757a3c0d866c0fe68c6176156065a26b" id="r_ga757a3c0d866c0fe68c6176156065a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070UL)</td></tr>
<tr class="memitem:ga0ded7bed8969fe2e2d616e7f90eb7654" id="r_ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088UL)</td></tr>
<tr class="memitem:ga58998ddc40adb6361704d6c9dad08125" id="r_ga58998ddc40adb6361704d6c9dad08125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0UL)</td></tr>
<tr class="memitem:ga82186dd6d3f60995d428b34c041919d7" id="r_ga82186dd6d3f60995d428b34c041919d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8UL)</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64" id="r_gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400UL)</td></tr>
<tr class="memitem:gac4c67b24726ba6b94d03adb351bcec4d" id="r_gac4c67b24726ba6b94d03adb351bcec4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010UL)</td></tr>
<tr class="memitem:ga35512bdc3f5e9df4557c2fbe7935d0b1" id="r_ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028UL)</td></tr>
<tr class="memitem:gaed33a06f08188466f2ede06160984e9a" id="r_gaed33a06f08188466f2ede06160984e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040UL)</td></tr>
<tr class="memitem:gaf3a9480e08c6ae94f4482e0cdaebdd17" id="r_gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058UL)</td></tr>
<tr class="memitem:gad1e67740e6301233473f64638145dd1f" id="r_gad1e67740e6301233473f64638145dd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070UL)</td></tr>
<tr class="memitem:gaed1460fdc407b6decfbffccb0260d0af" id="r_gaed1460fdc407b6decfbffccb0260d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088UL)</td></tr>
<tr class="memitem:ga5e81174c96fd204fa7c82c815e85c8e6" id="r_ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0UL)</td></tr>
<tr class="memitem:gaa9faa708ad2440d24eb1064cba9bb06d" id="r_gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8UL)</td></tr>
<tr class="memitem:gab92662976cfe62457141e5b4f83d541c" id="r_gab92662976cfe62457141e5b4f83d541c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x80000UL)</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef" id="r_ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;0xE0042000UL</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67" id="r_ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;0x1FFF7A10UL</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78" id="r_ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;0x1FFF7A22UL</td></tr>
<tr class="memitem:ga88fc8a2912bd1ac72c6eddb456f0b096" id="r_ga88fc8a2912bd1ac72c6eddb456f0b096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">PACKAGE_BASE</a>&#160;&#160;&#160;0x1FFF7BF0UL</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14" id="r_ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314" id="r_gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304" id="r_ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1" id="r_ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7" id="r_gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b" id="r_gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930" id="r_gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc" id="r_gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16" id="r_gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="memitem:ga32deee9288df620dee74fe3c0cfff3b3" id="r_ga32deee9288df620dee74fe3c0cfff3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga32deee9288df620dee74fe3c0cfff3b3">FMPI2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac6e36f905b89086de0fceda4325a9a8e">FMPI2C1_BASE</a>)</td></tr>
<tr class="memitem:ga02dc619f9b5ac74c5b90f1d17560d16a" id="r_ga02dc619f9b5ac74c5b90f1d17560d16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">LPTIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>)</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e" id="r_ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="memitem:gaffb5ff8779fa698f3c7165a617d56e4f" id="r_gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e" id="r_ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>) /* Kept for legacy purpose */</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb" id="r_ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da" id="r_ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84" id="r_ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a" id="r_ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2" id="r_gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">ADC1_COMMON_BASE</a>)</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea" id="r_ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a></td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f" id="r_gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8" id="r_ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac" id="r_ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e" id="r_gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad" id="r_gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="memitem:ga5e676c061e19ced149b7c6de6b8985e5" id="r_ga5e676c061e19ced149b7c6de6b8985e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5">SPI5</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</a>)</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7" id="r_gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd" id="r_ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08" id="r_ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285" id="r_gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1" id="r_ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4" id="r_ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b" id="r_ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9" id="r_gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="memitem:ga61247dd5d594289c404dd8774202dfd8" id="r_ga61247dd5d594289c404dd8774202dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td></tr>
<tr class="memitem:gaf7d82f110f19982d483eebc465d222b2" id="r_gaf7d82f110f19982d483eebc465d222b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td></tr>
<tr class="memitem:gad0e2140b8eeec3594035f1a7bf2a7250" id="r_gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td></tr>
<tr class="memitem:ga96ac1af7a92469fe86a9fbdec091f25d" id="r_ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td></tr>
<tr class="memitem:ga87df45f4b82e0b3a8c1b17f1a77aecdb" id="r_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td></tr>
<tr class="memitem:gac3abc20f80e25c19b02104ad34eae652" id="r_gac3abc20f80e25c19b02104ad34eae652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td></tr>
<tr class="memitem:gac95127480470900755953f1cfe68567d" id="r_gac95127480470900755953f1cfe68567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td></tr>
<tr class="memitem:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26" id="r_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d" id="r_ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="memitem:ga3a2efe5fd7a7a79be3b08a1670bbd016" id="r_ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td></tr>
<tr class="memitem:gae96f15d34d3c41c16fce69bc2878151a" id="r_gae96f15d34d3c41c16fce69bc2878151a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td></tr>
<tr class="memitem:ga71bb410664b861ff0520f08976e24ee1" id="r_ga71bb410664b861ff0520f08976e24ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td></tr>
<tr class="memitem:gaa6ead6a5ca6b8df70b5505aaeec6fd2e" id="r_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td></tr>
<tr class="memitem:gae32674772021620800275dd3b6d62c2f" id="r_gae32674772021620800275dd3b6d62c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td></tr>
<tr class="memitem:gac40f58718761251875b5a897287efd83" id="r_gac40f58718761251875b5a897287efd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td></tr>
<tr class="memitem:ga11a00b283e0911cd427e277e5a314ccc" id="r_ga11a00b283e0911cd427e277e5a314ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td></tr>
<tr class="memitem:gacc135dbca0eca67d5aa0abc555f053ce" id="r_gacc135dbca0eca67d5aa0abc555f053ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td></tr>
<tr class="memitem:ga5b0885b8b55bbc13691092b704d9309f" id="r_ga5b0885b8b55bbc13691092b704d9309f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4" id="r_ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="memitem:gab9ea77371b070034ca2a56381a7e9de7" id="r_gab9ea77371b070034ca2a56381a7e9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">LSI_STARTUP_TIME</a>&#160;&#160;&#160;40U</td></tr>
<tr class="memitem:gaa1c2e0f2c5f57df27447e2c4055d1a3b" id="r_gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">ADC_SR_AWD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad1f5cef448ce47b4bf2e3d71ed7debf3" id="r_gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">ADC_SR_AWD_Pos</a>)</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2" id="r_ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a></td></tr>
<tr class="memitem:ga4a468d077f5722ce97ae2d5d907b6fc5" id="r_ga4a468d077f5722ce97ae2d5d907b6fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a468d077f5722ce97ae2d5d907b6fc5">ADC_SR_EOC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga370d791b736d2b691df00221dbd3041a" id="r_ga370d791b736d2b691df00221dbd3041a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">ADC_SR_EOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a468d077f5722ce97ae2d5d907b6fc5">ADC_SR_EOC_Pos</a>)</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53" id="r_ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">ADC_SR_EOC_Msk</a></td></tr>
<tr class="memitem:gaf45ea3ec6ba328fe2eb3d57cc061fcf6" id="r_gaf45ea3ec6ba328fe2eb3d57cc061fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45ea3ec6ba328fe2eb3d57cc061fcf6">ADC_SR_JEOC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga2e5d245721d37e76b53660c9d2094000" id="r_ga2e5d245721d37e76b53660c9d2094000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">ADC_SR_JEOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf45ea3ec6ba328fe2eb3d57cc061fcf6">ADC_SR_JEOC_Pos</a>)</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56" id="r_gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">ADC_SR_JEOC_Msk</a></td></tr>
<tr class="memitem:ga66b7ea4bf6dc5c2b0406d52f5c728716" id="r_ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">ADC_SR_JSTRT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga72dec61b0a9eaf8380b4ba19e8bd3750" id="r_ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">ADC_SR_JSTRT_Pos</a>)</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14" id="r_ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a></td></tr>
<tr class="memitem:ga21a6327becffbd34525a0960e7be990e" id="r_ga21a6327becffbd34525a0960e7be990e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">ADC_SR_STRT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaabffe4cd9e85d28f2e29d16acf305c48" id="r_gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">ADC_SR_STRT_Pos</a>)</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222" id="r_ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a></td></tr>
<tr class="memitem:ga50c7432adead5e587179e4c67713f193" id="r_ga50c7432adead5e587179e4c67713f193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">ADC_SR_OVR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3f963f57c46a01cd982b88b3a71574eb" id="r_ga3f963f57c46a01cd982b88b3a71574eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">ADC_SR_OVR_Pos</a>)</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45" id="r_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">ADC_SR_OVR_Msk</a></td></tr>
<tr class="memitem:ga593a52bc26648e0eceef061f5a8c32e0" id="r_ga593a52bc26648e0eceef061f5a8c32e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga0cc3a347eb0150e7f476f67df64e2276" id="r_ga0cc3a347eb0150e7f476f67df64e2276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677" id="r_gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a></td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace" id="r_ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae" id="r_gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0" id="r_ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec" id="r_gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee" id="r_gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">ADC_CR1_AWDCH_Pos</a>)</td></tr>
<tr class="memitem:gac14738c525ee769e8971601f631ef594" id="r_gac14738c525ee769e8971601f631ef594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14738c525ee769e8971601f631ef594">ADC_CR1_EOCIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga4cb8db4061b4ebb927dbf6bef84e9ae0" id="r_ga4cb8db4061b4ebb927dbf6bef84e9ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">ADC_CR1_EOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac14738c525ee769e8971601f631ef594">ADC_CR1_EOCIE_Pos</a>)</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea" id="r_gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">ADC_CR1_EOCIE_Msk</a></td></tr>
<tr class="memitem:ga553aa50487015ce07880bd3c62887698" id="r_ga553aa50487015ce07880bd3c62887698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">ADC_CR1_AWDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga34c5eb25f1b9dc807fabc06c90fe9df6" id="r_ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">ADC_CR1_AWDIE_Pos</a>)</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722" id="r_gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a></td></tr>
<tr class="memitem:ga89dc37165238a2b3a31bad4bf2241b12" id="r_ga89dc37165238a2b3a31bad4bf2241b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89dc37165238a2b3a31bad4bf2241b12">ADC_CR1_JEOCIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga4c41e259f643939c71619ce4f743554a" id="r_ga4c41e259f643939c71619ce4f743554a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">ADC_CR1_JEOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89dc37165238a2b3a31bad4bf2241b12">ADC_CR1_JEOCIE_Pos</a>)</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7" id="r_ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">ADC_CR1_JEOCIE_Msk</a></td></tr>
<tr class="memitem:ga4dcc7aec82792bc0439ebf0eaa871d5c" id="r_ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">ADC_CR1_SCAN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3ae87fc99e54856233fe19c05947821d" id="r_ga3ae87fc99e54856233fe19c05947821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">ADC_CR1_SCAN_Pos</a>)</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06" id="r_gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a></td></tr>
<tr class="memitem:ga1cc219fd4025d88bd77dfb2824e4a42b" id="r_ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">ADC_CR1_AWDSGL_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga2a58382bba04769e4baef8f36390f648" id="r_ga2a58382bba04769e4baef8f36390f648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">ADC_CR1_AWDSGL_Pos</a>)</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451" id="r_ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a></td></tr>
<tr class="memitem:gac65ab808d9f67501a3e032f6e093baa7" id="r_gac65ab808d9f67501a3e032f6e093baa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">ADC_CR1_JAUTO_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga7cfa0d38cd6dfd5ed09673558ccadacf" id="r_ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">ADC_CR1_JAUTO_Pos</a>)</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c" id="r_ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a></td></tr>
<tr class="memitem:ga394271f323587db3ea21731046b69004" id="r_ga394271f323587db3ea21731046b69004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">ADC_CR1_DISCEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gad69e1c5ba0421fe9b33109a3789be1a5" id="r_gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">ADC_CR1_DISCEN_Pos</a>)</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a" id="r_gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a></td></tr>
<tr class="memitem:gad2e2019ed8fe62389fe06843f9bbc265" id="r_gad2e2019ed8fe62389fe06843f9bbc265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">ADC_CR1_JDISCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaae5059f8684f70119fff571d8c79bbaf" id="r_gaae5059f8684f70119fff571d8c79bbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">ADC_CR1_JDISCEN_Pos</a>)</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30" id="r_gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a></td></tr>
<tr class="memitem:ga418d84715b6f383cea1ca241d0c76194" id="r_ga418d84715b6f383cea1ca241d0c76194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gafee42b4ef0f4cb5b0ab45fc78f3e27f9" id="r_gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075" id="r_gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a></td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce" id="r_ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf" id="r_ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e" id="r_gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">ADC_CR1_DISCNUM_Pos</a>)</td></tr>
<tr class="memitem:ga78cb5899a747da3e5013ad44934b5c7d" id="r_ga78cb5899a747da3e5013ad44934b5c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">ADC_CR1_JAWDEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga29a30d56ef1ba75b52db631e367b13bb" id="r_ga29a30d56ef1ba75b52db631e367b13bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">ADC_CR1_JAWDEN_Pos</a>)</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3" id="r_ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a></td></tr>
<tr class="memitem:gaf4078327f9219b87d0627ad53f27e25a" id="r_gaf4078327f9219b87d0627ad53f27e25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">ADC_CR1_AWDEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga815cfd0e3ad3eed4424caf312550da16" id="r_ga815cfd0e3ad3eed4424caf312550da16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">ADC_CR1_AWDEN_Pos</a>)</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651" id="r_ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a></td></tr>
<tr class="memitem:gacae7156287b4fc60bc71114529b7b868" id="r_gacae7156287b4fc60bc71114529b7b868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga5645a309568931b9f783dbca969ff487" id="r_ga5645a309568931b9f783dbca969ff487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5" id="r_ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">ADC_CR1_RES_Msk</a></td></tr>
<tr class="memitem:gacfc432ddbd2140a92d877f6d9dc52417" id="r_gacfc432ddbd2140a92d877f6d9dc52417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="memitem:ga674904864f540043692a5b5ead9fae10" id="r_ga674904864f540043692a5b5ead9fae10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">ADC_CR1_RES_Pos</a>)</td></tr>
<tr class="memitem:ga0c72d6e0c41f98ea9b378d8455de2f13" id="r_ga0c72d6e0c41f98ea9b378d8455de2f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">ADC_CR1_OVRIE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:gada4ec8e732a43f37a4568049593aa146" id="r_gada4ec8e732a43f37a4568049593aa146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">ADC_CR1_OVRIE_Pos</a>)</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba" id="r_gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">ADC_CR1_OVRIE_Msk</a></td></tr>
<tr class="memitem:ga234ecbd845e8f7b48fab4b3f1e12e788" id="r_ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">ADC_CR2_ADON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga523c9c51b9eefe42cc33dec9dbcd7091" id="r_ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">ADC_CR2_ADON_Pos</a>)</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e" id="r_ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a></td></tr>
<tr class="memitem:gab4401869d89774c7f187aa72c3f9fae2" id="r_gab4401869d89774c7f187aa72c3f9fae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">ADC_CR2_CONT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga69a1c4bf40a36bd05804f1083f745914" id="r_ga69a1c4bf40a36bd05804f1083f745914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">ADC_CR2_CONT_Pos</a>)</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140" id="r_ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a></td></tr>
<tr class="memitem:ga8edaebc5ec9c7cf465e7810189052ffd" id="r_ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">ADC_CR2_DMA_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gad9bfa1dd15f4531ef79131a4a2810342" id="r_gad9bfa1dd15f4531ef79131a4a2810342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">ADC_CR2_DMA_Pos</a>)</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec" id="r_ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a></td></tr>
<tr class="memitem:ga25e88283dda37ac8153f8f2d5aa8fd4b" id="r_ga25e88283dda37ac8153f8f2d5aa8fd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">ADC_CR2_DDS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga96fbc51781aa1e2cb18d72ac67e748fe" id="r_ga96fbc51781aa1e2cb18d72ac67e748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">ADC_CR2_DDS_Pos</a>)</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8" id="r_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">ADC_CR2_DDS_Msk</a></td></tr>
<tr class="memitem:ga375e2be253b645381365c90ae8c4cb1f" id="r_ga375e2be253b645381365c90ae8c4cb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">ADC_CR2_EOCS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gacee54d4669ca3fd1c2e760cbe1a0dcbd" id="r_gacee54d4669ca3fd1c2e760cbe1a0dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">ADC_CR2_EOCS_Pos</a>)</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb" id="r_gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">ADC_CR2_EOCS_Msk</a></td></tr>
<tr class="memitem:ga6422927e869ce87e289e796dcf0067c2" id="r_ga6422927e869ce87e289e796dcf0067c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">ADC_CR2_ALIGN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gada0bca3543546c0f5c893a4a99a4ddcc" id="r_gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">ADC_CR2_ALIGN_Pos</a>)</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362" id="r_gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a></td></tr>
<tr class="memitem:ga6d64811b8292d3145622b767f859e3b0" id="r_ga6d64811b8292d3145622b767f859e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga57147ca3b182775bc6708bd7edad0a8d" id="r_ga57147ca3b182775bc6708bd7edad0a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac" id="r_gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a></td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3" id="r_gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b" id="r_ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d" id="r_ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="memitem:gae34f5dda7a153ffd927c9cd38999f822" id="r_gae34f5dda7a153ffd927c9cd38999f822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">ADC_CR2_JEXTSEL_Pos</a>)</td></tr>
<tr class="memitem:gacf91b9e9943eb12821746a1fe4a68988" id="r_gacf91b9e9943eb12821746a1fe4a68988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gac444a034ccfbea8f0a0a1b3a40abb600" id="r_gac444a034ccfbea8f0a0a1b3a40abb600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6" id="r_ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">ADC_CR2_JEXTEN_Msk</a></td></tr>
<tr class="memitem:ga0b3c99510de210ff3137ff8de328889b" id="r_ga0b3c99510de210ff3137ff8de328889b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga949c70fdf36a32a6afcbf44fec123832" id="r_ga949c70fdf36a32a6afcbf44fec123832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">ADC_CR2_JEXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga3c5de0a53e5697dcb16759a12c47c7a4" id="r_ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4">ADC_CR2_JSWSTART_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gac1555cd00a88accf874a2bda2c0ac8d4" id="r_gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4">ADC_CR2_JSWSTART_Pos</a>)</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678" id="r_gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a></td></tr>
<tr class="memitem:ga98246071e8135d0b92366024e474511c" id="r_ga98246071e8135d0b92366024e474511c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gaef4979d74537d34ce18573d072e33408" id="r_gaef4979d74537d34ce18573d072e33408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8" id="r_ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a></td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b" id="r_ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893" id="r_ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0" id="r_ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga387de6160834197888efa43e164c2db9" id="r_ga387de6160834197888efa43e164c2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c">ADC_CR2_EXTSEL_Pos</a>)</td></tr>
<tr class="memitem:ga902a845718958f3db26c7d56e9c3a286" id="r_ga902a845718958f3db26c7d56e9c3a286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gac97138f7c2e3ecbb31756679589c9b62" id="r_gac97138f7c2e3ecbb31756679589c9b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234" id="r_ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">ADC_CR2_EXTEN_Msk</a></td></tr>
<tr class="memitem:ga3519da0cc6fbd31444a16244c70232e6" id="r_ga3519da0cc6fbd31444a16244c70232e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga17e37edddbb6ad791bffb350cca23d4d" id="r_ga17e37edddbb6ad791bffb350cca23d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286">ADC_CR2_EXTEN_Pos</a>)</td></tr>
<tr class="memitem:gaf78afe48fe6fdadf00d3c37cfed860a7" id="r_gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7">ADC_CR2_SWSTART_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:gaa5c16a177295208be4bed45f350c315e" id="r_gaa5c16a177295208be4bed45f350c315e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7">ADC_CR2_SWSTART_Pos</a>)</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468" id="r_ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a></td></tr>
<tr class="memitem:gad2d3f858e16869682edb4fd672167f9e" id="r_gad2d3f858e16869682edb4fd672167f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa436e3f99d6260a7c0d93c2c7b9e06e0" id="r_gaa436e3f99d6260a7c0d93c2c7b9e06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0" id="r_ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a></td></tr>
<tr class="memitem:ga8a8996c53042759f01e966fb00351ebf" id="r_ga8a8996c53042759f01e966fb00351ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="memitem:ga42b96f058436c8bdcfabe1e08c7edd61" id="r_ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="memitem:ga289d89b4d92d7f685a8e44aeb9ddcded" id="r_ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d3f858e16869682edb4fd672167f9e">ADC_SMPR1_SMP10_Pos</a>)</td></tr>
<tr class="memitem:ga6b0f3653aea6b1db3875f59d5c3bdc74" id="r_ga6b0f3653aea6b1db3875f59d5c3bdc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga2bed6ca83db1864feb7eb926d8228c85" id="r_ga2bed6ca83db1864feb7eb926d8228c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800" id="r_ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a></td></tr>
<tr class="memitem:ga60780d613953f48a2dfc8debce72fb28" id="r_ga60780d613953f48a2dfc8debce72fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="memitem:gaa61e1dbafcae3e1c8eae4320a6e5ec5d" id="r_gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="memitem:ga93a876a9a6d90cd30456433b7e38c3f2" id="r_ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0f3653aea6b1db3875f59d5c3bdc74">ADC_SMPR1_SMP11_Pos</a>)</td></tr>
<tr class="memitem:gaeb6169f9cd1e9c488526140dcbf464c2" id="r_gaeb6169f9cd1e9c488526140dcbf464c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gae18d279a21d7ce940d6969500a25a13b" id="r_gae18d279a21d7ce940d6969500a25a13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc" id="r_ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a></td></tr>
<tr class="memitem:gaaaac6ae97c00276d7472bc92a9edd6e2" id="r_gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="memitem:ga6020f9d742e15650ad919aaccaf2ff6c" id="r_ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="memitem:gadb59adb544d416e91ea0c12d4f39ccc9" id="r_gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb6169f9cd1e9c488526140dcbf464c2">ADC_SMPR1_SMP12_Pos</a>)</td></tr>
<tr class="memitem:ga9093533a0a301bae03822d9f8bfc7597" id="r_ga9093533a0a301bae03822d9f8bfc7597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaa0b2a1ff66bccc991c783ceca1d69cfd" id="r_gaa0b2a1ff66bccc991c783ceca1d69cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e" id="r_ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a></td></tr>
<tr class="memitem:ga49e7444d6cf630eccfd52fb4155bd553" id="r_ga49e7444d6cf630eccfd52fb4155bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="memitem:gad5d5ad9d8d08feaee18d1f2d8d6787a1" id="r_gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="memitem:gac4cd285d46485136deb6223377d0b17c" id="r_gac4cd285d46485136deb6223377d0b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9093533a0a301bae03822d9f8bfc7597">ADC_SMPR1_SMP13_Pos</a>)</td></tr>
<tr class="memitem:ga2da550ca91822740c151e660e6725475" id="r_ga2da550ca91822740c151e660e6725475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga410946d711bfd8069e7eb95d6d83e832" id="r_ga410946d711bfd8069e7eb95d6d83e832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781" id="r_gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a></td></tr>
<tr class="memitem:ga9243898272b1d27018c971eecfa57f78" id="r_ga9243898272b1d27018c971eecfa57f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="memitem:ga1016b8ca359247491a2a0a5d77aa1c22" id="r_ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="memitem:ga8e658a8b72bac244bf919a874690e49e" id="r_ga8e658a8b72bac244bf919a874690e49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da550ca91822740c151e660e6725475">ADC_SMPR1_SMP14_Pos</a>)</td></tr>
<tr class="memitem:gaf4a9dac15edbf7dbc2fa521e57cd0929" id="r_gaf4a9dac15edbf7dbc2fa521e57cd0929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga2bd307278f68d42fad28c9a549cee495" id="r_ga2bd307278f68d42fad28c9a549cee495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf" id="r_ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a></td></tr>
<tr class="memitem:gac5f8e555f5ece2ee632dd9d6c60d9584" id="r_gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="memitem:gab978e10b7dcfe6c1b88dd4fef50498ac" id="r_gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="memitem:ga045285e1c5ab9ae570e37fe627b0e117" id="r_ga045285e1c5ab9ae570e37fe627b0e117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9dac15edbf7dbc2fa521e57cd0929">ADC_SMPR1_SMP15_Pos</a>)</td></tr>
<tr class="memitem:gad299a50233bbf403f796758fbce28a27" id="r_gad299a50233bbf403f796758fbce28a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gabbf22b25f0b78dab59b1f8d2e1bbceeb" id="r_gabbf22b25f0b78dab59b1f8d2e1bbceeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec" id="r_ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a></td></tr>
<tr class="memitem:gae1a7d0ef695bd2017bcda3949f0134be" id="r_gae1a7d0ef695bd2017bcda3949f0134be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="memitem:ga793ff2f46f51e1d485a9bd728687bf15" id="r_ga793ff2f46f51e1d485a9bd728687bf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="memitem:gade321fdbf74f830e54951ccfca285686" id="r_gade321fdbf74f830e54951ccfca285686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad299a50233bbf403f796758fbce28a27">ADC_SMPR1_SMP16_Pos</a>)</td></tr>
<tr class="memitem:ga5f0af7a5db877331daa8770222909d4d" id="r_ga5f0af7a5db877331daa8770222909d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gac9ca754667b1437b01fb0da560d36e10" id="r_gac9ca754667b1437b01fb0da560d36e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581" id="r_ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a></td></tr>
<tr class="memitem:ga42b004d74f288cb191bfc6a327f94480" id="r_ga42b004d74f288cb191bfc6a327f94480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="memitem:ga3ac4c21586d6a353c208a5175906ecc1" id="r_ga3ac4c21586d6a353c208a5175906ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="memitem:gac81ceec799a7da2def4f33339bd5e273" id="r_gac81ceec799a7da2def4f33339bd5e273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0af7a5db877331daa8770222909d4d">ADC_SMPR1_SMP17_Pos</a>)</td></tr>
<tr class="memitem:ga6d49003824f10f93348569e720865899" id="r_ga6d49003824f10f93348569e720865899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga4c670627d1f5c73fae79914ba1f04475" id="r_ga4c670627d1f5c73fae79914ba1f04475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475">ADC_SMPR1_SMP18_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="memitem:gac3c7d84a92899d950de236fe9d14df2c" id="r_gac3c7d84a92899d950de236fe9d14df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475">ADC_SMPR1_SMP18_Msk</a></td></tr>
<tr class="memitem:ga6862168bb7688638764defc72120716b" id="r_ga6862168bb7688638764defc72120716b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="memitem:ga72a01c59a0a785b18235641b36735090" id="r_ga72a01c59a0a785b18235641b36735090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="memitem:gaec1addc9c417b4b7693768817b058059" id="r_gaec1addc9c417b4b7693768817b058059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d49003824f10f93348569e720865899">ADC_SMPR1_SMP18_Pos</a>)</td></tr>
<tr class="memitem:ga8509ff53fa9599b3e2756b0029701a12" id="r_ga8509ff53fa9599b3e2756b0029701a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa46fc7c440c9969355b4fd542b9a6447" id="r_gaa46fc7c440c9969355b4fd542b9a6447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e" id="r_ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a></td></tr>
<tr class="memitem:ga1bde59fce56980a59a3dfdb0da7ebe0c" id="r_ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="memitem:ga1d5b6e025d8e70767914c144793b93e6" id="r_ga1d5b6e025d8e70767914c144793b93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="memitem:ga361de56c56c45834fc837df349f155dc" id="r_ga361de56c56c45834fc837df349f155dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8509ff53fa9599b3e2756b0029701a12">ADC_SMPR2_SMP0_Pos</a>)</td></tr>
<tr class="memitem:ga3a7d6076724526beda6cb481eb3ea5e7" id="r_ga3a7d6076724526beda6cb481eb3ea5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga39b8904a2aa672a622471712507c39c7" id="r_ga39b8904a2aa672a622471712507c39c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36" id="r_ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a></td></tr>
<tr class="memitem:gaaa99de1a2d2bbe8921353114d03cb7f6" id="r_gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="memitem:gaf6ceb41e5e3cb6ae7da28070bc0b07d2" id="r_gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="memitem:ga8b9efc8f9488d389301c4a6f9ef4427a" id="r_ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a7d6076724526beda6cb481eb3ea5e7">ADC_SMPR2_SMP1_Pos</a>)</td></tr>
<tr class="memitem:ga8f3716b7531126383d5f4f26c55b17a0" id="r_ga8f3716b7531126383d5f4f26c55b17a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaf47f3ef6dad5ad4ab6a70f7256cce7bf" id="r_gaf47f3ef6dad5ad4ab6a70f7256cce7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683" id="r_gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a></td></tr>
<tr class="memitem:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018" id="r_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="memitem:ga83fe79e3e10b689a209dc5a724f89199" id="r_ga83fe79e3e10b689a209dc5a724f89199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="memitem:gad580d376e0a0bcb34183a6d6735b3122" id="r_gad580d376e0a0bcb34183a6d6735b3122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3716b7531126383d5f4f26c55b17a0">ADC_SMPR2_SMP2_Pos</a>)</td></tr>
<tr class="memitem:ga46bbf950a5d9f629a48b7f9faebbcc55" id="r_ga46bbf950a5d9f629a48b7f9faebbcc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga305cad42f0aae469c0f63a79de6bbf2a" id="r_ga305cad42f0aae469c0f63a79de6bbf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0" id="r_ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a></td></tr>
<tr class="memitem:gaa1679a42f67ca4b9b9496dd6000fec01" id="r_gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="memitem:ga1bf92b0a67dcec9b3c325d58e7e517b0" id="r_ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="memitem:ga40682268fa8534bd369eb64a329bdf46" id="r_ga40682268fa8534bd369eb64a329bdf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46bbf950a5d9f629a48b7f9faebbcc55">ADC_SMPR2_SMP3_Pos</a>)</td></tr>
<tr class="memitem:gad8fe44c9dc72211b7255b4355462f680" id="r_gad8fe44c9dc72211b7255b4355462f680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga41d006fba68f1e84ff3bd0ec21f61233" id="r_ga41d006fba68f1e84ff3bd0ec21f61233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64" id="r_gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a></td></tr>
<tr class="memitem:gae4123bce64dc4f1831f992b09d6db4f2" id="r_gae4123bce64dc4f1831f992b09d6db4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="memitem:gad3edf57b459804d17d5a588dd446c763" id="r_gad3edf57b459804d17d5a588dd446c763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="memitem:gac2a2fd74311c4ffcaed4a8d1a3be2245" id="r_gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8fe44c9dc72211b7255b4355462f680">ADC_SMPR2_SMP4_Pos</a>)</td></tr>
<tr class="memitem:gafdd88f74dea228c26eeb5bcbd9513012" id="r_gafdd88f74dea228c26eeb5bcbd9513012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga9b8b4a18f347d72459aa84fd6a2629a8" id="r_ga9b8b4a18f347d72459aa84fd6a2629a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849" id="r_ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a></td></tr>
<tr class="memitem:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc" id="r_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="memitem:gab4de4f6c62646be62d0710dc46eb5e88" id="r_gab4de4f6c62646be62d0710dc46eb5e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="memitem:ga6c19081d82f2c6478c6aefc207778e1e" id="r_ga6c19081d82f2c6478c6aefc207778e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdd88f74dea228c26eeb5bcbd9513012">ADC_SMPR2_SMP5_Pos</a>)</td></tr>
<tr class="memitem:gac7ad6181795d9407c499d6c5d87c7056" id="r_gac7ad6181795d9407c499d6c5d87c7056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga63b337299939afb7336f2579bd3a727c" id="r_ga63b337299939afb7336f2579bd3a727c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae" id="r_ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a></td></tr>
<tr class="memitem:gadbebc0a7f368e5846408d768603d9b44" id="r_gadbebc0a7f368e5846408d768603d9b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="memitem:ga27f59166864f7cd0a5e8e6b4450e72d3" id="r_ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="memitem:ga4139fac7e8ba3e604e35ba906880f909" id="r_ga4139fac7e8ba3e604e35ba906880f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ad6181795d9407c499d6c5d87c7056">ADC_SMPR2_SMP6_Pos</a>)</td></tr>
<tr class="memitem:gaeb68d22ee2b8a9a6238d08b3c5f0417c" id="r_gaeb68d22ee2b8a9a6238d08b3c5f0417c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga8f8b7b73b7ac647dd48d114f683afc55" id="r_ga8f8b7b73b7ac647dd48d114f683afc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500" id="r_ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a></td></tr>
<tr class="memitem:ga6f30003c59ab6c232d73aa446c77651a" id="r_ga6f30003c59ab6c232d73aa446c77651a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="memitem:ga0c8708fc97082257b43fa4534c721068" id="r_ga0c8708fc97082257b43fa4534c721068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="memitem:ga2e42897bdc25951a73bac060a7a065ca" id="r_ga2e42897bdc25951a73bac060a7a065ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb68d22ee2b8a9a6238d08b3c5f0417c">ADC_SMPR2_SMP7_Pos</a>)</td></tr>
<tr class="memitem:gab45620208290dbe572341227dd291c5d" id="r_gab45620208290dbe572341227dd291c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga0390786a9cb491305c18fe615acfd13f" id="r_ga0390786a9cb491305c18fe615acfd13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3" id="r_ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a></td></tr>
<tr class="memitem:gab5f1d2290107eda2dfee33810779b0f6" id="r_gab5f1d2290107eda2dfee33810779b0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="memitem:gabb9ce9d71f989bad0ed686caf4dd5250" id="r_gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="memitem:ga3756c6141f55c60da0bcd4d599e7d60d" id="r_ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab45620208290dbe572341227dd291c5d">ADC_SMPR2_SMP8_Pos</a>)</td></tr>
<tr class="memitem:ga39bc8143f781965172d5e6e023529abc" id="r_ga39bc8143f781965172d5e6e023529abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga1b124d3d088448db3cd97db242b125cf" id="r_ga1b124d3d088448db3cd97db242b125cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005" id="r_ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a></td></tr>
<tr class="memitem:ga892f18c89fbaafc74b7d67db74b41423" id="r_ga892f18c89fbaafc74b7d67db74b41423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="memitem:ga3a6949e61c5845a7ff2331b64cb579bc" id="r_ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="memitem:ga070135017850599b1e19766c6aa31cd1" id="r_ga070135017850599b1e19766c6aa31cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc8143f781965172d5e6e023529abc">ADC_SMPR2_SMP9_Pos</a>)</td></tr>
<tr class="memitem:ga593196324c441869e2b7629db926aafd" id="r_ga593196324c441869e2b7629db926aafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd">ADC_JOFR1_JOFFSET1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4aeb01e5e14a55e3de62770ff3b3d0fd" id="r_ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd">ADC_JOFR1_JOFFSET1_Pos</a>)</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c" id="r_gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a></td></tr>
<tr class="memitem:ga15e0dc116f3623901fdda1e743838334" id="r_ga15e0dc116f3623901fdda1e743838334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334">ADC_JOFR2_JOFFSET2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga21ef3d2ed0de640e567ecefb4c902df4" id="r_ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334">ADC_JOFR2_JOFFSET2_Pos</a>)</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c" id="r_ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a></td></tr>
<tr class="memitem:gad339e95766c1c4dd3ec3ef2fa5856f8b" id="r_gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b">ADC_JOFR3_JOFFSET3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8e742777e82d2e3a58f789f7785fa530" id="r_ga8e742777e82d2e3a58f789f7785fa530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b">ADC_JOFR3_JOFFSET3_Pos</a>)</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985" id="r_ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a></td></tr>
<tr class="memitem:gaeb1f1ccebbb9c41f3b6bae1f8c587618" id="r_gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618">ADC_JOFR4_JOFFSET4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga983eba37929e630bc6bec3c1ab411db5" id="r_ga983eba37929e630bc6bec3c1ab411db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618">ADC_JOFR4_JOFFSET4_Pos</a>)</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d" id="r_gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a></td></tr>
<tr class="memitem:ga4a635538ea4e4daa6b302e0d2d5c0932" id="r_ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932">ADC_HTR_HT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga9097907041c9d3893ab46b359ade4b00" id="r_ga9097907041c9d3893ab46b359ade4b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932">ADC_HTR_HT_Pos</a>)</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d" id="r_gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a></td></tr>
<tr class="memitem:ga309e0c5c17cfe008132dbc95924ba0cd" id="r_ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd">ADC_LTR_LT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad1c59cf6098c3ba86d00ff2eabbee680" id="r_gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd">ADC_LTR_LT_Pos</a>)</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24" id="r_gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a></td></tr>
<tr class="memitem:ga881b03d9be116c006dab51c6c46aee4e" id="r_ga881b03d9be116c006dab51c6c46aee4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga08e9c7dc59718bbfbf1a3db4eba22f86" id="r_ga08e9c7dc59718bbfbf1a3db4eba22f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc" id="r_ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a></td></tr>
<tr class="memitem:ga40d24ddd458198e7731d5abf9d15fc08" id="r_ga40d24ddd458198e7731d5abf9d15fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:gaccdca8b0f3cab9f62ae2ffbb9c30546f" id="r_gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:ga37e8723bfdc43da0b86e40a49b78c9ad" id="r_ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:ga412374f7ce1f62ee187c819391898778" id="r_ga412374f7ce1f62ee187c819391898778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:ga05ca5e303f844f512c9a9cb5df9a1028" id="r_ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga881b03d9be116c006dab51c6c46aee4e">ADC_SQR1_SQ13_Pos</a>)</td></tr>
<tr class="memitem:ga6ca511d19962e09ad2294844874a00de" id="r_ga6ca511d19962e09ad2294844874a00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gac16eaf610307245433e59aee05bfe254" id="r_gac16eaf610307245433e59aee05bfe254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585" id="r_gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a></td></tr>
<tr class="memitem:gacde3a6d9e94aa1c2399e335911fd6212" id="r_gacde3a6d9e94aa1c2399e335911fd6212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4" id="r_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:gaeea616e444521cd58c5d8d574c47ccf0" id="r_gaeea616e444521cd58c5d8d574c47ccf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:ga0e0c9439633fb5c67c8f2138c9d2efae" id="r_ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:gaea22b4dd0fbb26d2a0babbc483778b0e" id="r_gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca511d19962e09ad2294844874a00de">ADC_SQR1_SQ14_Pos</a>)</td></tr>
<tr class="memitem:ga21eb97eeceffa9eb2cd4aea37af8b13f" id="r_ga21eb97eeceffa9eb2cd4aea37af8b13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga2dcdc56b5476a5cbed60e74735574831" id="r_ga2dcdc56b5476a5cbed60e74735574831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f" id="r_ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a></td></tr>
<tr class="memitem:gacbfbc70f67ce1d8f227e17a7f19c123b" id="r_gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:gac00e343ff0dd8f1f29e897148e3e070a" id="r_gac00e343ff0dd8f1f29e897148e3e070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:gab63443b0c5a2eca60a8c9714f6f31c03" id="r_gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:gadf676d45ba227a2dc641b2afadfa7852" id="r_gadf676d45ba227a2dc641b2afadfa7852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:ga7dbc07d0904f60abcc15827ccab1a8c2" id="r_ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21eb97eeceffa9eb2cd4aea37af8b13f">ADC_SQR1_SQ15_Pos</a>)</td></tr>
<tr class="memitem:ga175666e476ceceebaa0f3267aeb6ea09" id="r_ga175666e476ceceebaa0f3267aeb6ea09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gabddb795f3c7a42aba72d3961e19cc7fc" id="r_gabddb795f3c7a42aba72d3961e19cc7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7" id="r_gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a></td></tr>
<tr class="memitem:ga3404d0bf04b8561bf93455d968b77ea9" id="r_ga3404d0bf04b8561bf93455d968b77ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:ga7ea6af777051f14be5cf166dd4ae69d1" id="r_ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:gaf59e4a113346ac3daf6829c3321444f5" id="r_gaf59e4a113346ac3daf6829c3321444f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:ga6052517e5fcab3f58c42b59fb3ffee55" id="r_ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:ga7af851b5898b4421958e7a100602c8cd" id="r_ga7af851b5898b4421958e7a100602c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga175666e476ceceebaa0f3267aeb6ea09">ADC_SQR1_SQ16_Pos</a>)</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727" id="r_ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57" id="r_gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc" id="r_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c" id="r_ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd" id="r_ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558" id="r_ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47" id="r_gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">ADC_SQR1_L_Pos</a>)</td></tr>
<tr class="memitem:ga589d869844063982a6fc59daa2d49aee" id="r_ga589d869844063982a6fc59daa2d49aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaee89c65015de91a4fc92b922bcef81fe" id="r_gaee89c65015de91a4fc92b922bcef81fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4" id="r_gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a></td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96" id="r_ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6" id="r_ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52" id="r_ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af" id="r_ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac" id="r_ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">ADC_SQR2_SQ7_Pos</a>)</td></tr>
<tr class="memitem:gaab83e34058c7c593c58b4fc8f7d27084" id="r_gaab83e34058c7c593c58b4fc8f7d27084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga9152be162b9262d76b7a59b4c0f25956" id="r_ga9152be162b9262d76b7a59b4c0f25956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e" id="r_ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a></td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13" id="r_ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a" id="r_ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b" id="r_gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412" id="r_ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63" id="r_gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">ADC_SQR2_SQ8_Pos</a>)</td></tr>
<tr class="memitem:ga8585b815abcb076901d4f1a4c8d6c80b" id="r_ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga03bc5dff92603b8e5dfe5ac87552f40a" id="r_ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91" id="r_gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a></td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b" id="r_gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891" id="r_ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d" id="r_ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71" id="r_ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2" id="r_ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">ADC_SQR2_SQ9_Pos</a>)</td></tr>
<tr class="memitem:ga48d10816801feffec06a224ee726a97e" id="r_ga48d10816801feffec06a224ee726a97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga8a438cb8cfa6116018759eca4d2c2fbb" id="r_ga8a438cb8cfa6116018759eca4d2c2fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb" id="r_ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a></td></tr>
<tr class="memitem:gab5a36056dbfce703d22387432ac12262" id="r_gab5a36056dbfce703d22387432ac12262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga09a1de734fe67156af26edf3b8a61044" id="r_ga09a1de734fe67156af26edf3b8a61044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga3b1d6ad0a40e7171d40a964b361d1eb9" id="r_ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga24d63e60eabad897aa9b19dbe56da71e" id="r_ga24d63e60eabad897aa9b19dbe56da71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga7df899f74116e6cb3205af2767840cfb" id="r_ga7df899f74116e6cb3205af2767840cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d10816801feffec06a224ee726a97e">ADC_SQR2_SQ10_Pos</a>)</td></tr>
<tr class="memitem:ga6148bba86967003cb581b42e6eaa29e5" id="r_ga6148bba86967003cb581b42e6eaa29e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga0f72a350259ac99fdcda7a97eb6fe2a8" id="r_ga0f72a350259ac99fdcda7a97eb6fe2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e" id="r_ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a></td></tr>
<tr class="memitem:ga5bc91fec2ef468c5d39d19beda9ecd3e" id="r_ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:ga3e142789d2bd0584480e923754544ff5" id="r_ga3e142789d2bd0584480e923754544ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:gad6b844fe698c16437e91c9e05a367a4c" id="r_gad6b844fe698c16437e91c9e05a367a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:ga1a8127191e3c48f4e0952bdb5e196225" id="r_ga1a8127191e3c48f4e0952bdb5e196225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:ga5e8a39f645505ef84cb94bbc8d21b8e0" id="r_ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6148bba86967003cb581b42e6eaa29e5">ADC_SQR2_SQ11_Pos</a>)</td></tr>
<tr class="memitem:gac2490bed33c8e2523dd8fd0f48cf1ab4" id="r_gac2490bed33c8e2523dd8fd0f48cf1ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga3a8e8248a0fe8bbf43de3e6f06984a85" id="r_ga3a8e8248a0fe8bbf43de3e6f06984a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184" id="r_ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a></td></tr>
<tr class="memitem:ga5b2da909e54f8f6f61bf2bd2cd3e93e0" id="r_ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:gab5930c4a07d594aa23bc868526b42601" id="r_gab5930c4a07d594aa23bc868526b42601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:ga377805a21e7da2a66a3913a77bcc1e66" id="r_ga377805a21e7da2a66a3913a77bcc1e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:ga2e3b45cac9aeb68d33b31a0914692857" id="r_ga2e3b45cac9aeb68d33b31a0914692857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:ga6043d31a6cb9bd7c1542c3d41eb296c7" id="r_ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2490bed33c8e2523dd8fd0f48cf1ab4">ADC_SQR2_SQ12_Pos</a>)</td></tr>
<tr class="memitem:gac825474ea3bcec005557a9fe47526a4f" id="r_gac825474ea3bcec005557a9fe47526a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga158e02c01bc2ee902ff9d4ca8c767184" id="r_ga158e02c01bc2ee902ff9d4ca8c767184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9" id="r_ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a></td></tr>
<tr class="memitem:ga53d3bb1c8bb48c7bcb0f7409db69f7b4" id="r_ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:gaddb9af3a3b23a103fbc34c4f422fd2af" id="r_gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:gadf591f43a15c0c2c5afae2598b8f2afc" id="r_gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:ga05cfde0ef0e6a8dd6311f5cd7a806556" id="r_ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:ga9981512f99a6c41ce107a9428d9cfdd0" id="r_ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac825474ea3bcec005557a9fe47526a4f">ADC_SQR3_SQ1_Pos</a>)</td></tr>
<tr class="memitem:ga92d0269f674151ea3e8e38760675099c" id="r_ga92d0269f674151ea3e8e38760675099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga1e5a7d30b953796355d6e134aefa7fc3" id="r_ga1e5a7d30b953796355d6e134aefa7fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c" id="r_ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a></td></tr>
<tr class="memitem:gaede0302eb64f023913c7a9e588d77937" id="r_gaede0302eb64f023913c7a9e588d77937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:ga158ab7429a864634a46c81fdb51d7508" id="r_ga158ab7429a864634a46c81fdb51d7508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:gae729e21d590271c59c0d653300d5581c" id="r_gae729e21d590271c59c0d653300d5581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:gaf65c33275178a8777fa8fed8a01f7389" id="r_gaf65c33275178a8777fa8fed8a01f7389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:ga990aeb689b7cc8f0bebb3dd6af7b27a6" id="r_ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d0269f674151ea3e8e38760675099c">ADC_SQR3_SQ2_Pos</a>)</td></tr>
<tr class="memitem:ga70ca80250d365fa475d9afed6d03ca8b" id="r_ga70ca80250d365fa475d9afed6d03ca8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaea87ead7a01cad5a05b3212eb1b5ce35" id="r_gaea87ead7a01cad5a05b3212eb1b5ce35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1" id="r_ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a></td></tr>
<tr class="memitem:ga7fd2c154b5852cb08ce60b4adfa36313" id="r_ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:ga214580377dd3a424ad819f14f6b025d4" id="r_ga214580377dd3a424ad819f14f6b025d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:gabae2353b109c9cda2a176ea1f44db4fe" id="r_gabae2353b109c9cda2a176ea1f44db4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:ga7d2f00d3372bd1d64bf4eb2271277ab0" id="r_ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:ga5279e505b1a59b223f30e5be139d5042" id="r_ga5279e505b1a59b223f30e5be139d5042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca80250d365fa475d9afed6d03ca8b">ADC_SQR3_SQ3_Pos</a>)</td></tr>
<tr class="memitem:ga01430f2ace37e28c2c79a923632d094a" id="r_ga01430f2ace37e28c2c79a923632d094a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga2f6ee00d27c507e9b088b1f6b825ab55" id="r_ga2f6ee00d27c507e9b088b1f6b825ab55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b" id="r_ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a></td></tr>
<tr class="memitem:gab2a501b20cf758a7353efcb3f95a3a93" id="r_gab2a501b20cf758a7353efcb3f95a3a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:gaffafa27fd561e4c7d419e3f665d80f2c" id="r_gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:gad0251fa70e400ee74f442d8fba2b1afb" id="r_gad0251fa70e400ee74f442d8fba2b1afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:ga3dc48c3c6b304517261486d8a63637ae" id="r_ga3dc48c3c6b304517261486d8a63637ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:gafe23b9e640df96ca84eab4b6b4f44083" id="r_gafe23b9e640df96ca84eab4b6b4f44083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01430f2ace37e28c2c79a923632d094a">ADC_SQR3_SQ4_Pos</a>)</td></tr>
<tr class="memitem:ga834a04bad696f9b1a363e828441e5d6a" id="r_ga834a04bad696f9b1a363e828441e5d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaade1e4985264c9bc583a6803cc54e7cf" id="r_gaade1e4985264c9bc583a6803cc54e7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f" id="r_gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a></td></tr>
<tr class="memitem:gaa1de9fc24755b715c700c6442f4a396b" id="r_gaa1de9fc24755b715c700c6442f4a396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:ga3f704feb58eecb39bc7f199577064172" id="r_ga3f704feb58eecb39bc7f199577064172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:ga88a7994f637a75d105cc5975b154c373" id="r_ga88a7994f637a75d105cc5975b154c373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:ga31c6fce8f01e75c68124124061f67f0e" id="r_ga31c6fce8f01e75c68124124061f67f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:ga6b0cad694c068ea8874b6504bd6ae885" id="r_ga6b0cad694c068ea8874b6504bd6ae885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga834a04bad696f9b1a363e828441e5d6a">ADC_SQR3_SQ5_Pos</a>)</td></tr>
<tr class="memitem:ga972ec9142a3fdc4969c91b9743372a9c" id="r_ga972ec9142a3fdc4969c91b9743372a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:gab01b48333516c485500fcf186f861bf3" id="r_gab01b48333516c485500fcf186f861bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6" id="r_ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a></td></tr>
<tr class="memitem:ga91b8b5293abd0601c543c13a0b53b335" id="r_ga91b8b5293abd0601c543c13a0b53b335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:gab29847362a613b43eeeda6db758d781e" id="r_gab29847362a613b43eeeda6db758d781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:gaa92c8ea1bfb42ed80622770ae2dc41ab" id="r_gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:gaed2d7edb11fb84b02c175acff305a922" id="r_gaed2d7edb11fb84b02c175acff305a922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:ga78f9e51811549a6797ecfe1468def4ff" id="r_ga78f9e51811549a6797ecfe1468def4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972ec9142a3fdc4969c91b9743372a9c">ADC_SQR3_SQ6_Pos</a>)</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e" id="r_gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e" id="r_ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2" id="r_gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292" id="r_gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509" id="r_gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671" id="r_gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb" id="r_ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594" id="r_gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">ADC_JSQR_JSQ1_Pos</a>)</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc" id="r_ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74" id="r_ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4" id="r_ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d" id="r_gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378" id="r_ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581" id="r_ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a" id="r_ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59" id="r_ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">ADC_JSQR_JSQ2_Pos</a>)</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e" id="r_ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b" id="r_ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9" id="r_gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98" id="r_ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32" id="r_ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9" id="r_ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e" id="r_ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac" id="r_gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">ADC_JSQR_JSQ3_Pos</a>)</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a" id="r_ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd" id="r_gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4" id="r_ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649" id="r_ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7" id="r_ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a" id="r_ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917" id="r_ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca" id="r_gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">ADC_JSQR_JSQ4_Pos</a>)</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1" id="r_gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05" id="r_ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232" id="r_gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58" id="r_ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e" id="r_ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">ADC_JSQR_JL_Pos</a>)</td></tr>
<tr class="memitem:gadb0c0f7960a790d485b1ae99aed0e8c7" id="r_gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">ADC_JDR1_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga6440d03419f23870bf5bf1a38a57c79d" id="r_ga6440d03419f23870bf5bf1a38a57c79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">ADC_JDR1_JDATA_Pos</a>)</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558" id="r_gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a></td></tr>
<tr class="memitem:ga2e02f5dbe30f9da55c112634b5636b3d" id="r_ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">ADC_JDR2_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad0ff8b95da1c11baf16aa35dd8672670" id="r_gad0ff8b95da1c11baf16aa35dd8672670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">ADC_JDR2_JDATA_Pos</a>)</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8" id="r_ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a></td></tr>
<tr class="memitem:ga382b9639cc85f4dc0c4603b83e4e3246" id="r_ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">ADC_JDR3_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaee0994ddf4fa21f7e6cedc0c3d599683" id="r_gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">ADC_JDR3_JDATA_Pos</a>)</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef" id="r_gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a></td></tr>
<tr class="memitem:gaa993f3df2df14e7be95b96543bd4873f" id="r_gaa993f3df2df14e7be95b96543bd4873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">ADC_JDR4_JDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad42adbc5ae1c70cdc1926642fcc2baef" id="r_gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">ADC_JDR4_JDATA_Pos</a>)</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1" id="r_ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a></td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06" id="r_ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7" id="r_ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038" id="r_gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="memitem:gad6fdf317d06706f2a57b4aca8334eb37" id="r_gad6fdf317d06706f2a57b4aca8334eb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6fdf317d06706f2a57b4aca8334eb37">ADC_DR_ADC2DATA_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga86da874944121326b9f268295d8ce9b9" id="r_ga86da874944121326b9f268295d8ce9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6fdf317d06706f2a57b4aca8334eb37">ADC_DR_ADC2DATA_Pos</a>)</td></tr>
<tr class="memitem:ga67c396288ac97bfab2d37017bd536b98" id="r_ga67c396288ac97bfab2d37017bd536b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</a></td></tr>
<tr class="memitem:gaabf05dcdb9f298564bf23c2c012e0471" id="r_gaabf05dcdb9f298564bf23c2c012e0471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471">ADC_CSR_AWD1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8fc1dc3f69bc55d0dc278a8cfe172200" id="r_ga8fc1dc3f69bc55d0dc278a8cfe172200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471">ADC_CSR_AWD1_Pos</a>)</td></tr>
<tr class="memitem:ga3e640f7443f14d01a37e29cff004223f" id="r_ga3e640f7443f14d01a37e29cff004223f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200">ADC_CSR_AWD1_Msk</a></td></tr>
<tr class="memitem:ga193522f6fdf87c39545d2697f3650547" id="r_ga193522f6fdf87c39545d2697f3650547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193522f6fdf87c39545d2697f3650547">ADC_CSR_EOC1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gacaca4cc88bbeca3aee454610c500d2fc" id="r_gacaca4cc88bbeca3aee454610c500d2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc">ADC_CSR_EOC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga193522f6fdf87c39545d2697f3650547">ADC_CSR_EOC1_Pos</a>)</td></tr>
<tr class="memitem:ga715bcb019d713187aacd46f4482fa5f9" id="r_ga715bcb019d713187aacd46f4482fa5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc">ADC_CSR_EOC1_Msk</a></td></tr>
<tr class="memitem:gabff4c4fa606c1a8c035b453d95da53fd" id="r_gabff4c4fa606c1a8c035b453d95da53fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabff4c4fa606c1a8c035b453d95da53fd">ADC_CSR_JEOC1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga954441bd559cdbe9da94c7ff0172c859" id="r_ga954441bd559cdbe9da94c7ff0172c859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859">ADC_CSR_JEOC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabff4c4fa606c1a8c035b453d95da53fd">ADC_CSR_JEOC1_Pos</a>)</td></tr>
<tr class="memitem:ga1a8a134d8b946f3549390294ef94b8d6" id="r_ga1a8a134d8b946f3549390294ef94b8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859">ADC_CSR_JEOC1_Msk</a></td></tr>
<tr class="memitem:gaa094512686f5c37d85ec4c41b9fe1d21" id="r_gaa094512686f5c37d85ec4c41b9fe1d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21">ADC_CSR_JSTRT1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga6e0c41a114f966849054e2e43ee9b115" id="r_ga6e0c41a114f966849054e2e43ee9b115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21">ADC_CSR_JSTRT1_Pos</a>)</td></tr>
<tr class="memitem:ga3f1e6578b14d71c6d972c6d6f6d48eaa" id="r_ga3f1e6578b14d71c6d972c6d6f6d48eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115">ADC_CSR_JSTRT1_Msk</a></td></tr>
<tr class="memitem:ga186066448c230ab12a99cd67a22aaea5" id="r_ga186066448c230ab12a99cd67a22aaea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5">ADC_CSR_STRT1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga1d9691131e58b26068e792ad4b458bd6" id="r_ga1d9691131e58b26068e792ad4b458bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5">ADC_CSR_STRT1_Pos</a>)</td></tr>
<tr class="memitem:ga78ff468cfaa299ef62ab7b8b9910e142" id="r_ga78ff468cfaa299ef62ab7b8b9910e142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6">ADC_CSR_STRT1_Msk</a></td></tr>
<tr class="memitem:ga94e77ef740b6a1dccec74746261be4f1" id="r_ga94e77ef740b6a1dccec74746261be4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1">ADC_CSR_OVR1_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga7ab0daf58c1ac552862c36465fc864cc" id="r_ga7ab0daf58c1ac552862c36465fc864cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1">ADC_CSR_OVR1_Pos</a>)</td></tr>
<tr class="memitem:ga52c109fe013835222183c22b26d6edec" id="r_ga52c109fe013835222183c22b26d6edec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc">ADC_CSR_OVR1_Msk</a></td></tr>
<tr class="memitem:ga321ed2ccdf98d3a3307947056a8c401a" id="r_ga321ed2ccdf98d3a3307947056a8c401a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a></td></tr>
<tr class="memitem:ga9f9e95bcdc01cb070e8b42441839b517" id="r_ga9f9e95bcdc01cb070e8b42441839b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga535eaa79d3a77403b2e0981641f10f81" id="r_ga535eaa79d3a77403b2e0981641f10f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81">ADC_CCR_MULTI_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:gaf70ab04667c7c7da0f29c0e5a6c48e68" id="r_gaf70ab04667c7c7da0f29c0e5a6c48e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81">ADC_CCR_MULTI_Msk</a></td></tr>
<tr class="memitem:gae4e7104ce01e3a79b8f6138d87dc3684" id="r_gae4e7104ce01e3a79b8f6138d87dc3684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:ga8781dec7f076b475b85f8470aee94d06" id="r_ga8781dec7f076b475b85f8470aee94d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:gae6a5be6cff1227431b8d54dffcc1ce88" id="r_gae6a5be6cff1227431b8d54dffcc1ce88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:gae55be7b911b4c0272543f98a0dba5f20" id="r_gae55be7b911b4c0272543f98a0dba5f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:ga5087b3cb0d4570b80b3138c277bcbf6c" id="r_ga5087b3cb0d4570b80b3138c277bcbf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9e95bcdc01cb070e8b42441839b517">ADC_CCR_MULTI_Pos</a>)</td></tr>
<tr class="memitem:ga702c581a6341f08b3198cd41b0cb69a3" id="r_ga702c581a6341f08b3198cd41b0cb69a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga7c1c63139684661c857ece4937a72415" id="r_ga7c1c63139684661c857ece4937a72415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="memitem:ga9c13aa04949ed520cf92613d3a619198" id="r_ga9c13aa04949ed520cf92613d3a619198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a></td></tr>
<tr class="memitem:ga22b71e9df8b1fca93802ad602341eb0b" id="r_ga22b71e9df8b1fca93802ad602341eb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="memitem:ga6d0d5785cb6c75e700517e88af188573" id="r_ga6d0d5785cb6c75e700517e88af188573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="memitem:ga17f85cbda5dcf9a392a29befb73c6ceb" id="r_ga17f85cbda5dcf9a392a29befb73c6ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="memitem:gae0216de7d6fcfa507c9aa1400972d862" id="r_gae0216de7d6fcfa507c9aa1400972d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">ADC_CCR_DELAY_Pos</a>)</td></tr>
<tr class="memitem:ga27c6d297e452d728c075a6f9b953d0a5" id="r_ga27c6d297e452d728c075a6f9b953d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c6d297e452d728c075a6f9b953d0a5">ADC_CCR_DDS_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gad41720d885d32a33cb04782a2a2a74f9" id="r_gad41720d885d32a33cb04782a2a2a74f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9">ADC_CCR_DDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27c6d297e452d728c075a6f9b953d0a5">ADC_CCR_DDS_Pos</a>)</td></tr>
<tr class="memitem:ga7e745513bbc2e5e5a76ae999d5d535af" id="r_ga7e745513bbc2e5e5a76ae999d5d535af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9">ADC_CCR_DDS_Msk</a></td></tr>
<tr class="memitem:ga2cdf117dd6f678b5d2121253b4e452c6" id="r_ga2cdf117dd6f678b5d2121253b4e452c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gab7933afb88d395724816248ec8fa9b76" id="r_gab7933afb88d395724816248ec8fa9b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76">ADC_CCR_DMA_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="memitem:ga9e346b21afcaeced784e6c80b3aa1fb4" id="r_ga9e346b21afcaeced784e6c80b3aa1fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76">ADC_CCR_DMA_Msk</a></td></tr>
<tr class="memitem:ga3a42ee6ec5115244aef8f60d35abcc47" id="r_ga3a42ee6ec5115244aef8f60d35abcc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="memitem:gacdc9d29cafdd54e5c0dd752c358e1bc8" id="r_gacdc9d29cafdd54e5c0dd752c358e1bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdf117dd6f678b5d2121253b4e452c6">ADC_CCR_DMA_Pos</a>)</td></tr>
<tr class="memitem:gafceea99dc2287c360b275732f9862bca" id="r_gafceea99dc2287c360b275732f9862bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga2458ab94917987a44a275e1ed886e825" id="r_ga2458ab94917987a44a275e1ed886e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="memitem:ga3a2ee019aef4c64fffc72141f7aaab2c" id="r_ga3a2ee019aef4c64fffc72141f7aaab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825">ADC_CCR_ADCPRE_Msk</a></td></tr>
<tr class="memitem:gaf3108cc8fb81f6efd1e93fa5f82ac313" id="r_gaf3108cc8fb81f6efd1e93fa5f82ac313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="memitem:gafa090830d2d359db04f365d46c6644d5" id="r_gafa090830d2d359db04f365d46c6644d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca">ADC_CCR_ADCPRE_Pos</a>)</td></tr>
<tr class="memitem:ga8ece9c9847db39ff9782d07ed5104bbf" id="r_ga8ece9c9847db39ff9782d07ed5104bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ece9c9847db39ff9782d07ed5104bbf">ADC_CCR_VBATE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gac3d86d837c7c40d14882728116a3722b" id="r_gac3d86d837c7c40d14882728116a3722b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b">ADC_CCR_VBATE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ece9c9847db39ff9782d07ed5104bbf">ADC_CCR_VBATE_Pos</a>)</td></tr>
<tr class="memitem:ga519645e42dcf6b19af9c05dc40300abb" id="r_ga519645e42dcf6b19af9c05dc40300abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b">ADC_CCR_VBATE_Msk</a></td></tr>
<tr class="memitem:ga9741df391649af046f8310352ca3b3be" id="r_ga9741df391649af046f8310352ca3b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be">ADC_CCR_TSVREFE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga5e1a3df0d33a0c78197ad8c161c22a7a" id="r_ga5e1a3df0d33a0c78197ad8c161c22a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be">ADC_CCR_TSVREFE_Pos</a>)</td></tr>
<tr class="memitem:gafc020d85a8740491ce3f218a0706f1dc" id="r_gafc020d85a8740491ce3f218a0706f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a">ADC_CCR_TSVREFE_Msk</a></td></tr>
<tr class="memitem:gaa14929dd3fe8ae466d2ad41c395ca2c1" id="r_gaa14929dd3fe8ae466d2ad41c395ca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14929dd3fe8ae466d2ad41c395ca2c1">ADC_CDR_DATA1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gadb4c80caea7b29ec5b2b863e84288cf1" id="r_gadb4c80caea7b29ec5b2b863e84288cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1">ADC_CDR_DATA1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa14929dd3fe8ae466d2ad41c395ca2c1">ADC_CDR_DATA1_Pos</a>)</td></tr>
<tr class="memitem:ga6d7a0a18c77816c45c5682c3884e3d56" id="r_ga6d7a0a18c77816c45c5682c3884e3d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1">ADC_CDR_DATA1_Msk</a></td></tr>
<tr class="memitem:gab562b2adbf577b621d81758fa806e5fc" id="r_gab562b2adbf577b621d81758fa806e5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab562b2adbf577b621d81758fa806e5fc">ADC_CDR_DATA2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga2e8ac90ba8958b4d858c24e2896f7733" id="r_ga2e8ac90ba8958b4d858c24e2896f7733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733">ADC_CDR_DATA2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab562b2adbf577b621d81758fa806e5fc">ADC_CDR_DATA2_Pos</a>)</td></tr>
<tr class="memitem:ga55f0776b9bf2612c194c1ab478d8a371" id="r_ga55f0776b9bf2612c194c1ab478d8a371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733">ADC_CDR_DATA2_Msk</a></td></tr>
<tr class="memitem:ga588fd6c0f172ca0e7683bb54034564fe" id="r_ga588fd6c0f172ca0e7683bb54034564fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe">ADC_CDR_RDATA_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</a></td></tr>
<tr class="memitem:gad582026e4b62991d8281b51494902a33" id="r_gad582026e4b62991d8281b51494902a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33">ADC_CDR_RDATA_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</a></td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5" id="r_ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1" id="r_gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>)</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105" id="r_ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85" id="r_gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a" id="r_ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85">CRC_IDR_IDR_Pos</a>)</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0" id="r_gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1" id="r_ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5" id="r_ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>)</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7" id="r_ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="memitem:ga7663eb8440e12383fc88241acbfc99cf" id="r_ga7663eb8440e12383fc88241acbfc99cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf">DAC_CR_EN1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa4462abe77801be4a752c73aa2ff9a70" id="r_gaa4462abe77801be4a752c73aa2ff9a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf">DAC_CR_EN1_Pos</a>)</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd" id="r_gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a></td></tr>
<tr class="memitem:ga9f43af44fba93c50bf4765608ec6d902" id="r_ga9f43af44fba93c50bf4765608ec6d902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902">DAC_CR_BOFF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gad4cba0a69210b9ccb8566cfb83196e6f" id="r_gad4cba0a69210b9ccb8566cfb83196e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902">DAC_CR_BOFF1_Pos</a>)</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8" id="r_ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a></td></tr>
<tr class="memitem:ga6ef4ab719505604c7a41e31c27fd05dd" id="r_ga6ef4ab719505604c7a41e31c27fd05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd">DAC_CR_TEN1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga1be7eb4a830047b463d611c2c813f437" id="r_ga1be7eb4a830047b463d611c2c813f437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd">DAC_CR_TEN1_Pos</a>)</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109" id="r_ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a></td></tr>
<tr class="memitem:gadc5baf43a193c631ad3c05eb24b97a7b" id="r_gadc5baf43a193c631ad3c05eb24b97a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga0ca56925c2b1f9c7662c850146bec7bd" id="r_ga0ca56925c2b1f9c7662c850146bec7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c" id="r_gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a></td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b" id="r_ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766" id="r_ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408" id="r_gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="memitem:ga16a0202d6e3295400dc21b2088d333e1" id="r_ga16a0202d6e3295400dc21b2088d333e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga8d85e9d75f265088a37b911f573e7dd3" id="r_ga8d85e9d75f265088a37b911f573e7dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e" id="r_ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a></td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a" id="r_ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37" id="r_ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="memitem:ga018b4d24c02a803f2efb996745f49015" id="r_ga018b4d24c02a803f2efb996745f49015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga7f4fc31ff760aaa38ad85da8c4f1918a" id="r_ga7f4fc31ff760aaa38ad85da8c4f1918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085" id="r_ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a></td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec" id="r_ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d" id="r_ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b" id="r_ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b" id="r_gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="memitem:gac1caf9621895f2a99c4b33a0908247b6" id="r_gac1caf9621895f2a99c4b33a0908247b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6">DAC_CR_DMAEN1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga6509ff097fb987e9f1c592d6d5869356" id="r_ga6509ff097fb987e9f1c592d6d5869356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6">DAC_CR_DMAEN1_Pos</a>)</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17" id="r_ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a></td></tr>
<tr class="memitem:ga8a11a25b89aa18648594cb72bf3918bf" id="r_ga8a11a25b89aa18648594cb72bf3918bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf">DAC_CR_DMAUDRIE1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga8ad8aa68545055eac63ab43cc5d3da91" id="r_ga8ad8aa68545055eac63ab43cc5d3da91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf">DAC_CR_DMAUDRIE1_Pos</a>)</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea" id="r_gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a></td></tr>
<tr class="memitem:gaf2dbea8c55239069a24139f398785af4" id="r_gaf2dbea8c55239069a24139f398785af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4">DAC_CR_EN2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga84b276403310ffa2407b8c57996456e7" id="r_ga84b276403310ffa2407b8c57996456e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4">DAC_CR_EN2_Pos</a>)</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f" id="r_gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a></td></tr>
<tr class="memitem:gabb3eb9eaa48220ba7cac6204c4637b75" id="r_gabb3eb9eaa48220ba7cac6204c4637b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75">DAC_CR_BOFF2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga088fea2fa6ece1301af6818b836469f3" id="r_ga088fea2fa6ece1301af6818b836469f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75">DAC_CR_BOFF2_Pos</a>)</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9" id="r_gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a></td></tr>
<tr class="memitem:gaa2ef8fa2150330a16a2b19f17caa051e" id="r_gaa2ef8fa2150330a16a2b19f17caa051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e">DAC_CR_TEN2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gac16d129b7793ddcfef47bd642478d1df" id="r_gac16d129b7793ddcfef47bd642478d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e">DAC_CR_TEN2_Pos</a>)</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f" id="r_gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a></td></tr>
<tr class="memitem:ga80a933188591c4fbcad260c256105277" id="r_ga80a933188591c4fbcad260c256105277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga0c9339a1dc175b09378d1168ab514333" id="r_ga0c9339a1dc175b09378d1168ab514333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302" id="r_ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a></td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237" id="r_ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a" id="r_gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff" id="r_ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga7795c9de47dc6747045ee7e2e6fb8ba9" id="r_ga7795c9de47dc6747045ee7e2e6fb8ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga0420dd10713d50b05ab6c477ab502893" id="r_ga0420dd10713d50b05ab6c477ab502893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b" id="r_gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a></td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d" id="r_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f" id="r_ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="memitem:ga7cccefc999aeab6622afaf662c7c8c50" id="r_ga7cccefc999aeab6622afaf662c7c8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gace1bce6cad4004ab884396a1d73a1725" id="r_gace1bce6cad4004ab884396a1d73a1725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd" id="r_ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a></td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454" id="r_gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6" id="r_ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e" id="r_ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57" id="r_gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="memitem:ga264e3d328584463c5164a7cca726cabb" id="r_ga264e3d328584463c5164a7cca726cabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb">DAC_CR_DMAEN2_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gaa85027944d9eddc64c42ee2ed98611f4" id="r_gaa85027944d9eddc64c42ee2ed98611f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb">DAC_CR_DMAEN2_Pos</a>)</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53" id="r_ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a></td></tr>
<tr class="memitem:gad6bf1e308092f2ef72387eb0fc5a8412" id="r_gad6bf1e308092f2ef72387eb0fc5a8412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412">DAC_CR_DMAUDRIE2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:ga239ab4f68c1a74d0e9423bbf6c98c5da" id="r_ga239ab4f68c1a74d0e9423bbf6c98c5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412">DAC_CR_DMAUDRIE2_Pos</a>)</td></tr>
<tr class="memitem:ga803e3bae78ced744b93aa76615303e15" id="r_ga803e3bae78ced744b93aa76615303e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a></td></tr>
<tr class="memitem:ga32d8b5dafe7a5f4963e5f12656e48ee1" id="r_ga32d8b5dafe7a5f4963e5f12656e48ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1">DAC_SWTRIGR_SWTRIG1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga819696c72cca7dd861aa7a3d9081e425" id="r_ga819696c72cca7dd861aa7a3d9081e425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1">DAC_SWTRIGR_SWTRIG1_Pos</a>)</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd" id="r_ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a></td></tr>
<tr class="memitem:gadb85dac71ddd76ce877fad49a47634b5" id="r_gadb85dac71ddd76ce877fad49a47634b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5">DAC_SWTRIGR_SWTRIG2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga107859f1c6bd2dc30bf632941121bb05" id="r_ga107859f1c6bd2dc30bf632941121bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5">DAC_SWTRIGR_SWTRIG2_Pos</a>)</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8" id="r_gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a></td></tr>
<tr class="memitem:gab3250ec13530e0e363f0ab92c149774f" id="r_gab3250ec13530e0e363f0ab92c149774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f">DAC_DHR12R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga203fee3fe672b7468231c91ce8a55e4b" id="r_ga203fee3fe672b7468231c91ce8a55e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f">DAC_DHR12R1_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d" id="r_ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:gac1dcdc73fc338b3548cddcf84fb0c951" id="r_gac1dcdc73fc338b3548cddcf84fb0c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951">DAC_DHR12L1_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga065dab2c8181ab7e3ff6cb43a86400c4" id="r_ga065dab2c8181ab7e3ff6cb43a86400c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951">DAC_DHR12L1_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5" id="r_ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:ga6b874c02d121c755a1d4523f2e39134e" id="r_ga6b874c02d121c755a1d4523f2e39134e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e">DAC_DHR8R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gacde0062be02bb512e2bdc5ee84b4f17f" id="r_gacde0062be02bb512e2bdc5ee84b4f17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e">DAC_DHR8R1_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb" id="r_gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:gadd13752ec5bc912023c608426e47908e" id="r_gadd13752ec5bc912023c608426e47908e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e">DAC_DHR12R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad3cf4f31c9248dc74d00b813c1f2b2e0" id="r_gad3cf4f31c9248dc74d00b813c1f2b2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e">DAC_DHR12R2_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7" id="r_ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:ga8fe559f6278c4abd3b5db6277e82925b" id="r_ga8fe559f6278c4abd3b5db6277e82925b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b">DAC_DHR12L2_DACC2DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga40a67db51971c777b7ee75c4da5bc8e8" id="r_ga40a67db51971c777b7ee75c4da5bc8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b">DAC_DHR12L2_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab" id="r_ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:ga4a8082de99f7eef453237a409763718b" id="r_ga4a8082de99f7eef453237a409763718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b">DAC_DHR8R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gabf3e9e86edc54f83e02d2a0d3f486658" id="r_gabf3e9e86edc54f83e02d2a0d3f486658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b">DAC_DHR8R2_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c" id="r_ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:ga6d1a7b56cdc34694e1aa032be202e79d" id="r_ga6d1a7b56cdc34694e1aa032be202e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d">DAC_DHR12RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7cf050c1d3f7c651b461b463c8ae659e" id="r_ga7cf050c1d3f7c651b461b463c8ae659e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d">DAC_DHR12RD_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8" id="r_gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:gae522220c8b02ab4bcf82f122a45997d3" id="r_gae522220c8b02ab4bcf82f122a45997d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3">DAC_DHR12RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gaa0ae28d5d855fd8fe53de3d5fc2ee437" id="r_gaa0ae28d5d855fd8fe53de3d5fc2ee437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3">DAC_DHR12RD_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540" id="r_ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:gaa367fe7ed3f9b2d5114dcc46ccab7468" id="r_gaa367fe7ed3f9b2d5114dcc46ccab7468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468">DAC_DHR12LD_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gabbf9e7bb591e9c954f648ce36f5f9f90" id="r_gabbf9e7bb591e9c954f648ce36f5f9f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468">DAC_DHR12LD_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd" id="r_ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:gade1db665f01f9d179045057d0e857da0" id="r_gade1db665f01f9d179045057d0e857da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0">DAC_DHR12LD_DACC2DHR_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga0c6a0375af61a42378851c55436f0e23" id="r_ga0c6a0375af61a42378851c55436f0e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0">DAC_DHR12LD_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17" id="r_ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:gac004fb7fdc93225fb835b27e39229a57" id="r_gac004fb7fdc93225fb835b27e39229a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57">DAC_DHR8RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae1b85c14a79ef230c7771336ab683678" id="r_gae1b85c14a79ef230c7771336ab683678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57">DAC_DHR8RD_DACC1DHR_Pos</a>)</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d" id="r_ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a></td></tr>
<tr class="memitem:gabf849d0278349997f891d987def91224" id="r_gabf849d0278349997f891d987def91224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224">DAC_DHR8RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3520456f0013e51d3d2c3694d86488b6" id="r_ga3520456f0013e51d3d2c3694d86488b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224">DAC_DHR8RD_DACC2DHR_Pos</a>)</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9" id="r_gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a></td></tr>
<tr class="memitem:gaacef98a0af264fa6b23a187e74d7c82d" id="r_gaacef98a0af264fa6b23a187e74d7c82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d">DAC_DOR1_DACC1DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae11b4b811ab6ba4e981ee60318f7d1a4" id="r_gae11b4b811ab6ba4e981ee60318f7d1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d">DAC_DOR1_DACC1DOR_Pos</a>)</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a" id="r_ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a></td></tr>
<tr class="memitem:ga17aa70d42a524b2dd911326fa65630f1" id="r_ga17aa70d42a524b2dd911326fa65630f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1">DAC_DOR2_DACC2DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4a6d4d4b3b48221d195a3acb51ad6fbe" id="r_ga4a6d4d4b3b48221d195a3acb51ad6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1">DAC_DOR2_DACC2DOR_Pos</a>)</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04" id="r_gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a></td></tr>
<tr class="memitem:gadeeefee596334ca7c00e9dfa12cfdd83" id="r_gadeeefee596334ca7c00e9dfa12cfdd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83">DAC_SR_DMAUDR1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga75ded00bd7866ed6e38c52beb4854d64" id="r_ga75ded00bd7866ed6e38c52beb4854d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83">DAC_SR_DMAUDR1_Pos</a>)</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0" id="r_ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a></td></tr>
<tr class="memitem:gaa918fd0130e9edc2b4a21ff4ba17aa5e" id="r_gaa918fd0130e9edc2b4a21ff4ba17aa5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e">DAC_SR_DMAUDR2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:gaccadc59668f44b530b866ebcce6f0c74" id="r_gaccadc59668f44b530b866ebcce6f0c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e">DAC_SR_DMAUDR2_Pos</a>)</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d" id="r_gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a></td></tr>
<tr class="memitem:ga79fe8c72b18021aec9a18b68b9df324c" id="r_ga79fe8c72b18021aec9a18b68b9df324c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga27c7e607fbf7db7b5515bacbb9070346" id="r_ga27c7e607fbf7db7b5515bacbb9070346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346">DMA_SxCR_CHSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>)</td></tr>
<tr class="memitem:gadf353426d72702c7801416ba36d53dc6" id="r_gadf353426d72702c7801416ba36d53dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346">DMA_SxCR_CHSEL_Msk</a></td></tr>
<tr class="memitem:ga17d34dad5c7bdb97fdcadaebfed80d90" id="r_ga17d34dad5c7bdb97fdcadaebfed80d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90">DMA_SxCR_CHSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>)</td></tr>
<tr class="memitem:gafa59d7ef4d7e0895f18ca4ef1210edae" id="r_gafa59d7ef4d7e0895f18ca4ef1210edae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae">DMA_SxCR_CHSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>)</td></tr>
<tr class="memitem:gae001e60d3fd84c18bb5e2f96b695af38" id="r_gae001e60d3fd84c18bb5e2f96b695af38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38">DMA_SxCR_CHSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fe8c72b18021aec9a18b68b9df324c">DMA_SxCR_CHSEL_Pos</a>)</td></tr>
<tr class="memitem:gaf9bf6407dc86ae23902425ed20d90421" id="r_gaf9bf6407dc86ae23902425ed20d90421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:gaa451942408f8a368a57eb9c45e43e7c8" id="r_gaa451942408f8a368a57eb9c45e43e7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8">DMA_SxCR_MBURST_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="memitem:ga5c1174bff38faf5d87b71521bce8f84f" id="r_ga5c1174bff38faf5d87b71521bce8f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8">DMA_SxCR_MBURST_Msk</a></td></tr>
<tr class="memitem:ga1e3931a8f14ffe008b8717e1b3232fca" id="r_ga1e3931a8f14ffe008b8717e1b3232fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="memitem:gaf28eac7212392083bbf1b3d475022b74" id="r_gaf28eac7212392083bbf1b3d475022b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bf6407dc86ae23902425ed20d90421">DMA_SxCR_MBURST_Pos</a>)</td></tr>
<tr class="memitem:ga596bbd1719434d9b94dc57641788484e" id="r_ga596bbd1719434d9b94dc57641788484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga0522a557e1c258b7973e76da59cb7bbb" id="r_ga0522a557e1c258b7973e76da59cb7bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb">DMA_SxCR_PBURST_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="memitem:ga502380abb155eb3b37a2ca9359e2da2e" id="r_ga502380abb155eb3b37a2ca9359e2da2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb">DMA_SxCR_PBURST_Msk</a></td></tr>
<tr class="memitem:gadf0eee1ad1788868a194f95107057a16" id="r_gadf0eee1ad1788868a194f95107057a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="memitem:ga061207b2c654a0dd62e40187c9557eda" id="r_ga061207b2c654a0dd62e40187c9557eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga596bbd1719434d9b94dc57641788484e">DMA_SxCR_PBURST_Pos</a>)</td></tr>
<tr class="memitem:ga5ae631c89765d8c92dde7eece6b28c58" id="r_ga5ae631c89765d8c92dde7eece6b28c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae631c89765d8c92dde7eece6b28c58">DMA_SxCR_CT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gaa3ef149321f19c6fdda5eea2d622b78e" id="r_gaa3ef149321f19c6fdda5eea2d622b78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e">DMA_SxCR_CT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae631c89765d8c92dde7eece6b28c58">DMA_SxCR_CT_Pos</a>)</td></tr>
<tr class="memitem:gadd36c677ee53f56dc408cd549e64cf7d" id="r_gadd36c677ee53f56dc408cd549e64cf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e">DMA_SxCR_CT_Msk</a></td></tr>
<tr class="memitem:ga9d74a7510babe49319a47e4fccaceba7" id="r_ga9d74a7510babe49319a47e4fccaceba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74a7510babe49319a47e4fccaceba7">DMA_SxCR_DBM_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga460b7d274a9e54d2ddabddc9832425b4" id="r_ga460b7d274a9e54d2ddabddc9832425b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4">DMA_SxCR_DBM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74a7510babe49319a47e4fccaceba7">DMA_SxCR_DBM_Pos</a>)</td></tr>
<tr class="memitem:ga53a1cde736b2afc5a394a67849f0c497" id="r_ga53a1cde736b2afc5a394a67849f0c497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4">DMA_SxCR_DBM_Msk</a></td></tr>
<tr class="memitem:gaf0df2c0e1e3fa3614d74ee91cefa8173" id="r_gaf0df2c0e1e3fa3614d74ee91cefa8173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga3dc66d05a0b6c646926e155f584c2164" id="r_ga3dc66d05a0b6c646926e155f584c2164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164">DMA_SxCR_PL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="memitem:ga14c115d71a4e3b3c4da360108288154c" id="r_ga14c115d71a4e3b3c4da360108288154c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164">DMA_SxCR_PL_Msk</a></td></tr>
<tr class="memitem:ga41b1b2f7bd6f0af932ff0fb7df9336b6" id="r_ga41b1b2f7bd6f0af932ff0fb7df9336b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="memitem:ga81817adc8c0ee54dea0f67a1a9e8eb77" id="r_ga81817adc8c0ee54dea0f67a1a9e8eb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0df2c0e1e3fa3614d74ee91cefa8173">DMA_SxCR_PL_Pos</a>)</td></tr>
<tr class="memitem:ga5e2c688c88288e3f899e47c4d11ca4fa" id="r_ga5e2c688c88288e3f899e47c4d11ca4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c688c88288e3f899e47c4d11ca4fa">DMA_SxCR_PINCOS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga78df7ff746fecc4afaa5e980f11de4d6" id="r_ga78df7ff746fecc4afaa5e980f11de4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6">DMA_SxCR_PINCOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c688c88288e3f899e47c4d11ca4fa">DMA_SxCR_PINCOS_Pos</a>)</td></tr>
<tr class="memitem:gaeb929908d2e7fdef2136c20c93377c70" id="r_gaeb929908d2e7fdef2136c20c93377c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6">DMA_SxCR_PINCOS_Msk</a></td></tr>
<tr class="memitem:ga55693651f2994a1c09f7b47455638a6a" id="r_ga55693651f2994a1c09f7b47455638a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga769dd95d6aa84f0bc0080891094cd5bd" id="r_ga769dd95d6aa84f0bc0080891094cd5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd">DMA_SxCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="memitem:gae9a98cb706a722d726d8ec6e9fe4a773" id="r_gae9a98cb706a722d726d8ec6e9fe4a773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd">DMA_SxCR_MSIZE_Msk</a></td></tr>
<tr class="memitem:ga39adb60b3394b61366691b45b8c2b80f" id="r_ga39adb60b3394b61366691b45b8c2b80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="memitem:gaa5c2ef08ab52de52b4e1fd785f60e263" id="r_gaa5c2ef08ab52de52b4e1fd785f60e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55693651f2994a1c09f7b47455638a6a">DMA_SxCR_MSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga56479851c087f5fe7ea9656862ad35e1" id="r_ga56479851c087f5fe7ea9656862ad35e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga1ddb21769dcff3c41c4bb61e66d8459a" id="r_ga1ddb21769dcff3c41c4bb61e66d8459a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a">DMA_SxCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:gaea0808f979c27b7b68d79ad511e95ea0" id="r_gaea0808f979c27b7b68d79ad511e95ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a">DMA_SxCR_PSIZE_Msk</a></td></tr>
<tr class="memitem:gab05cf3e3f7c9edae5c70d59b3b75b14f" id="r_gab05cf3e3f7c9edae5c70d59b3b75b14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga8f376d0900380a3045cbeadd6a037302" id="r_ga8f376d0900380a3045cbeadd6a037302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56479851c087f5fe7ea9656862ad35e1">DMA_SxCR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga11d90925c956a5196f58cf3fc89aa56f" id="r_ga11d90925c956a5196f58cf3fc89aa56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d90925c956a5196f58cf3fc89aa56f">DMA_SxCR_MINC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga3b9b94c796c25b6dac673c711f74eb48" id="r_ga3b9b94c796c25b6dac673c711f74eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48">DMA_SxCR_MINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d90925c956a5196f58cf3fc89aa56f">DMA_SxCR_MINC_Pos</a>)</td></tr>
<tr class="memitem:ga771a295832a584a3777ede523a691719" id="r_ga771a295832a584a3777ede523a691719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48">DMA_SxCR_MINC_Msk</a></td></tr>
<tr class="memitem:ga6f2a2143daf87c92d37da6503762f7c5" id="r_ga6f2a2143daf87c92d37da6503762f7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a2143daf87c92d37da6503762f7c5">DMA_SxCR_PINC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga0829e862db027069781244f9820113ab" id="r_ga0829e862db027069781244f9820113ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab">DMA_SxCR_PINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a2143daf87c92d37da6503762f7c5">DMA_SxCR_PINC_Pos</a>)</td></tr>
<tr class="memitem:ga29c5d5c559dd14646fdc170e74f1f03b" id="r_ga29c5d5c559dd14646fdc170e74f1f03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab">DMA_SxCR_PINC_Msk</a></td></tr>
<tr class="memitem:ga34774d3e38a7f910c9eb723208457a83" id="r_ga34774d3e38a7f910c9eb723208457a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34774d3e38a7f910c9eb723208457a83">DMA_SxCR_CIRC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga873f1581fb2b88c20d6621143a5751ac" id="r_ga873f1581fb2b88c20d6621143a5751ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac">DMA_SxCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34774d3e38a7f910c9eb723208457a83">DMA_SxCR_CIRC_Pos</a>)</td></tr>
<tr class="memitem:gadc248dbc519cc580621cdadcdd8741fb" id="r_gadc248dbc519cc580621cdadcdd8741fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac">DMA_SxCR_CIRC_Msk</a></td></tr>
<tr class="memitem:ga8302200753a3788a5b45462513a84b6b" id="r_ga8302200753a3788a5b45462513a84b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gab6c4f77554490fc06ecbd63e0e81a696" id="r_gab6c4f77554490fc06ecbd63e0e81a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696">DMA_SxCR_DIR_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="memitem:ga16bc78076551c42cbdc084e9d0006bd4" id="r_ga16bc78076551c42cbdc084e9d0006bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696">DMA_SxCR_DIR_Msk</a></td></tr>
<tr class="memitem:gadca9547536f3d2f76577275964b4875e" id="r_gadca9547536f3d2f76577275964b4875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="memitem:gac52c8d6ecad03bfe531867fa7457f2ae" id="r_gac52c8d6ecad03bfe531867fa7457f2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8302200753a3788a5b45462513a84b6b">DMA_SxCR_DIR_Pos</a>)</td></tr>
<tr class="memitem:gac9b6e1601b8fe4d4315dabeb21d87871" id="r_gac9b6e1601b8fe4d4315dabeb21d87871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b6e1601b8fe4d4315dabeb21d87871">DMA_SxCR_PFCTRL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gab67e3396d4689bc81191afda92e1864c" id="r_gab67e3396d4689bc81191afda92e1864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c">DMA_SxCR_PFCTRL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b6e1601b8fe4d4315dabeb21d87871">DMA_SxCR_PFCTRL_Pos</a>)</td></tr>
<tr class="memitem:ga11f412d256043bec3e01ceef7f2099f2" id="r_ga11f412d256043bec3e01ceef7f2099f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c">DMA_SxCR_PFCTRL_Msk</a></td></tr>
<tr class="memitem:ga04d5934cc3988e035dcb1bf40f6e755a" id="r_ga04d5934cc3988e035dcb1bf40f6e755a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d5934cc3988e035dcb1bf40f6e755a">DMA_SxCR_TCIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga86e6592b451e33103e1d6d119046a5e3" id="r_ga86e6592b451e33103e1d6d119046a5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3">DMA_SxCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04d5934cc3988e035dcb1bf40f6e755a">DMA_SxCR_TCIE_Pos</a>)</td></tr>
<tr class="memitem:ga6ae47cc2cd2e985d29cb6b0bb65da1d7" id="r_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3">DMA_SxCR_TCIE_Msk</a></td></tr>
<tr class="memitem:ga7ed0223ba349ffb6e55d16415be0a92e" id="r_ga7ed0223ba349ffb6e55d16415be0a92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed0223ba349ffb6e55d16415be0a92e">DMA_SxCR_HTIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga1b2b5b47a0da93f112effd85edf7e27b" id="r_ga1b2b5b47a0da93f112effd85edf7e27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b">DMA_SxCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed0223ba349ffb6e55d16415be0a92e">DMA_SxCR_HTIE_Pos</a>)</td></tr>
<tr class="memitem:ga13a7fe097608bc5031d42ba69effed20" id="r_ga13a7fe097608bc5031d42ba69effed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b">DMA_SxCR_HTIE_Msk</a></td></tr>
<tr class="memitem:ga3416da006a6a698c8f95f91e0b9b4b5f" id="r_ga3416da006a6a698c8f95f91e0b9b4b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3416da006a6a698c8f95f91e0b9b4b5f">DMA_SxCR_TEIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga7e7331240fc8545d3dba92568b243039" id="r_ga7e7331240fc8545d3dba92568b243039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039">DMA_SxCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3416da006a6a698c8f95f91e0b9b4b5f">DMA_SxCR_TEIE_Pos</a>)</td></tr>
<tr class="memitem:gaeee99c36ba3ea56cdb4f73a0b01fb602" id="r_gaeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039">DMA_SxCR_TEIE_Msk</a></td></tr>
<tr class="memitem:ga90d77b99e19ffb0ce8533726db577011" id="r_ga90d77b99e19ffb0ce8533726db577011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d77b99e19ffb0ce8533726db577011">DMA_SxCR_DMEIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga640f196b45fc4e81ac468cbc3503148b" id="r_ga640f196b45fc4e81ac468cbc3503148b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b">DMA_SxCR_DMEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90d77b99e19ffb0ce8533726db577011">DMA_SxCR_DMEIE_Pos</a>)</td></tr>
<tr class="memitem:gacaecc56f94a9af756d077cf7df1b6c41" id="r_gacaecc56f94a9af756d077cf7df1b6c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b">DMA_SxCR_DMEIE_Msk</a></td></tr>
<tr class="memitem:ga0ae3e4666ee54b89bca73e5ce40032a8" id="r_ga0ae3e4666ee54b89bca73e5ce40032a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae3e4666ee54b89bca73e5ce40032a8">DMA_SxCR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga038999913cf4b5608f4b06bde0f5b6f1" id="r_ga038999913cf4b5608f4b06bde0f5b6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1">DMA_SxCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae3e4666ee54b89bca73e5ce40032a8">DMA_SxCR_EN_Pos</a>)</td></tr>
<tr class="memitem:gaabf69fe92e9a44167535365b0fe4ea9e" id="r_gaabf69fe92e9a44167535365b0fe4ea9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1">DMA_SxCR_EN_Msk</a></td></tr>
<tr class="memitem:gad4c9d3fe3ecd436e1e33bf246a8a1d81" id="r_gad4c9d3fe3ecd436e1e33bf246a8a1d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9d3fe3ecd436e1e33bf246a8a1d81">DMA_SxCR_ACK_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gae03b6c12b1fc9d635ce6abac4b15006e" id="r_gae03b6c12b1fc9d635ce6abac4b15006e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e">DMA_SxCR_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9d3fe3ecd436e1e33bf246a8a1d81">DMA_SxCR_ACK_Pos</a>)</td></tr>
<tr class="memitem:ga4f597f58faf86d2b78ad931079f57305" id="r_ga4f597f58faf86d2b78ad931079f57305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305">DMA_SxCR_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e">DMA_SxCR_ACK_Msk</a></td></tr>
<tr class="memitem:gaba02a9fd02f498e258e93837b511cdd1" id="r_gaba02a9fd02f498e258e93837b511cdd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad9525ced3fadc78d4d5bb8234d226a52" id="r_gad9525ced3fadc78d4d5bb8234d226a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52">DMA_SxNDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga62e0e1a1121885de705e618855ba83b0" id="r_ga62e0e1a1121885de705e618855ba83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52">DMA_SxNDT_Msk</a></td></tr>
<tr class="memitem:ga9ae52f0e22e621d60861143ca6027852" id="r_ga9ae52f0e22e621d60861143ca6027852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852">DMA_SxNDT_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga4c4223f0a871ccfee403988befa42d94" id="r_ga4c4223f0a871ccfee403988befa42d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94">DMA_SxNDT_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga4766cc41262f7b530351ecc5939fc222" id="r_ga4766cc41262f7b530351ecc5939fc222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222">DMA_SxNDT_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:gaaa43d96546fce4a436e4478a99ac0394" id="r_gaaa43d96546fce4a436e4478a99ac0394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394">DMA_SxNDT_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga81412c27b9d192be6c8c251b3a750e3c" id="r_ga81412c27b9d192be6c8c251b3a750e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c">DMA_SxNDT_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:gaeff6beaa117fca4b6d1bbd87de34f674" id="r_gaeff6beaa117fca4b6d1bbd87de34f674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674">DMA_SxNDT_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga7533a77655a960f82d08edfd2f4bf7ee" id="r_ga7533a77655a960f82d08edfd2f4bf7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee">DMA_SxNDT_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga4b2791b19fcf8586ffd28204bab2f2b4" id="r_ga4b2791b19fcf8586ffd28204bab2f2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4">DMA_SxNDT_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:gaa6d77fc0aa9e027fc906f70f8e6a4aca" id="r_gaa6d77fc0aa9e027fc906f70f8e6a4aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca">DMA_SxNDT_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga4b4f096ed9b7f778e5b6beec36ca9698" id="r_ga4b4f096ed9b7f778e5b6beec36ca9698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698">DMA_SxNDT_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga64a0c2548db60b344bbbda72b53089ca" id="r_ga64a0c2548db60b344bbbda72b53089ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca">DMA_SxNDT_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga6e37fe0da3a0c2e6ac94f999c8455187" id="r_ga6e37fe0da3a0c2e6ac94f999c8455187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187">DMA_SxNDT_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:gaa27c8ece8e904ef16ea45be9f7733103" id="r_gaa27c8ece8e904ef16ea45be9f7733103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103">DMA_SxNDT_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga8f320a375482fe097d3f1579925013bb" id="r_ga8f320a375482fe097d3f1579925013bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb">DMA_SxNDT_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga8882d292259d683b075bf6c4e009b3ae" id="r_ga8882d292259d683b075bf6c4e009b3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae">DMA_SxNDT_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga386a1a2048a470bed80654cd548dea65" id="r_ga386a1a2048a470bed80654cd548dea65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65">DMA_SxNDT_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaba02a9fd02f498e258e93837b511cdd1">DMA_SxNDT_Pos</a>)</td></tr>
<tr class="memitem:ga10b0f3097f54eff7dd2d43bb1c31f736" id="r_ga10b0f3097f54eff7dd2d43bb1c31f736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10b0f3097f54eff7dd2d43bb1c31f736">DMA_SxFCR_FEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gadff36ebec91293d8106a40bbf580be00" id="r_gadff36ebec91293d8106a40bbf580be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00">DMA_SxFCR_FEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10b0f3097f54eff7dd2d43bb1c31f736">DMA_SxFCR_FEIE_Pos</a>)</td></tr>
<tr class="memitem:gaba9ca2264bc381abe0f4183729ab1fb1" id="r_gaba9ca2264bc381abe0f4183729ab1fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00">DMA_SxFCR_FEIE_Msk</a></td></tr>
<tr class="memitem:ga6719968db5f4e50b30015434339db896" id="r_ga6719968db5f4e50b30015434339db896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga46ecd57c9b56be53a38263c02d25c50f" id="r_ga46ecd57c9b56be53a38263c02d25c50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f">DMA_SxFCR_FS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="memitem:ga56094479dc9b173b00ccfb199d8a2853" id="r_ga56094479dc9b173b00ccfb199d8a2853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f">DMA_SxFCR_FS_Msk</a></td></tr>
<tr class="memitem:gaccf0cb1a99fb8265535b15fc6a428060" id="r_gaccf0cb1a99fb8265535b15fc6a428060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="memitem:ga6b5dd8e40fe393762866522caa0ab842" id="r_ga6b5dd8e40fe393762866522caa0ab842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="memitem:ga51558a53d17a6deeed3937c15787361c" id="r_ga51558a53d17a6deeed3937c15787361c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6719968db5f4e50b30015434339db896">DMA_SxFCR_FS_Pos</a>)</td></tr>
<tr class="memitem:ga562b4b1bcd309931c42bfe7793044e91" id="r_ga562b4b1bcd309931c42bfe7793044e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562b4b1bcd309931c42bfe7793044e91">DMA_SxFCR_DMDIS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gadedd400be2f182737e484d52be6b80c1" id="r_gadedd400be2f182737e484d52be6b80c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1">DMA_SxFCR_DMDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562b4b1bcd309931c42bfe7793044e91">DMA_SxFCR_DMDIS_Pos</a>)</td></tr>
<tr class="memitem:ga89406bb954742665691c0ac2f8d95ec9" id="r_ga89406bb954742665691c0ac2f8d95ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1">DMA_SxFCR_DMDIS_Msk</a></td></tr>
<tr class="memitem:gae6876e8621d30962774d2b72dbc720ec" id="r_gae6876e8621d30962774d2b72dbc720ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5e436952c24ada5a0c553043092285e7" id="r_ga5e436952c24ada5a0c553043092285e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7">DMA_SxFCR_FTH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="memitem:ga44c16978164026a81f5b07280e800e7f" id="r_ga44c16978164026a81f5b07280e800e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7">DMA_SxFCR_FTH_Msk</a></td></tr>
<tr class="memitem:ga63716e11d34bca95927671055aa63fe8" id="r_ga63716e11d34bca95927671055aa63fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="memitem:gae3d780fc1222a183071c73e62a0524a1" id="r_gae3d780fc1222a183071c73e62a0524a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6876e8621d30962774d2b72dbc720ec">DMA_SxFCR_FTH_Pos</a>)</td></tr>
<tr class="memitem:ga1917ec61d4f0b063c4d63c94d00f104c" id="r_ga1917ec61d4f0b063c4d63c94d00f104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1917ec61d4f0b063c4d63c94d00f104c">DMA_LISR_TCIF3_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga9fcbb22f764dbcd84f9f7679ba140fd8" id="r_ga9fcbb22f764dbcd84f9f7679ba140fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8">DMA_LISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1917ec61d4f0b063c4d63c94d00f104c">DMA_LISR_TCIF3_Pos</a>)</td></tr>
<tr class="memitem:ga44e5bf8adbb2646d325cba8d5dd670d8" id="r_ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8">DMA_LISR_TCIF3_Msk</a></td></tr>
<tr class="memitem:gabc365b9d116f7bf0fb0bdb4a36b025f0" id="r_gabc365b9d116f7bf0fb0bdb4a36b025f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc365b9d116f7bf0fb0bdb4a36b025f0">DMA_LISR_HTIF3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga202e6ae73e145494851e4c40f5c2eb2e" id="r_ga202e6ae73e145494851e4c40f5c2eb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e">DMA_LISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc365b9d116f7bf0fb0bdb4a36b025f0">DMA_LISR_HTIF3_Pos</a>)</td></tr>
<tr class="memitem:gaa10c891ee2ec333b7f87eea5886d574f" id="r_gaa10c891ee2ec333b7f87eea5886d574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e">DMA_LISR_HTIF3_Msk</a></td></tr>
<tr class="memitem:ga3eb3514f45c12c124807ea04b5e5206d" id="r_ga3eb3514f45c12c124807ea04b5e5206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb3514f45c12c124807ea04b5e5206d">DMA_LISR_TEIF3_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga770b6645dff14ef5d2950aff2995ec72" id="r_ga770b6645dff14ef5d2950aff2995ec72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72">DMA_LISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb3514f45c12c124807ea04b5e5206d">DMA_LISR_TEIF3_Pos</a>)</td></tr>
<tr class="memitem:ga5dfaba3a5db7cdcbddf9ee5974b44c2f" id="r_ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72">DMA_LISR_TEIF3_Msk</a></td></tr>
<tr class="memitem:ga9f039fe3193408bc81d812149996ea9f" id="r_ga9f039fe3193408bc81d812149996ea9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f039fe3193408bc81d812149996ea9f">DMA_LISR_DMEIF3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gad4331e1ec530a0dc0cbee400d5950b3a" id="r_gad4331e1ec530a0dc0cbee400d5950b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a">DMA_LISR_DMEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f039fe3193408bc81d812149996ea9f">DMA_LISR_DMEIF3_Pos</a>)</td></tr>
<tr class="memitem:ga01fd1397b41221f5bdf6f107cb92e196" id="r_ga01fd1397b41221f5bdf6f107cb92e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a">DMA_LISR_DMEIF3_Msk</a></td></tr>
<tr class="memitem:gace4ae0196dace02aceafe1fe77b6e6d7" id="r_gace4ae0196dace02aceafe1fe77b6e6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4ae0196dace02aceafe1fe77b6e6d7">DMA_LISR_FEIF3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga46bd312d438cb54d4b68b189cf120fd1" id="r_ga46bd312d438cb54d4b68b189cf120fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1">DMA_LISR_FEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace4ae0196dace02aceafe1fe77b6e6d7">DMA_LISR_FEIF3_Pos</a>)</td></tr>
<tr class="memitem:ga5367443a1378eef82aed62ca22763952" id="r_ga5367443a1378eef82aed62ca22763952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1">DMA_LISR_FEIF3_Msk</a></td></tr>
<tr class="memitem:ga7d0716b2ad4127572e8b69fb92652f19" id="r_ga7d0716b2ad4127572e8b69fb92652f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d0716b2ad4127572e8b69fb92652f19">DMA_LISR_TCIF2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gae271580139c8f7d241532d0c833afe06" id="r_gae271580139c8f7d241532d0c833afe06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06">DMA_LISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d0716b2ad4127572e8b69fb92652f19">DMA_LISR_TCIF2_Pos</a>)</td></tr>
<tr class="memitem:gaf21350cce8c4cb5d7c6fcf5edc930cf8" id="r_gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06">DMA_LISR_TCIF2_Msk</a></td></tr>
<tr class="memitem:ga2700c5fdeaa7186a38c920f5ec85ea49" id="r_ga2700c5fdeaa7186a38c920f5ec85ea49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2700c5fdeaa7186a38c920f5ec85ea49">DMA_LISR_HTIF2_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga83c87fe2679a6130003dd72b363e9c53" id="r_ga83c87fe2679a6130003dd72b363e9c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53">DMA_LISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2700c5fdeaa7186a38c920f5ec85ea49">DMA_LISR_HTIF2_Pos</a>)</td></tr>
<tr class="memitem:ga6ca25185d14a1f0c208ec8ceadc787a6" id="r_ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53">DMA_LISR_HTIF2_Msk</a></td></tr>
<tr class="memitem:gac01bf79870cef24f0875200fba8ab778" id="r_gac01bf79870cef24f0875200fba8ab778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01bf79870cef24f0875200fba8ab778">DMA_LISR_TEIF2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga64f9f609e2612044dd911f853c401ce9" id="r_ga64f9f609e2612044dd911f853c401ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9">DMA_LISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac01bf79870cef24f0875200fba8ab778">DMA_LISR_TEIF2_Pos</a>)</td></tr>
<tr class="memitem:ga74d540802cadde42bdd6debae5d8ab89" id="r_ga74d540802cadde42bdd6debae5d8ab89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9">DMA_LISR_TEIF2_Msk</a></td></tr>
<tr class="memitem:gad852ffba4cb1b34e1cc77ba3f5075c03" id="r_gad852ffba4cb1b34e1cc77ba3f5075c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad852ffba4cb1b34e1cc77ba3f5075c03">DMA_LISR_DMEIF2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga6f7a3d352057475b51e9627d497bf8d5" id="r_ga6f7a3d352057475b51e9627d497bf8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5">DMA_LISR_DMEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad852ffba4cb1b34e1cc77ba3f5075c03">DMA_LISR_DMEIF2_Pos</a>)</td></tr>
<tr class="memitem:gabc7edcd7404f0dcf19a724dfad22026a" id="r_gabc7edcd7404f0dcf19a724dfad22026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5">DMA_LISR_DMEIF2_Msk</a></td></tr>
<tr class="memitem:ga53433f2c39d945b72231cff33c0b6ccb" id="r_ga53433f2c39d945b72231cff33c0b6ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53433f2c39d945b72231cff33c0b6ccb">DMA_LISR_FEIF2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga2d4c97aa0bf50b5ff36e271bde6b2285" id="r_ga2d4c97aa0bf50b5ff36e271bde6b2285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285">DMA_LISR_FEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53433f2c39d945b72231cff33c0b6ccb">DMA_LISR_FEIF2_Pos</a>)</td></tr>
<tr class="memitem:ga99c42b194213872753460ef9b7745213" id="r_ga99c42b194213872753460ef9b7745213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285">DMA_LISR_FEIF2_Msk</a></td></tr>
<tr class="memitem:ga03abe37d6a707015bd502285aa4ab71c" id="r_ga03abe37d6a707015bd502285aa4ab71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03abe37d6a707015bd502285aa4ab71c">DMA_LISR_TCIF1_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga338a63d76a175d0ef90bd5469232cc69" id="r_ga338a63d76a175d0ef90bd5469232cc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69">DMA_LISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03abe37d6a707015bd502285aa4ab71c">DMA_LISR_TCIF1_Pos</a>)</td></tr>
<tr class="memitem:gae02aec39ded937b3ce816d3df4520d9b" id="r_gae02aec39ded937b3ce816d3df4520d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69">DMA_LISR_TCIF1_Msk</a></td></tr>
<tr class="memitem:ga00c7637307de891e63bc8ca8cb7750f4" id="r_ga00c7637307de891e63bc8ca8cb7750f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7637307de891e63bc8ca8cb7750f4">DMA_LISR_HTIF1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga3c9343cd010bd919a13bf32f9a8d998f" id="r_ga3c9343cd010bd919a13bf32f9a8d998f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f">DMA_LISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7637307de891e63bc8ca8cb7750f4">DMA_LISR_HTIF1_Pos</a>)</td></tr>
<tr class="memitem:ga04304a9f8891e325247c0aaa4c9fac72" id="r_ga04304a9f8891e325247c0aaa4c9fac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f">DMA_LISR_HTIF1_Msk</a></td></tr>
<tr class="memitem:ga81e7b142424b2a4901007ea232482931" id="r_ga81e7b142424b2a4901007ea232482931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7b142424b2a4901007ea232482931">DMA_LISR_TEIF1_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga014420a4087c5f7fa521536fed95a57b" id="r_ga014420a4087c5f7fa521536fed95a57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b">DMA_LISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e7b142424b2a4901007ea232482931">DMA_LISR_TEIF1_Pos</a>)</td></tr>
<tr class="memitem:ga0cd826db0b9ea5544d1a93beb90f8972" id="r_ga0cd826db0b9ea5544d1a93beb90f8972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b">DMA_LISR_TEIF1_Msk</a></td></tr>
<tr class="memitem:ga863200d27b1112aa53312c17b3130fb9" id="r_ga863200d27b1112aa53312c17b3130fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga863200d27b1112aa53312c17b3130fb9">DMA_LISR_DMEIF1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga71ddcdc61bbf235161b59b2fa356fa3b" id="r_ga71ddcdc61bbf235161b59b2fa356fa3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b">DMA_LISR_DMEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga863200d27b1112aa53312c17b3130fb9">DMA_LISR_DMEIF1_Pos</a>)</td></tr>
<tr class="memitem:gaa4903814bfc12dd6193416374fbddf8c" id="r_gaa4903814bfc12dd6193416374fbddf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b">DMA_LISR_DMEIF1_Msk</a></td></tr>
<tr class="memitem:ga4f8b90ddc0ba4459e396755e1fcc156f" id="r_ga4f8b90ddc0ba4459e396755e1fcc156f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8b90ddc0ba4459e396755e1fcc156f">DMA_LISR_FEIF1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaa932a51d97ae0952a1cf37b876ac9cbc" id="r_gaa932a51d97ae0952a1cf37b876ac9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc">DMA_LISR_FEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8b90ddc0ba4459e396755e1fcc156f">DMA_LISR_FEIF1_Pos</a>)</td></tr>
<tr class="memitem:gafbc4fecde60c09e12f10113a156bb922" id="r_gafbc4fecde60c09e12f10113a156bb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc">DMA_LISR_FEIF1_Msk</a></td></tr>
<tr class="memitem:ga7ca6a950eb06d3526feab88473965afe" id="r_ga7ca6a950eb06d3526feab88473965afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ca6a950eb06d3526feab88473965afe">DMA_LISR_TCIF0_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gae0a6dc2ab51b3f572bf7dba9ee25354b" id="r_gae0a6dc2ab51b3f572bf7dba9ee25354b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b">DMA_LISR_TCIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ca6a950eb06d3526feab88473965afe">DMA_LISR_TCIF0_Pos</a>)</td></tr>
<tr class="memitem:gadbc3f7e52c0688bed4b71fa37666901d" id="r_gadbc3f7e52c0688bed4b71fa37666901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b">DMA_LISR_TCIF0_Msk</a></td></tr>
<tr class="memitem:ga3e84488e6b41b533d99b63e3a08008da" id="r_ga3e84488e6b41b533d99b63e3a08008da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e84488e6b41b533d99b63e3a08008da">DMA_LISR_HTIF0_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8c5a05c426a6fc95eee5f6b387139293" id="r_ga8c5a05c426a6fc95eee5f6b387139293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293">DMA_LISR_HTIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e84488e6b41b533d99b63e3a08008da">DMA_LISR_HTIF0_Pos</a>)</td></tr>
<tr class="memitem:ga6181727d13abbc46283ff22ce359e3b9" id="r_ga6181727d13abbc46283ff22ce359e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293">DMA_LISR_HTIF0_Msk</a></td></tr>
<tr class="memitem:gae0ce7d8c40ff5bece107011e99d86e16" id="r_gae0ce7d8c40ff5bece107011e99d86e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ce7d8c40ff5bece107011e99d86e16">DMA_LISR_TEIF0_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga8213385927a3d6b07c3e035b331fead4" id="r_ga8213385927a3d6b07c3e035b331fead4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4">DMA_LISR_TEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0ce7d8c40ff5bece107011e99d86e16">DMA_LISR_TEIF0_Pos</a>)</td></tr>
<tr class="memitem:gad43cdafa5acfcd683b7a2ee8976dd8ba" id="r_gad43cdafa5acfcd683b7a2ee8976dd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4">DMA_LISR_TEIF0_Msk</a></td></tr>
<tr class="memitem:ga143abdc2acba3fb3ff2e3bc76f8cbf9d" id="r_ga143abdc2acba3fb3ff2e3bc76f8cbf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga143abdc2acba3fb3ff2e3bc76f8cbf9d">DMA_LISR_DMEIF0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga66347e1824698903c1533784c2413f84" id="r_ga66347e1824698903c1533784c2413f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84">DMA_LISR_DMEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga143abdc2acba3fb3ff2e3bc76f8cbf9d">DMA_LISR_DMEIF0_Pos</a>)</td></tr>
<tr class="memitem:ga72de97ebc9d063dceb38bada91c44878" id="r_ga72de97ebc9d063dceb38bada91c44878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84">DMA_LISR_DMEIF0_Msk</a></td></tr>
<tr class="memitem:gaf0b4469def09a256f7ce049de364650a" id="r_gaf0b4469def09a256f7ce049de364650a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b4469def09a256f7ce049de364650a">DMA_LISR_FEIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac4ecaf3690c72bee4bd08746779615dd" id="r_gac4ecaf3690c72bee4bd08746779615dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd">DMA_LISR_FEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b4469def09a256f7ce049de364650a">DMA_LISR_FEIF0_Pos</a>)</td></tr>
<tr class="memitem:ga79bcc3f8e773206a66aba95c6f889d6f" id="r_ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd">DMA_LISR_FEIF0_Msk</a></td></tr>
<tr class="memitem:ga6de32d4d0c47fc9ee420f6f94e02f275" id="r_ga6de32d4d0c47fc9ee420f6f94e02f275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de32d4d0c47fc9ee420f6f94e02f275">DMA_HISR_TCIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga7cecdf83cc7589761412e00b3d71e657" id="r_ga7cecdf83cc7589761412e00b3d71e657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657">DMA_HISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6de32d4d0c47fc9ee420f6f94e02f275">DMA_HISR_TCIF7_Pos</a>)</td></tr>
<tr class="memitem:gad20a0a5e103def436d4e329fc0888482" id="r_gad20a0a5e103def436d4e329fc0888482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657">DMA_HISR_TCIF7_Msk</a></td></tr>
<tr class="memitem:ga2d1b08aa592736655c679f9f57275ecd" id="r_ga2d1b08aa592736655c679f9f57275ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1b08aa592736655c679f9f57275ecd">DMA_HISR_HTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga32a223400ca195866f036f2a3cdf2029" id="r_ga32a223400ca195866f036f2a3cdf2029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029">DMA_HISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1b08aa592736655c679f9f57275ecd">DMA_HISR_HTIF7_Pos</a>)</td></tr>
<tr class="memitem:gaf535d1a3209d2e2e0e616e2d7501525d" id="r_gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029">DMA_HISR_HTIF7_Msk</a></td></tr>
<tr class="memitem:gac9f7912fe43718644df70d92495a2fe8" id="r_gac9f7912fe43718644df70d92495a2fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7912fe43718644df70d92495a2fe8">DMA_HISR_TEIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga2754f465bbced1dec2e45bbb8fc9a3c4" id="r_ga2754f465bbced1dec2e45bbb8fc9a3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4">DMA_HISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7912fe43718644df70d92495a2fe8">DMA_HISR_TEIF7_Pos</a>)</td></tr>
<tr class="memitem:ga960f094539b5afc7f9d5e45b7909afe6" id="r_ga960f094539b5afc7f9d5e45b7909afe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4">DMA_HISR_TEIF7_Msk</a></td></tr>
<tr class="memitem:ga9e3c0b6526917df4addd70f13f7b9417" id="r_ga9e3c0b6526917df4addd70f13f7b9417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3c0b6526917df4addd70f13f7b9417">DMA_HISR_DMEIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga6c027560b6bf31fb7926439500c32d6c" id="r_ga6c027560b6bf31fb7926439500c32d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c">DMA_HISR_DMEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3c0b6526917df4addd70f13f7b9417">DMA_HISR_DMEIF7_Pos</a>)</td></tr>
<tr class="memitem:ga3bb23848f8a022a47ab4abd5aa9b7d39" id="r_ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c">DMA_HISR_DMEIF7_Msk</a></td></tr>
<tr class="memitem:ga419c7042fb7439840a04e5fd445731d2" id="r_ga419c7042fb7439840a04e5fd445731d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga419c7042fb7439840a04e5fd445731d2">DMA_HISR_FEIF7_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga4fe1e3a74167419160edbbc759ca3789" id="r_ga4fe1e3a74167419160edbbc759ca3789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789">DMA_HISR_FEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga419c7042fb7439840a04e5fd445731d2">DMA_HISR_FEIF7_Pos</a>)</td></tr>
<tr class="memitem:gadea53385fca360f16c4474db1cf18bc1" id="r_gadea53385fca360f16c4474db1cf18bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789">DMA_HISR_FEIF7_Msk</a></td></tr>
<tr class="memitem:ga9d6ca1e8f590dcd64fae7d0aab508111" id="r_ga9d6ca1e8f590dcd64fae7d0aab508111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6ca1e8f590dcd64fae7d0aab508111">DMA_HISR_TCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga8504bd4d44054ecc0974a59578f6f6ce" id="r_ga8504bd4d44054ecc0974a59578f6f6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce">DMA_HISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d6ca1e8f590dcd64fae7d0aab508111">DMA_HISR_TCIF6_Pos</a>)</td></tr>
<tr class="memitem:gad29468aa609150e241d9ae62c477cf45" id="r_gad29468aa609150e241d9ae62c477cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce">DMA_HISR_TCIF6_Msk</a></td></tr>
<tr class="memitem:ga27460df561ea71167eb046d7993a3763" id="r_ga27460df561ea71167eb046d7993a3763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27460df561ea71167eb046d7993a3763">DMA_HISR_HTIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga722b24166ff10769a7f325a6bda26272" id="r_ga722b24166ff10769a7f325a6bda26272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272">DMA_HISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27460df561ea71167eb046d7993a3763">DMA_HISR_HTIF6_Pos</a>)</td></tr>
<tr class="memitem:ga0d39c14138e9ff216c203b288137144b" id="r_ga0d39c14138e9ff216c203b288137144b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272">DMA_HISR_HTIF6_Msk</a></td></tr>
<tr class="memitem:ga83a1443bc4b15ef4c44d26611688b2d4" id="r_ga83a1443bc4b15ef4c44d26611688b2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a1443bc4b15ef4c44d26611688b2d4">DMA_HISR_TEIF6_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gac6d3a65ce374edd183b14be4f40356e2" id="r_gac6d3a65ce374edd183b14be4f40356e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2">DMA_HISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a1443bc4b15ef4c44d26611688b2d4">DMA_HISR_TEIF6_Pos</a>)</td></tr>
<tr class="memitem:ga1a7ec01955fb504a5aa4f9f16a9ac52c" id="r_ga1a7ec01955fb504a5aa4f9f16a9ac52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2">DMA_HISR_TEIF6_Msk</a></td></tr>
<tr class="memitem:gaf94b5e23736cdcfd2980ed8339ea346c" id="r_gaf94b5e23736cdcfd2980ed8339ea346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94b5e23736cdcfd2980ed8339ea346c">DMA_HISR_DMEIF6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga903b58a651a1aaf08e3058d9aefb2e76" id="r_ga903b58a651a1aaf08e3058d9aefb2e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76">DMA_HISR_DMEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf94b5e23736cdcfd2980ed8339ea346c">DMA_HISR_DMEIF6_Pos</a>)</td></tr>
<tr class="memitem:gab7b58e7ba316d3fc296f4433b3e62c38" id="r_gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76">DMA_HISR_DMEIF6_Msk</a></td></tr>
<tr class="memitem:gaa5e631133a8a3dbcdad903d73cccb160" id="r_gaa5e631133a8a3dbcdad903d73cccb160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e631133a8a3dbcdad903d73cccb160">DMA_HISR_FEIF6_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gaa1736288bfd961d56e8571bdc91bd65b" id="r_gaa1736288bfd961d56e8571bdc91bd65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b">DMA_HISR_FEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e631133a8a3dbcdad903d73cccb160">DMA_HISR_FEIF6_Pos</a>)</td></tr>
<tr class="memitem:gafb297f94bde8d1aea580683d466ca8ca" id="r_gafb297f94bde8d1aea580683d466ca8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b">DMA_HISR_FEIF6_Msk</a></td></tr>
<tr class="memitem:gad9ec95df27557b62d73eb337ef879433" id="r_gad9ec95df27557b62d73eb337ef879433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9ec95df27557b62d73eb337ef879433">DMA_HISR_TCIF5_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga57c25c3b163cfb7c292d5ebce785a2b7" id="r_ga57c25c3b163cfb7c292d5ebce785a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7">DMA_HISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9ec95df27557b62d73eb337ef879433">DMA_HISR_TCIF5_Pos</a>)</td></tr>
<tr class="memitem:ga64f15eaf1dd30450d1d35ee517507321" id="r_ga64f15eaf1dd30450d1d35ee517507321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7">DMA_HISR_TCIF5_Msk</a></td></tr>
<tr class="memitem:ga922891bcfc085c0d080ce473b8515655" id="r_ga922891bcfc085c0d080ce473b8515655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922891bcfc085c0d080ce473b8515655">DMA_HISR_HTIF5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gad021f5ec7b128f0493f3f0989ad154ce" id="r_gad021f5ec7b128f0493f3f0989ad154ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce">DMA_HISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga922891bcfc085c0d080ce473b8515655">DMA_HISR_HTIF5_Pos</a>)</td></tr>
<tr class="memitem:ga8617bf8160d1027879ffd354e04908d9" id="r_ga8617bf8160d1027879ffd354e04908d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce">DMA_HISR_HTIF5_Msk</a></td></tr>
<tr class="memitem:gaa6e505b2a29cc145b957dd8ea1c9c63f" id="r_gaa6e505b2a29cc145b957dd8ea1c9c63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e505b2a29cc145b957dd8ea1c9c63f">DMA_HISR_TEIF5_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga706c81ee1877cd6f10dd96fd1668d0f8" id="r_ga706c81ee1877cd6f10dd96fd1668d0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8">DMA_HISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e505b2a29cc145b957dd8ea1c9c63f">DMA_HISR_TEIF5_Pos</a>)</td></tr>
<tr class="memitem:gaf16fb0e5d87f704c89824f961bfb7637" id="r_gaf16fb0e5d87f704c89824f961bfb7637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8">DMA_HISR_TEIF5_Msk</a></td></tr>
<tr class="memitem:ga327eb55ab7770ef13a50436627bc5edf" id="r_ga327eb55ab7770ef13a50436627bc5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327eb55ab7770ef13a50436627bc5edf">DMA_HISR_DMEIF5_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gae170cce8a55fc679cc5a50b1b947969d" id="r_gae170cce8a55fc679cc5a50b1b947969d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d">DMA_HISR_DMEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga327eb55ab7770ef13a50436627bc5edf">DMA_HISR_DMEIF5_Pos</a>)</td></tr>
<tr class="memitem:gac5ee964eee9c88fa28d32ce3ea6478f2" id="r_gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d">DMA_HISR_DMEIF5_Msk</a></td></tr>
<tr class="memitem:ga24d536ac56c423089622de3d22968843" id="r_ga24d536ac56c423089622de3d22968843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d536ac56c423089622de3d22968843">DMA_HISR_FEIF5_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga0bc4fff852e4fcf19079f79234caf9ae" id="r_ga0bc4fff852e4fcf19079f79234caf9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae">DMA_HISR_FEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24d536ac56c423089622de3d22968843">DMA_HISR_FEIF5_Pos</a>)</td></tr>
<tr class="memitem:ga0d62494b31bb830433ddd683f4872519" id="r_ga0d62494b31bb830433ddd683f4872519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae">DMA_HISR_FEIF5_Msk</a></td></tr>
<tr class="memitem:ga98b35dac75c8a374912b8e99af926c97" id="r_ga98b35dac75c8a374912b8e99af926c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b35dac75c8a374912b8e99af926c97">DMA_HISR_TCIF4_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga0436cbb07d44b1049a8c9ff1e5438c48" id="r_ga0436cbb07d44b1049a8c9ff1e5438c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48">DMA_HISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga98b35dac75c8a374912b8e99af926c97">DMA_HISR_TCIF4_Pos</a>)</td></tr>
<tr class="memitem:gafcce25c245499f9e62cb757e1871d973" id="r_gafcce25c245499f9e62cb757e1871d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48">DMA_HISR_TCIF4_Msk</a></td></tr>
<tr class="memitem:gaf39dc71e13779a10a6855de4801528a2" id="r_gaf39dc71e13779a10a6855de4801528a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39dc71e13779a10a6855de4801528a2">DMA_HISR_HTIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga6117628ef3e354f4e6ce4ac3656bcd70" id="r_ga6117628ef3e354f4e6ce4ac3656bcd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70">DMA_HISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf39dc71e13779a10a6855de4801528a2">DMA_HISR_HTIF4_Pos</a>)</td></tr>
<tr class="memitem:gadba8d24329c676d70560eda0b8c1e5b0" id="r_gadba8d24329c676d70560eda0b8c1e5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70">DMA_HISR_HTIF4_Msk</a></td></tr>
<tr class="memitem:ga792ee749e2d12f4aa0cf3daca6b35057" id="r_ga792ee749e2d12f4aa0cf3daca6b35057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792ee749e2d12f4aa0cf3daca6b35057">DMA_HISR_TEIF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gac851827ca11788591231f3d29f4ecc1c" id="r_gac851827ca11788591231f3d29f4ecc1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c">DMA_HISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga792ee749e2d12f4aa0cf3daca6b35057">DMA_HISR_TEIF4_Pos</a>)</td></tr>
<tr class="memitem:ga9005d4b958193fbd701c879eede467c1" id="r_ga9005d4b958193fbd701c879eede467c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c">DMA_HISR_TEIF4_Msk</a></td></tr>
<tr class="memitem:ga88c83f6ccfd101de6926df1d9112fb4a" id="r_ga88c83f6ccfd101de6926df1d9112fb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c83f6ccfd101de6926df1d9112fb4a">DMA_HISR_DMEIF4_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gae3bcb3c175f9e00b37de22d0d5cc041d" id="r_gae3bcb3c175f9e00b37de22d0d5cc041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d">DMA_HISR_DMEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c83f6ccfd101de6926df1d9112fb4a">DMA_HISR_DMEIF4_Pos</a>)</td></tr>
<tr class="memitem:gaf716f1bc12ea70f49802d84fb77646e8" id="r_gaf716f1bc12ea70f49802d84fb77646e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d">DMA_HISR_DMEIF4_Msk</a></td></tr>
<tr class="memitem:ga7d7e45dd9031bcf619e6ca233a56a2db" id="r_ga7d7e45dd9031bcf619e6ca233a56a2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7e45dd9031bcf619e6ca233a56a2db">DMA_HISR_FEIF4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2dd4eb12e7b05343a0bddd0dd413ba4c" id="r_ga2dd4eb12e7b05343a0bddd0dd413ba4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c">DMA_HISR_FEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7e45dd9031bcf619e6ca233a56a2db">DMA_HISR_FEIF4_Pos</a>)</td></tr>
<tr class="memitem:gacab90057201b1da9774308ff3fb6cfa1" id="r_gacab90057201b1da9774308ff3fb6cfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c">DMA_HISR_FEIF4_Msk</a></td></tr>
<tr class="memitem:ga2297c4815dff938a02b0af13da8c42cd" id="r_ga2297c4815dff938a02b0af13da8c42cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2297c4815dff938a02b0af13da8c42cd">DMA_LIFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga9ae2b6bed517a5d5f1f39e8fdd5ff18a" id="r_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a">DMA_LIFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2297c4815dff938a02b0af13da8c42cd">DMA_LIFCR_CTCIF3_Pos</a>)</td></tr>
<tr class="memitem:ga5210736d34dc24eb9507975921233137" id="r_ga5210736d34dc24eb9507975921233137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a">DMA_LIFCR_CTCIF3_Msk</a></td></tr>
<tr class="memitem:ga879918dd49c563c83d9b0baf39f608c8" id="r_ga879918dd49c563c83d9b0baf39f608c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga879918dd49c563c83d9b0baf39f608c8">DMA_LIFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga36f893f7c820962403289cc0f05e58bd" id="r_ga36f893f7c820962403289cc0f05e58bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd">DMA_LIFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga879918dd49c563c83d9b0baf39f608c8">DMA_LIFCR_CHTIF3_Pos</a>)</td></tr>
<tr class="memitem:ga0ed3ab4e5d7975f985eb25dc65f99be3" id="r_ga0ed3ab4e5d7975f985eb25dc65f99be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd">DMA_LIFCR_CHTIF3_Msk</a></td></tr>
<tr class="memitem:ga200a4cd37d937325c0f891cd99b879a5" id="r_ga200a4cd37d937325c0f891cd99b879a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga200a4cd37d937325c0f891cd99b879a5">DMA_LIFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:gafeab970135917ddac9a49e5c5d246188" id="r_gafeab970135917ddac9a49e5c5d246188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188">DMA_LIFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga200a4cd37d937325c0f891cd99b879a5">DMA_LIFCR_CTEIF3_Pos</a>)</td></tr>
<tr class="memitem:ga0a51c601387d1ae49333d5ace8ae86ee" id="r_ga0a51c601387d1ae49333d5ace8ae86ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188">DMA_LIFCR_CTEIF3_Msk</a></td></tr>
<tr class="memitem:gae5766d430a30ebb01d926b73c4838ee7" id="r_gae5766d430a30ebb01d926b73c4838ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5766d430a30ebb01d926b73c4838ee7">DMA_LIFCR_CDMEIF3_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga87881333fb961788c6b31d08a9705cc5" id="r_ga87881333fb961788c6b31d08a9705cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5">DMA_LIFCR_CDMEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5766d430a30ebb01d926b73c4838ee7">DMA_LIFCR_CDMEIF3_Pos</a>)</td></tr>
<tr class="memitem:gabea10cdf2d3b0773b4e6b7fc9422f361" id="r_gabea10cdf2d3b0773b4e6b7fc9422f361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5">DMA_LIFCR_CDMEIF3_Msk</a></td></tr>
<tr class="memitem:ga6ce98c26903f04095ebeb872ab8599e2" id="r_ga6ce98c26903f04095ebeb872ab8599e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce98c26903f04095ebeb872ab8599e2">DMA_LIFCR_CFEIF3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga1733762b49e7da8c32a4d27044966872" id="r_ga1733762b49e7da8c32a4d27044966872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872">DMA_LIFCR_CFEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce98c26903f04095ebeb872ab8599e2">DMA_LIFCR_CFEIF3_Pos</a>)</td></tr>
<tr class="memitem:gad9432964145dc55af9186aea425e9963" id="r_gad9432964145dc55af9186aea425e9963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872">DMA_LIFCR_CFEIF3_Msk</a></td></tr>
<tr class="memitem:ga80de3a47390cdc24fdbb7a1c101d52df" id="r_ga80de3a47390cdc24fdbb7a1c101d52df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80de3a47390cdc24fdbb7a1c101d52df">DMA_LIFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga19e090383d9196956fa52d732415263d" id="r_ga19e090383d9196956fa52d732415263d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d">DMA_LIFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80de3a47390cdc24fdbb7a1c101d52df">DMA_LIFCR_CTCIF2_Pos</a>)</td></tr>
<tr class="memitem:ga52d6df2b5ab2b43da273a702fe139b59" id="r_ga52d6df2b5ab2b43da273a702fe139b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d">DMA_LIFCR_CTCIF2_Msk</a></td></tr>
<tr class="memitem:ga54fe74158bbf9ebfc8905b256c16b1aa" id="r_ga54fe74158bbf9ebfc8905b256c16b1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54fe74158bbf9ebfc8905b256c16b1aa">DMA_LIFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gac756f07e62c4b7f720924d67b42b9af7" id="r_gac756f07e62c4b7f720924d67b42b9af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7">DMA_LIFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54fe74158bbf9ebfc8905b256c16b1aa">DMA_LIFCR_CHTIF2_Pos</a>)</td></tr>
<tr class="memitem:gae19254e8ad726a73c6edc01bc7cf2cfa" id="r_gae19254e8ad726a73c6edc01bc7cf2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7">DMA_LIFCR_CHTIF2_Msk</a></td></tr>
<tr class="memitem:ga8e4b3f5d3bbfba08a7716e8e14c7c7b2" id="r_ga8e4b3f5d3bbfba08a7716e8e14c7c7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4b3f5d3bbfba08a7716e8e14c7c7b2">DMA_LIFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga27d209fe8a4bec205b32f36435895a3a" id="r_ga27d209fe8a4bec205b32f36435895a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a">DMA_LIFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4b3f5d3bbfba08a7716e8e14c7c7b2">DMA_LIFCR_CTEIF2_Pos</a>)</td></tr>
<tr class="memitem:gaa9d761752657a3d268da5434a04c6c6a" id="r_gaa9d761752657a3d268da5434a04c6c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a">DMA_LIFCR_CTEIF2_Msk</a></td></tr>
<tr class="memitem:gaefc5081ac74c4a7cd7b9294d8be92251" id="r_gaefc5081ac74c4a7cd7b9294d8be92251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc5081ac74c4a7cd7b9294d8be92251">DMA_LIFCR_CDMEIF2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gacac8f0e26e7170255fb9d9fd31b1ccbe" id="r_gacac8f0e26e7170255fb9d9fd31b1ccbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe">DMA_LIFCR_CDMEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefc5081ac74c4a7cd7b9294d8be92251">DMA_LIFCR_CDMEIF2_Pos</a>)</td></tr>
<tr class="memitem:ga7680fc5f5e6c0032044f1d8ab7766de8" id="r_ga7680fc5f5e6c0032044f1d8ab7766de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe">DMA_LIFCR_CDMEIF2_Msk</a></td></tr>
<tr class="memitem:ga5cf455eeb40c690897a63399e06b980a" id="r_ga5cf455eeb40c690897a63399e06b980a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf455eeb40c690897a63399e06b980a">DMA_LIFCR_CFEIF2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga117212472340bb8a793f05a4dcb98f03" id="r_ga117212472340bb8a793f05a4dcb98f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03">DMA_LIFCR_CFEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf455eeb40c690897a63399e06b980a">DMA_LIFCR_CFEIF2_Pos</a>)</td></tr>
<tr class="memitem:gae0f58173c721a4cee3f3885b352fa2a3" id="r_gae0f58173c721a4cee3f3885b352fa2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03">DMA_LIFCR_CFEIF2_Msk</a></td></tr>
<tr class="memitem:gab2be6c298222759f49d71995f225a9c8" id="r_gab2be6c298222759f49d71995f225a9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2be6c298222759f49d71995f225a9c8">DMA_LIFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga81fc3bbc2471af2fc722698c394b5595" id="r_ga81fc3bbc2471af2fc722698c394b5595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595">DMA_LIFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2be6c298222759f49d71995f225a9c8">DMA_LIFCR_CTCIF1_Pos</a>)</td></tr>
<tr class="memitem:ga7494c54901b8f5bcb4894d20b8cfafed" id="r_ga7494c54901b8f5bcb4894d20b8cfafed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595">DMA_LIFCR_CTCIF1_Msk</a></td></tr>
<tr class="memitem:ga2cceed053af9c55ee130b9cac3dfa40f" id="r_ga2cceed053af9c55ee130b9cac3dfa40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cceed053af9c55ee130b9cac3dfa40f">DMA_LIFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga4c3edca2d07701c0b50a844454593d54" id="r_ga4c3edca2d07701c0b50a844454593d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54">DMA_LIFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cceed053af9c55ee130b9cac3dfa40f">DMA_LIFCR_CHTIF1_Pos</a>)</td></tr>
<tr class="memitem:gad2f38b0c141a9afb3943276dacdcb969" id="r_gad2f38b0c141a9afb3943276dacdcb969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54">DMA_LIFCR_CHTIF1_Msk</a></td></tr>
<tr class="memitem:ga4e5563a90f78b2aa62d4cc65fd2ea2e8" id="r_ga4e5563a90f78b2aa62d4cc65fd2ea2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e5563a90f78b2aa62d4cc65fd2ea2e8">DMA_LIFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaf08b5acf028d011d3ccf519066f4e58e" id="r_gaf08b5acf028d011d3ccf519066f4e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e">DMA_LIFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e5563a90f78b2aa62d4cc65fd2ea2e8">DMA_LIFCR_CTEIF1_Pos</a>)</td></tr>
<tr class="memitem:gaf6d8adf52567aee2969492db65d448d4" id="r_gaf6d8adf52567aee2969492db65d448d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e">DMA_LIFCR_CTEIF1_Msk</a></td></tr>
<tr class="memitem:gaf7f3844824818f2a180921ec71e10165" id="r_gaf7f3844824818f2a180921ec71e10165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f3844824818f2a180921ec71e10165">DMA_LIFCR_CDMEIF1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga4d5941929a8582fdaf1e413063b56728" id="r_ga4d5941929a8582fdaf1e413063b56728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728">DMA_LIFCR_CDMEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f3844824818f2a180921ec71e10165">DMA_LIFCR_CDMEIF1_Pos</a>)</td></tr>
<tr class="memitem:ga9a5aea54a390886f7de82e87e6dfc936" id="r_ga9a5aea54a390886f7de82e87e6dfc936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728">DMA_LIFCR_CDMEIF1_Msk</a></td></tr>
<tr class="memitem:ga7449839b8ccb071b0297c04b3f308374" id="r_ga7449839b8ccb071b0297c04b3f308374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7449839b8ccb071b0297c04b3f308374">DMA_LIFCR_CFEIF1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga0809a566feea19caa99820c0beb7593a" id="r_ga0809a566feea19caa99820c0beb7593a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a">DMA_LIFCR_CFEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7449839b8ccb071b0297c04b3f308374">DMA_LIFCR_CFEIF1_Pos</a>)</td></tr>
<tr class="memitem:ga96cea0049553ab806bbc956f52528c37" id="r_ga96cea0049553ab806bbc956f52528c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a">DMA_LIFCR_CFEIF1_Msk</a></td></tr>
<tr class="memitem:gafee1c266c0c7d8ae75506988c24f197a" id="r_gafee1c266c0c7d8ae75506988c24f197a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee1c266c0c7d8ae75506988c24f197a">DMA_LIFCR_CTCIF0_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga5a99e08422f2f1ab8858824e873f0a5d" id="r_ga5a99e08422f2f1ab8858824e873f0a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d">DMA_LIFCR_CTCIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafee1c266c0c7d8ae75506988c24f197a">DMA_LIFCR_CTCIF0_Pos</a>)</td></tr>
<tr class="memitem:gab7a0b2cc41c63504195714614e59dc8e" id="r_gab7a0b2cc41c63504195714614e59dc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d">DMA_LIFCR_CTCIF0_Msk</a></td></tr>
<tr class="memitem:gae4745b0ea4d34ffb750b377de2865dee" id="r_gae4745b0ea4d34ffb750b377de2865dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4745b0ea4d34ffb750b377de2865dee">DMA_LIFCR_CHTIF0_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaca0f3b2beb4ae475024f013bfbe7813e" id="r_gaca0f3b2beb4ae475024f013bfbe7813e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e">DMA_LIFCR_CHTIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4745b0ea4d34ffb750b377de2865dee">DMA_LIFCR_CHTIF0_Pos</a>)</td></tr>
<tr class="memitem:ga44f83ba08feb98240a553403d977b8d1" id="r_ga44f83ba08feb98240a553403d977b8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e">DMA_LIFCR_CHTIF0_Msk</a></td></tr>
<tr class="memitem:gac20301e14197382e7e5f532fe6d3c21f" id="r_gac20301e14197382e7e5f532fe6d3c21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20301e14197382e7e5f532fe6d3c21f">DMA_LIFCR_CTEIF0_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga1e2bd6764a2c823750659f82e6ab82e4" id="r_ga1e2bd6764a2c823750659f82e6ab82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4">DMA_LIFCR_CTEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac20301e14197382e7e5f532fe6d3c21f">DMA_LIFCR_CTEIF0_Pos</a>)</td></tr>
<tr class="memitem:ga5824a64683ce2039260c952d989bf420" id="r_ga5824a64683ce2039260c952d989bf420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4">DMA_LIFCR_CTEIF0_Msk</a></td></tr>
<tr class="memitem:ga9328d47385259284470fe88126f161c1" id="r_ga9328d47385259284470fe88126f161c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9328d47385259284470fe88126f161c1">DMA_LIFCR_CDMEIF0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaad09384dd4e933d5ae8490599f09b60f" id="r_gaad09384dd4e933d5ae8490599f09b60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f">DMA_LIFCR_CDMEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9328d47385259284470fe88126f161c1">DMA_LIFCR_CDMEIF0_Pos</a>)</td></tr>
<tr class="memitem:gafe80a122bf0537e8c95877ccf2b7b6d9" id="r_gafe80a122bf0537e8c95877ccf2b7b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f">DMA_LIFCR_CDMEIF0_Msk</a></td></tr>
<tr class="memitem:ga89140d2a2a82950d5cbd470e264fb525" id="r_ga89140d2a2a82950d5cbd470e264fb525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89140d2a2a82950d5cbd470e264fb525">DMA_LIFCR_CFEIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac5e3b1026a57f00f382879e844835e95" id="r_gac5e3b1026a57f00f382879e844835e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95">DMA_LIFCR_CFEIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89140d2a2a82950d5cbd470e264fb525">DMA_LIFCR_CFEIF0_Pos</a>)</td></tr>
<tr class="memitem:gadf6b8892189f3779f7fecf529ed87c74" id="r_gadf6b8892189f3779f7fecf529ed87c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95">DMA_LIFCR_CFEIF0_Msk</a></td></tr>
<tr class="memitem:ga42d3e6cfd2eef1e3d12e677af584447e" id="r_ga42d3e6cfd2eef1e3d12e677af584447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d3e6cfd2eef1e3d12e677af584447e">DMA_HIFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:gade1f557e9a94cd3841f22f0955ab2a43" id="r_gade1f557e9a94cd3841f22f0955ab2a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43">DMA_HIFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42d3e6cfd2eef1e3d12e677af584447e">DMA_HIFCR_CTCIF7_Pos</a>)</td></tr>
<tr class="memitem:gadf8056629f4948fb236b4339e213cc69" id="r_gadf8056629f4948fb236b4339e213cc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43">DMA_HIFCR_CTCIF7_Msk</a></td></tr>
<tr class="memitem:gade6f40f4c574d22ec8527d8c27e78b58" id="r_gade6f40f4c574d22ec8527d8c27e78b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6f40f4c574d22ec8527d8c27e78b58">DMA_HIFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga256a0e76673c186a39f9f717af2e2287" id="r_ga256a0e76673c186a39f9f717af2e2287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287">DMA_HIFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6f40f4c574d22ec8527d8c27e78b58">DMA_HIFCR_CHTIF7_Pos</a>)</td></tr>
<tr class="memitem:ga95e9989cbd70b18d833bb4cfcb8afce9" id="r_ga95e9989cbd70b18d833bb4cfcb8afce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287">DMA_HIFCR_CHTIF7_Msk</a></td></tr>
<tr class="memitem:gafae9da1fff2402f645b428368a4aea14" id="r_gafae9da1fff2402f645b428368a4aea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafae9da1fff2402f645b428368a4aea14">DMA_HIFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga08c1daec30b9644c55db577867afe491" id="r_ga08c1daec30b9644c55db577867afe491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491">DMA_HIFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafae9da1fff2402f645b428368a4aea14">DMA_HIFCR_CTEIF7_Pos</a>)</td></tr>
<tr class="memitem:ga84ab215e0b217547745beefb65dfefdf" id="r_ga84ab215e0b217547745beefb65dfefdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491">DMA_HIFCR_CTEIF7_Msk</a></td></tr>
<tr class="memitem:ga6f4cf4a690ee458370ce8482e3a9b1b9" id="r_ga6f4cf4a690ee458370ce8482e3a9b1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4cf4a690ee458370ce8482e3a9b1b9">DMA_HIFCR_CDMEIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gabb5c753438fac42cee45e0e9a34fab6c" id="r_gabb5c753438fac42cee45e0e9a34fab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c">DMA_HIFCR_CDMEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4cf4a690ee458370ce8482e3a9b1b9">DMA_HIFCR_CDMEIF7_Pos</a>)</td></tr>
<tr class="memitem:gad70bf852fd8c24d79fcc104c950a589f" id="r_gad70bf852fd8c24d79fcc104c950a589f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c">DMA_HIFCR_CDMEIF7_Msk</a></td></tr>
<tr class="memitem:ga913da2290fb4ba8484a69b34e71840c7" id="r_ga913da2290fb4ba8484a69b34e71840c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913da2290fb4ba8484a69b34e71840c7">DMA_HIFCR_CFEIF7_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga962da3b48acc29b53beae6ae483f5331" id="r_ga962da3b48acc29b53beae6ae483f5331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331">DMA_HIFCR_CFEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga913da2290fb4ba8484a69b34e71840c7">DMA_HIFCR_CFEIF7_Pos</a>)</td></tr>
<tr class="memitem:ga50332abe2e7b5a4f9cffd65d9a29382a" id="r_ga50332abe2e7b5a4f9cffd65d9a29382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331">DMA_HIFCR_CFEIF7_Msk</a></td></tr>
<tr class="memitem:ga194f6a4be6fd796e114fb77ea2f15220" id="r_ga194f6a4be6fd796e114fb77ea2f15220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194f6a4be6fd796e114fb77ea2f15220">DMA_HIFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga8367ef52cfc4bb3dd4e1bbf8c01fc189" id="r_ga8367ef52cfc4bb3dd4e1bbf8c01fc189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189">DMA_HIFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga194f6a4be6fd796e114fb77ea2f15220">DMA_HIFCR_CTCIF6_Pos</a>)</td></tr>
<tr class="memitem:gacd88be16962491e41e586f5109014bc6" id="r_gacd88be16962491e41e586f5109014bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189">DMA_HIFCR_CTCIF6_Msk</a></td></tr>
<tr class="memitem:gae4768327967dc957b842d2433d2cc5c2" id="r_gae4768327967dc957b842d2433d2cc5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4768327967dc957b842d2433d2cc5c2">DMA_HIFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga6464e076a7b905e1b4a73e367fb4488e" id="r_ga6464e076a7b905e1b4a73e367fb4488e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e">DMA_HIFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4768327967dc957b842d2433d2cc5c2">DMA_HIFCR_CHTIF6_Pos</a>)</td></tr>
<tr class="memitem:gaed7cbbbc0602d00e101e3f57aa3b696a" id="r_gaed7cbbbc0602d00e101e3f57aa3b696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e">DMA_HIFCR_CHTIF6_Msk</a></td></tr>
<tr class="memitem:ga8e0f6b1fd4902396d59d0d9865bd329e" id="r_ga8e0f6b1fd4902396d59d0d9865bd329e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0f6b1fd4902396d59d0d9865bd329e">DMA_HIFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga4328c04dd38fc2360b7333d6e22d8f73" id="r_ga4328c04dd38fc2360b7333d6e22d8f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73">DMA_HIFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0f6b1fd4902396d59d0d9865bd329e">DMA_HIFCR_CTEIF6_Pos</a>)</td></tr>
<tr class="memitem:ga69e01e2f6a5cd1c800321e4121f8e788" id="r_ga69e01e2f6a5cd1c800321e4121f8e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73">DMA_HIFCR_CTEIF6_Msk</a></td></tr>
<tr class="memitem:ga2a658f3e303a31be475cb1ea9957dc2e" id="r_ga2a658f3e303a31be475cb1ea9957dc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a658f3e303a31be475cb1ea9957dc2e">DMA_HIFCR_CDMEIF6_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga798be301c7de50d3015965037a8ec2bd" id="r_ga798be301c7de50d3015965037a8ec2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd">DMA_HIFCR_CDMEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a658f3e303a31be475cb1ea9957dc2e">DMA_HIFCR_CDMEIF6_Pos</a>)</td></tr>
<tr class="memitem:ga7f73fa93a4e01fbf279e920eca139807" id="r_ga7f73fa93a4e01fbf279e920eca139807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd">DMA_HIFCR_CDMEIF6_Msk</a></td></tr>
<tr class="memitem:ga1cbdd122358aad1b832dcc0a7a4405af" id="r_ga1cbdd122358aad1b832dcc0a7a4405af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbdd122358aad1b832dcc0a7a4405af">DMA_HIFCR_CFEIF6_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gaf4bb45a54e669718435808019bd2b9fb" id="r_gaf4bb45a54e669718435808019bd2b9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb">DMA_HIFCR_CFEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbdd122358aad1b832dcc0a7a4405af">DMA_HIFCR_CFEIF6_Pos</a>)</td></tr>
<tr class="memitem:ga39a0a7f42498f71dedae8140483b7ced" id="r_ga39a0a7f42498f71dedae8140483b7ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb">DMA_HIFCR_CFEIF6_Msk</a></td></tr>
<tr class="memitem:ga9e2ab5fecba1f2673c14bc21e9052dc9" id="r_ga9e2ab5fecba1f2673c14bc21e9052dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ab5fecba1f2673c14bc21e9052dc9">DMA_HIFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga0bec2f8ae9244ef971aed8aa9253f7fe" id="r_ga0bec2f8ae9244ef971aed8aa9253f7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe">DMA_HIFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2ab5fecba1f2673c14bc21e9052dc9">DMA_HIFCR_CTCIF5_Pos</a>)</td></tr>
<tr class="memitem:gaa55d19705147a6ee16effe9ec1012a72" id="r_gaa55d19705147a6ee16effe9ec1012a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe">DMA_HIFCR_CTCIF5_Msk</a></td></tr>
<tr class="memitem:ga3f5d41d4856f8ff464ce01e96e9f6e3f" id="r_ga3f5d41d4856f8ff464ce01e96e9f6e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5d41d4856f8ff464ce01e96e9f6e3f">DMA_HIFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaa1ff3abfbb813d2e7c030d9b16786d00" id="r_gaa1ff3abfbb813d2e7c030d9b16786d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00">DMA_HIFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5d41d4856f8ff464ce01e96e9f6e3f">DMA_HIFCR_CHTIF5_Pos</a>)</td></tr>
<tr class="memitem:ga2cef7eeccd11737c1ebf5735284046cc" id="r_ga2cef7eeccd11737c1ebf5735284046cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00">DMA_HIFCR_CHTIF5_Msk</a></td></tr>
<tr class="memitem:ga42493eb990d42aa17c178842ecef08bd" id="r_ga42493eb990d42aa17c178842ecef08bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42493eb990d42aa17c178842ecef08bd">DMA_HIFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaca104c26dd5e9190434023a88d0dc4ac" id="r_gaca104c26dd5e9190434023a88d0dc4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac">DMA_HIFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42493eb990d42aa17c178842ecef08bd">DMA_HIFCR_CTEIF5_Pos</a>)</td></tr>
<tr class="memitem:ga33394fe20a3567c8baaeb15ad9aab586" id="r_ga33394fe20a3567c8baaeb15ad9aab586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac">DMA_HIFCR_CTEIF5_Msk</a></td></tr>
<tr class="memitem:ga1f259d0788bd3ae21521c574d0d1a00b" id="r_ga1f259d0788bd3ae21521c574d0d1a00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f259d0788bd3ae21521c574d0d1a00b">DMA_HIFCR_CDMEIF5_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3b99d7b4f3c6346ccafa79d425ee6873" id="r_ga3b99d7b4f3c6346ccafa79d425ee6873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873">DMA_HIFCR_CDMEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f259d0788bd3ae21521c574d0d1a00b">DMA_HIFCR_CDMEIF5_Pos</a>)</td></tr>
<tr class="memitem:ga15b404d9e1601cf3627cbf0163b50221" id="r_ga15b404d9e1601cf3627cbf0163b50221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873">DMA_HIFCR_CDMEIF5_Msk</a></td></tr>
<tr class="memitem:ga60dbe00935c13e0ef57c08970f711a6a" id="r_ga60dbe00935c13e0ef57c08970f711a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dbe00935c13e0ef57c08970f711a6a">DMA_HIFCR_CFEIF5_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gab48755800a0d03cf51f6c69848c6e1ce" id="r_gab48755800a0d03cf51f6c69848c6e1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce">DMA_HIFCR_CFEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dbe00935c13e0ef57c08970f711a6a">DMA_HIFCR_CFEIF5_Pos</a>)</td></tr>
<tr class="memitem:ga9a4e90af967fa0a76c842384264e0e52" id="r_ga9a4e90af967fa0a76c842384264e0e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce">DMA_HIFCR_CFEIF5_Msk</a></td></tr>
<tr class="memitem:gaeaf0336605023f5db079294ebe4ea822" id="r_gaeaf0336605023f5db079294ebe4ea822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf0336605023f5db079294ebe4ea822">DMA_HIFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gae02d30716d6c3e975c13073ae65f69e5" id="r_gae02d30716d6c3e975c13073ae65f69e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5">DMA_HIFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf0336605023f5db079294ebe4ea822">DMA_HIFCR_CTCIF4_Pos</a>)</td></tr>
<tr class="memitem:ga42e529507a40f0dc4c16da7cc6d659db" id="r_ga42e529507a40f0dc4c16da7cc6d659db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5">DMA_HIFCR_CTCIF4_Msk</a></td></tr>
<tr class="memitem:ga3415c8fd19bcb513fc96363d287784a4" id="r_ga3415c8fd19bcb513fc96363d287784a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3415c8fd19bcb513fc96363d287784a4">DMA_HIFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gafa1aa9781098072d161c20890c3d1918" id="r_gafa1aa9781098072d161c20890c3d1918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918">DMA_HIFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3415c8fd19bcb513fc96363d287784a4">DMA_HIFCR_CHTIF4_Pos</a>)</td></tr>
<tr class="memitem:gaf8f0afa9a6526f7f4413766417a56be8" id="r_gaf8f0afa9a6526f7f4413766417a56be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918">DMA_HIFCR_CHTIF4_Msk</a></td></tr>
<tr class="memitem:ga9d1ac1b86e7505eceef920910bd930e2" id="r_ga9d1ac1b86e7505eceef920910bd930e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ac1b86e7505eceef920910bd930e2">DMA_HIFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga5aa004e3db2fb6845a6678bd30d9a604" id="r_ga5aa004e3db2fb6845a6678bd30d9a604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604">DMA_HIFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ac1b86e7505eceef920910bd930e2">DMA_HIFCR_CTEIF4_Pos</a>)</td></tr>
<tr class="memitem:ga9e05ff4fc6bace9cc6c0f0d4ec7b3314" id="r_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604">DMA_HIFCR_CTEIF4_Msk</a></td></tr>
<tr class="memitem:ga465e500de4458c78f26aa483d8f61ee7" id="r_ga465e500de4458c78f26aa483d8f61ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e500de4458c78f26aa483d8f61ee7">DMA_HIFCR_CDMEIF4_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga3c5757329dbf0633cbe2ff33591b7f2d" id="r_ga3c5757329dbf0633cbe2ff33591b7f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d">DMA_HIFCR_CDMEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga465e500de4458c78f26aa483d8f61ee7">DMA_HIFCR_CDMEIF4_Pos</a>)</td></tr>
<tr class="memitem:ga0d70d58a4423ac8973c30ddbc7404b44" id="r_ga0d70d58a4423ac8973c30ddbc7404b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d">DMA_HIFCR_CDMEIF4_Msk</a></td></tr>
<tr class="memitem:ga348534b63d5c5d29a3fdd8b080866566" id="r_ga348534b63d5c5d29a3fdd8b080866566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348534b63d5c5d29a3fdd8b080866566">DMA_HIFCR_CFEIF4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gadd6d4a4e8764fa0406a1c9dd1bc4535f" id="r_gadd6d4a4e8764fa0406a1c9dd1bc4535f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f">DMA_HIFCR_CFEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348534b63d5c5d29a3fdd8b080866566">DMA_HIFCR_CFEIF4_Pos</a>)</td></tr>
<tr class="memitem:ga1e5ea118900178d4fa2d19656c1b48ff" id="r_ga1e5ea118900178d4fa2d19656c1b48ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f">DMA_HIFCR_CFEIF4_Msk</a></td></tr>
<tr class="memitem:ga323024ac58e46cdcb78e207f1749775c" id="r_ga323024ac58e46cdcb78e207f1749775c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323024ac58e46cdcb78e207f1749775c">DMA_SxPAR_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga19727ba46d26c121b0133381ceb4b521" id="r_ga19727ba46d26c121b0133381ceb4b521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521">DMA_SxPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga323024ac58e46cdcb78e207f1749775c">DMA_SxPAR_PA_Pos</a>)</td></tr>
<tr class="memitem:ga05ea0d30f566ad469a7794e088b93ecf" id="r_ga05ea0d30f566ad469a7794e088b93ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf">DMA_SxPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521">DMA_SxPAR_PA_Msk</a></td></tr>
<tr class="memitem:gade05cbad452eb0b6e0a2627ff70c0145" id="r_gade05cbad452eb0b6e0a2627ff70c0145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade05cbad452eb0b6e0a2627ff70c0145">DMA_SxM0AR_M0A_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga9675f5a5f6306fe441e0ee395b055d36" id="r_ga9675f5a5f6306fe441e0ee395b055d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36">DMA_SxM0AR_M0A_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade05cbad452eb0b6e0a2627ff70c0145">DMA_SxM0AR_M0A_Pos</a>)</td></tr>
<tr class="memitem:gaad87688b73616d4ff9503421a820f1cf" id="r_gaad87688b73616d4ff9503421a820f1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf">DMA_SxM0AR_M0A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36">DMA_SxM0AR_M0A_Msk</a></td></tr>
<tr class="memitem:gaa61888c070a3873c9fb8ee1486772e3a" id="r_gaa61888c070a3873c9fb8ee1486772e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61888c070a3873c9fb8ee1486772e3a">DMA_SxM1AR_M1A_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga73d1e5bcfadadcb890897b907225cd73" id="r_ga73d1e5bcfadadcb890897b907225cd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73">DMA_SxM1AR_M1A_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61888c070a3873c9fb8ee1486772e3a">DMA_SxM1AR_M1A_Pos</a>)</td></tr>
<tr class="memitem:gae057bfb6e5d7b553b668a050fcdb152d" id="r_gae057bfb6e5d7b553b668a050fcdb152d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73">DMA_SxM1AR_M1A_Msk</a></td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3" id="r_ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3">EXTI_IMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce" id="r_gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3">EXTI_IMR_MR0_Pos</a>)</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097" id="r_gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38" id="r_ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38">EXTI_IMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd" id="r_gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38">EXTI_IMR_MR1_Pos</a>)</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58" id="r_gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2" id="r_ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2">EXTI_IMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f" id="r_ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2">EXTI_IMR_MR2_Pos</a>)</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67" id="r_ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6" id="r_gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6">EXTI_IMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90" id="r_ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6">EXTI_IMR_MR3_Pos</a>)</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134" id="r_ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c" id="r_gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c">EXTI_IMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086" id="r_ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c">EXTI_IMR_MR4_Pos</a>)</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3" id="r_ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7" id="r_ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7">EXTI_IMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2" id="r_ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7">EXTI_IMR_MR5_Pos</a>)</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5" id="r_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba" id="r_gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba">EXTI_IMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a" id="r_ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba">EXTI_IMR_MR6_Pos</a>)</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06" id="r_ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa" id="r_gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa">EXTI_IMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755" id="r_gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa">EXTI_IMR_MR7_Pos</a>)</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e" id="r_gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7" id="r_gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7">EXTI_IMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416" id="r_ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7">EXTI_IMR_MR8_Pos</a>)</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b" id="r_ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50" id="r_ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50">EXTI_IMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3" id="r_ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50">EXTI_IMR_MR9_Pos</a>)</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8" id="r_gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a" id="r_ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a">EXTI_IMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d" id="r_ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a">EXTI_IMR_MR10_Pos</a>)</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366" id="r_ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3" id="r_ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3">EXTI_IMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd" id="r_ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3">EXTI_IMR_MR11_Pos</a>)</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7" id="r_ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73" id="r_gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73">EXTI_IMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720" id="r_ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73">EXTI_IMR_MR12_Pos</a>)</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e" id="r_gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a" id="r_ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a">EXTI_IMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc" id="r_gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a">EXTI_IMR_MR13_Pos</a>)</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e" id="r_ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb" id="r_ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb">EXTI_IMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6" id="r_ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb">EXTI_IMR_MR14_Pos</a>)</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab" id="r_gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b" id="r_ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b">EXTI_IMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b" id="r_ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b">EXTI_IMR_MR15_Pos</a>)</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44" id="r_ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="memitem:ga6fc8dc837cd6326f1fb7fae42e56ef74" id="r_ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74">EXTI_IMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga155179198c3735dd1e35baf733f1542e" id="r_ga155179198c3735dd1e35baf733f1542e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74">EXTI_IMR_MR16_Pos</a>)</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f" id="r_ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a></td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5" id="r_gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5">EXTI_IMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8" id="r_gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5">EXTI_IMR_MR17_Pos</a>)</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35" id="r_ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8" id="r_ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8">EXTI_IMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26" id="r_ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8">EXTI_IMR_MR18_Pos</a>)</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f" id="r_ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="memitem:ga92d1beae3a87cd1515fd1104bb2e0ac5" id="r_ga92d1beae3a87cd1515fd1104bb2e0ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5">EXTI_IMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gab55fbb64891a3120b3d5c53984abe6ca" id="r_gab55fbb64891a3120b3d5c53984abe6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5">EXTI_IMR_MR19_Pos</a>)</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c" id="r_gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca">EXTI_IMR_MR19_Msk</a></td></tr>
<tr class="memitem:gae8a252b7afd91a453cd613fca4792aed" id="r_gae8a252b7afd91a453cd613fca4792aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed">EXTI_IMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga8e9bb3e1445d27d46816b0be57cbfbbd" id="r_ga8e9bb3e1445d27d46816b0be57cbfbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed">EXTI_IMR_MR20_Pos</a>)</td></tr>
<tr class="memitem:ga4aee679baf5820e1666b60e48a64cafa" id="r_ga4aee679baf5820e1666b60e48a64cafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd">EXTI_IMR_MR20_Msk</a></td></tr>
<tr class="memitem:ga777cbe130041b394e728de96fac11175" id="r_ga777cbe130041b394e728de96fac11175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175">EXTI_IMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gae66e025fa607e21af5498613c7ec7ebf" id="r_gae66e025fa607e21af5498613c7ec7ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175">EXTI_IMR_MR21_Pos</a>)</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36" id="r_ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf">EXTI_IMR_MR21_Msk</a></td></tr>
<tr class="memitem:ga83efcf05bd49c293779334f366a3e342" id="r_ga83efcf05bd49c293779334f366a3e342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342">EXTI_IMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga20c62ffabf9a216bc5d682fc0f1ad5f6" id="r_ga20c62ffabf9a216bc5d682fc0f1ad5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342">EXTI_IMR_MR22_Pos</a>)</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1" id="r_ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6">EXTI_IMR_MR22_Msk</a></td></tr>
<tr class="memitem:ga2973f034a994068aa3e9ba20bc3e95c8" id="r_ga2973f034a994068aa3e9ba20bc3e95c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2973f034a994068aa3e9ba20bc3e95c8">EXTI_IMR_MR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga208224c30cd771d0e35d28e6584ac9a5" id="r_ga208224c30cd771d0e35d28e6584ac9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2973f034a994068aa3e9ba20bc3e95c8">EXTI_IMR_MR23_Pos</a>)</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96" id="r_gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5">EXTI_IMR_MR23_Msk</a></td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3" id="r_gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3">EXTI_IMR_IM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d" id="r_ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d">EXTI_IMR_IM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5" id="r_ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5">EXTI_IMR_IM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09" id="r_ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09">EXTI_IMR_IM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348" id="r_gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348">EXTI_IMR_IM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5" id="r_ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5">EXTI_IMR_IM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3" id="r_ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3">EXTI_IMR_IM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4" id="r_gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4">EXTI_IMR_IM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4" id="r_gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4">EXTI_IMR_IM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e" id="r_ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e">EXTI_IMR_IM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9" id="r_ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9">EXTI_IMR_IM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0" id="r_ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0">EXTI_IMR_IM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d" id="r_gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d">EXTI_IMR_IM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca" id="r_ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca">EXTI_IMR_IM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6" id="r_ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6">EXTI_IMR_IM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1" id="r_ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1">EXTI_IMR_IM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398" id="r_ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398">EXTI_IMR_IM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434" id="r_ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434">EXTI_IMR_IM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745" id="r_ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745">EXTI_IMR_IM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c" id="r_ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a></td></tr>
<tr class="memitem:ga8ec4f917392fcd3b64bfae4d17fe1808" id="r_ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808">EXTI_IMR_IM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a></td></tr>
<tr class="memitem:ga9539fd6427a262f7cdbd42cd68a10eca" id="r_ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca">EXTI_IMR_IM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a></td></tr>
<tr class="memitem:gab05cb948001efcf6d1cf4968160f3aa5" id="r_gab05cb948001efcf6d1cf4968160f3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5">EXTI_IMR_IM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a></td></tr>
<tr class="memitem:gaf008e923f14d37d5fefc433384184e12" id="r_gaf008e923f14d37d5fefc433384184e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12">EXTI_IMR_IM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a></td></tr>
<tr class="memitem:ga1fe01103a449e5f81a25c733a3c1a03c" id="r_ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga06eeb49b799d40a72140618195e6a55d" id="r_ga06eeb49b799d40a72140618195e6a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>)</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50" id="r_gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494" id="r_gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494">EXTI_EMR_MR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc" id="r_ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494">EXTI_EMR_MR0_Pos</a>)</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3" id="r_ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b" id="r_gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b">EXTI_EMR_MR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63" id="r_gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b">EXTI_EMR_MR1_Pos</a>)</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5" id="r_ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576" id="r_ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576">EXTI_EMR_MR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3" id="r_ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576">EXTI_EMR_MR2_Pos</a>)</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21" id="r_ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b" id="r_gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b">EXTI_EMR_MR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74" id="r_ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b">EXTI_EMR_MR3_Pos</a>)</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c" id="r_ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f" id="r_ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f">EXTI_EMR_MR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7" id="r_ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f">EXTI_EMR_MR4_Pos</a>)</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03" id="r_gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f" id="r_ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f">EXTI_EMR_MR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304" id="r_ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f">EXTI_EMR_MR5_Pos</a>)</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59" id="r_ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252" id="r_gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252">EXTI_EMR_MR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6" id="r_ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252">EXTI_EMR_MR6_Pos</a>)</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12" id="r_gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4" id="r_gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4">EXTI_EMR_MR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282" id="r_gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4">EXTI_EMR_MR7_Pos</a>)</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be" id="r_gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede" id="r_gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede">EXTI_EMR_MR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5" id="r_ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede">EXTI_EMR_MR8_Pos</a>)</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f" id="r_ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033" id="r_gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033">EXTI_EMR_MR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd" id="r_ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033">EXTI_EMR_MR9_Pos</a>)</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a" id="r_ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511" id="r_gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511">EXTI_EMR_MR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e" id="r_ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511">EXTI_EMR_MR10_Pos</a>)</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234" id="r_gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786" id="r_ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786">EXTI_EMR_MR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633" id="r_gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786">EXTI_EMR_MR11_Pos</a>)</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172" id="r_ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e" id="r_gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e">EXTI_EMR_MR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32" id="r_ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e">EXTI_EMR_MR12_Pos</a>)</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad" id="r_ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5" id="r_gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5">EXTI_EMR_MR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452" id="r_ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5">EXTI_EMR_MR13_Pos</a>)</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f" id="r_ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14" id="r_gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14">EXTI_EMR_MR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b" id="r_ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14">EXTI_EMR_MR14_Pos</a>)</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89" id="r_gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1" id="r_ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1">EXTI_EMR_MR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28" id="r_gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1">EXTI_EMR_MR15_Pos</a>)</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3" id="r_ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="memitem:ga112b3657ea27bac2cfe0676dfa893157" id="r_ga112b3657ea27bac2cfe0676dfa893157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157">EXTI_EMR_MR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga3cb43eaaa268ddc9d407c5edcfb05ff4" id="r_ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157">EXTI_EMR_MR16_Pos</a>)</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374" id="r_ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a></td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab" id="r_gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab">EXTI_EMR_MR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d" id="r_ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab">EXTI_EMR_MR17_Pos</a>)</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4" id="r_ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00" id="r_ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00">EXTI_EMR_MR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398" id="r_ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00">EXTI_EMR_MR18_Pos</a>)</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5" id="r_ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="memitem:ga8990f832c2588cb200a51d52c5dc8c8a" id="r_ga8990f832c2588cb200a51d52c5dc8c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a">EXTI_EMR_MR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga514f26dc55f8e37ec8ac8bef9dfcadd4" id="r_ga514f26dc55f8e37ec8ac8bef9dfcadd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a">EXTI_EMR_MR19_Pos</a>)</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994" id="r_gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4">EXTI_EMR_MR19_Msk</a></td></tr>
<tr class="memitem:gaa67b8f9a15a25b5d2bc93d72082652bd" id="r_gaa67b8f9a15a25b5d2bc93d72082652bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd">EXTI_EMR_MR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gae190c58438ea386748cb39b06fc2d62c" id="r_gae190c58438ea386748cb39b06fc2d62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd">EXTI_EMR_MR20_Pos</a>)</td></tr>
<tr class="memitem:ga047743f042d00f058dd8cf199c92fbfa" id="r_ga047743f042d00f058dd8cf199c92fbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c">EXTI_EMR_MR20_Msk</a></td></tr>
<tr class="memitem:ga75a62823a85e5c8543646c7c6b273e2f" id="r_ga75a62823a85e5c8543646c7c6b273e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f">EXTI_EMR_MR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga525d06c52556b824cbf29d85a8925532" id="r_ga525d06c52556b824cbf29d85a8925532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f">EXTI_EMR_MR21_Pos</a>)</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a" id="r_ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532">EXTI_EMR_MR21_Msk</a></td></tr>
<tr class="memitem:gae52ca7f79c4b6092d6e2b781f0355bd8" id="r_gae52ca7f79c4b6092d6e2b781f0355bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8">EXTI_EMR_MR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga79c121c40bb976f66094ced0a851419a" id="r_ga79c121c40bb976f66094ced0a851419a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8">EXTI_EMR_MR22_Pos</a>)</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813" id="r_ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a">EXTI_EMR_MR22_Msk</a></td></tr>
<tr class="memitem:ga1d08797081d9cb9ecead99371a645bc3" id="r_ga1d08797081d9cb9ecead99371a645bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d08797081d9cb9ecead99371a645bc3">EXTI_EMR_MR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:gafcdea5a531978f3bf6b7de4472bd54e6" id="r_gafcdea5a531978f3bf6b7de4472bd54e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d08797081d9cb9ecead99371a645bc3">EXTI_EMR_MR23_Pos</a>)</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee" id="r_gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6">EXTI_EMR_MR23_Msk</a></td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348" id="r_gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348">EXTI_EMR_EM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93" id="r_ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93">EXTI_EMR_EM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168" id="r_ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168">EXTI_EMR_EM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344" id="r_ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344">EXTI_EMR_EM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a" id="r_ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a">EXTI_EMR_EM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe" id="r_gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe">EXTI_EMR_EM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8" id="r_ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8">EXTI_EMR_EM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72" id="r_gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72">EXTI_EMR_EM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991" id="r_ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991">EXTI_EMR_EM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7" id="r_ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7">EXTI_EMR_EM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112" id="r_gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112">EXTI_EMR_EM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b" id="r_gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b">EXTI_EMR_EM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f" id="r_gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f">EXTI_EMR_EM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50" id="r_gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50">EXTI_EMR_EM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98" id="r_gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98">EXTI_EMR_EM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83" id="r_gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83">EXTI_EMR_EM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c" id="r_gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c">EXTI_EMR_EM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e" id="r_ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e">EXTI_EMR_EM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb" id="r_ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb">EXTI_EMR_EM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3" id="r_ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3">EXTI_EMR_EM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a></td></tr>
<tr class="memitem:ga2a88ab99418d93b7277f19736c14c6c2" id="r_ga2a88ab99418d93b7277f19736c14c6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2">EXTI_EMR_EM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a></td></tr>
<tr class="memitem:gaf17512ecb4d8572e8b73ab1a427fd500" id="r_gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500">EXTI_EMR_EM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a></td></tr>
<tr class="memitem:ga31b9e9ec368a547f58ab7f6359c58bdf" id="r_ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf">EXTI_EMR_EM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a></td></tr>
<tr class="memitem:ga91695431bc9d35db5f1771358c22ddbe" id="r_ga91695431bc9d35db5f1771358c22ddbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe">EXTI_EMR_EM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a></td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426" id="r_gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426">EXTI_RTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487" id="r_ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426">EXTI_RTSR_TR0_Pos</a>)</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6" id="r_gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394" id="r_ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394">EXTI_RTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1" id="r_ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394">EXTI_RTSR_TR1_Pos</a>)</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566" id="r_ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b" id="r_ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b">EXTI_RTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046" id="r_gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b">EXTI_RTSR_TR2_Pos</a>)</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c" id="r_ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362" id="r_gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362">EXTI_RTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be" id="r_ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362">EXTI_RTSR_TR3_Pos</a>)</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11" id="r_ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd" id="r_gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd">EXTI_RTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860" id="r_ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd">EXTI_RTSR_TR4_Pos</a>)</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc" id="r_gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662" id="r_ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662">EXTI_RTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d" id="r_ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662">EXTI_RTSR_TR5_Pos</a>)</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de" id="r_gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5" id="r_ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5">EXTI_RTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4" id="r_ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5">EXTI_RTSR_TR6_Pos</a>)</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6" id="r_gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100" id="r_ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100">EXTI_RTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47" id="r_gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100">EXTI_RTSR_TR7_Pos</a>)</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1" id="r_gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40" id="r_ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40">EXTI_RTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82" id="r_ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40">EXTI_RTSR_TR8_Pos</a>)</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39" id="r_ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b" id="r_ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b">EXTI_RTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b" id="r_ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b">EXTI_RTSR_TR9_Pos</a>)</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17" id="r_ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69" id="r_gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69">EXTI_RTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf" id="r_ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69">EXTI_RTSR_TR10_Pos</a>)</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4" id="r_gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920" id="r_ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920">EXTI_RTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2" id="r_ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920">EXTI_RTSR_TR11_Pos</a>)</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7" id="r_ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a" id="r_gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a">EXTI_RTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e" id="r_gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a">EXTI_RTSR_TR12_Pos</a>)</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04" id="r_ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153" id="r_ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153">EXTI_RTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae" id="r_ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153">EXTI_RTSR_TR13_Pos</a>)</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12" id="r_ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90" id="r_ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90">EXTI_RTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee" id="r_ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90">EXTI_RTSR_TR14_Pos</a>)</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda" id="r_ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c" id="r_gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c">EXTI_RTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1" id="r_ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c">EXTI_RTSR_TR15_Pos</a>)</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2" id="r_ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59" id="r_ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59">EXTI_RTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33" id="r_gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59">EXTI_RTSR_TR16_Pos</a>)</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589" id="r_gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f" id="r_ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f">EXTI_RTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681" id="r_ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f">EXTI_RTSR_TR17_Pos</a>)</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806" id="r_gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="memitem:ga49afa76eab5b3a7d5e5640fced73047c" id="r_ga49afa76eab5b3a7d5e5640fced73047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c">EXTI_RTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga708076360f04650ae4bfdd6695caa617" id="r_ga708076360f04650ae4bfdd6695caa617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c">EXTI_RTSR_TR18_Pos</a>)</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62" id="r_gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a></td></tr>
<tr class="memitem:gaef9bfa9cb8df10ec1e3c2dd50235231c" id="r_gaef9bfa9cb8df10ec1e3c2dd50235231c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c">EXTI_RTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gaab40d59af38c6adbe9621b8ab68dbdbe" id="r_gaab40d59af38c6adbe9621b8ab68dbdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c">EXTI_RTSR_TR19_Pos</a>)</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e" id="r_ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe">EXTI_RTSR_TR19_Msk</a></td></tr>
<tr class="memitem:ga825c9ea20abb9a733bc90b94440fbc63" id="r_ga825c9ea20abb9a733bc90b94440fbc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63">EXTI_RTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaf3497416ddbe940f3f87bdbe94dcb423" id="r_gaf3497416ddbe940f3f87bdbe94dcb423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63">EXTI_RTSR_TR20_Pos</a>)</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd" id="r_ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423">EXTI_RTSR_TR20_Msk</a></td></tr>
<tr class="memitem:ga6a92f33d68f20f61d92563404305ba35" id="r_ga6a92f33d68f20f61d92563404305ba35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35">EXTI_RTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga0acfd045c5ef66801c4f70a7a529a210" id="r_ga0acfd045c5ef66801c4f70a7a529a210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35">EXTI_RTSR_TR21_Pos</a>)</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d" id="r_ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210">EXTI_RTSR_TR21_Msk</a></td></tr>
<tr class="memitem:gad9b6c8e3b151388284c11fad135c06f3" id="r_gad9b6c8e3b151388284c11fad135c06f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3">EXTI_RTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gadcf74a99ed3d1bc23d06f4e6d634b46f" id="r_gadcf74a99ed3d1bc23d06f4e6d634b46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3">EXTI_RTSR_TR22_Pos</a>)</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82" id="r_gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f">EXTI_RTSR_TR22_Msk</a></td></tr>
<tr class="memitem:ga973571d8aac7ce8e83496f282e6b269d" id="r_ga973571d8aac7ce8e83496f282e6b269d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973571d8aac7ce8e83496f282e6b269d">EXTI_RTSR_TR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga6f2422fa93b18c0ca7473de258dffe39" id="r_ga6f2422fa93b18c0ca7473de258dffe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39">EXTI_RTSR_TR23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga973571d8aac7ce8e83496f282e6b269d">EXTI_RTSR_TR23_Pos</a>)</td></tr>
<tr class="memitem:ga11744e9be9f49d12b8c315ef54efda91" id="r_ga11744e9be9f49d12b8c315ef54efda91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39">EXTI_RTSR_TR23_Msk</a></td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f" id="r_ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f">EXTI_FTSR_TR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc" id="r_ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f">EXTI_FTSR_TR0_Pos</a>)</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c" id="r_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba" id="r_gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba">EXTI_FTSR_TR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8" id="r_ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba">EXTI_FTSR_TR1_Pos</a>)</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed" id="r_gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079" id="r_ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079">EXTI_FTSR_TR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3" id="r_ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079">EXTI_FTSR_TR2_Pos</a>)</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041" id="r_ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04" id="r_gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04">EXTI_FTSR_TR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e" id="r_ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04">EXTI_FTSR_TR3_Pos</a>)</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f" id="r_ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d" id="r_gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d">EXTI_FTSR_TR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475" id="r_gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d">EXTI_FTSR_TR4_Pos</a>)</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2" id="r_gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532" id="r_ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532">EXTI_FTSR_TR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4" id="r_gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532">EXTI_FTSR_TR5_Pos</a>)</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2" id="r_ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711" id="r_gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711">EXTI_FTSR_TR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c" id="r_gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711">EXTI_FTSR_TR6_Pos</a>)</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca" id="r_gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1" id="r_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1">EXTI_FTSR_TR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20" id="r_ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1">EXTI_FTSR_TR7_Pos</a>)</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567" id="r_gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a" id="r_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a">EXTI_FTSR_TR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e" id="r_gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a">EXTI_FTSR_TR8_Pos</a>)</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc" id="r_ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608" id="r_ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608">EXTI_FTSR_TR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0" id="r_ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608">EXTI_FTSR_TR9_Pos</a>)</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef" id="r_ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae" id="r_ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae">EXTI_FTSR_TR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093" id="r_ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae">EXTI_FTSR_TR10_Pos</a>)</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643" id="r_gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554" id="r_ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554">EXTI_FTSR_TR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551" id="r_gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554">EXTI_FTSR_TR11_Pos</a>)</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef" id="r_ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1" id="r_ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1">EXTI_FTSR_TR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462" id="r_ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1">EXTI_FTSR_TR12_Pos</a>)</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245" id="r_ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b" id="r_gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b">EXTI_FTSR_TR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7" id="r_ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b">EXTI_FTSR_TR13_Pos</a>)</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825" id="r_ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac" id="r_gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac">EXTI_FTSR_TR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0" id="r_ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac">EXTI_FTSR_TR14_Pos</a>)</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff" id="r_ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333" id="r_gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333">EXTI_FTSR_TR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21" id="r_ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333">EXTI_FTSR_TR15_Pos</a>)</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7" id="r_ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21" id="r_ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21">EXTI_FTSR_TR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4" id="r_gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21">EXTI_FTSR_TR16_Pos</a>)</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2" id="r_gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4" id="r_gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4">EXTI_FTSR_TR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c" id="r_ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4">EXTI_FTSR_TR17_Pos</a>)</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7" id="r_ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="memitem:ga52a49bf16fd86f2e5f0c0cd439be375f" id="r_ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f">EXTI_FTSR_TR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gac793e138d33f0b8106662bb5783b0eaf" id="r_gac793e138d33f0b8106662bb5783b0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f">EXTI_FTSR_TR18_Pos</a>)</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e" id="r_ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a></td></tr>
<tr class="memitem:gaf317413191ad372394192996edebfcb3" id="r_gaf317413191ad372394192996edebfcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3">EXTI_FTSR_TR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gaa1a59ec9892e009f734e6c7703af85c4" id="r_gaa1a59ec9892e009f734e6c7703af85c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3">EXTI_FTSR_TR19_Pos</a>)</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af" id="r_ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4">EXTI_FTSR_TR19_Msk</a></td></tr>
<tr class="memitem:ga159e0d936264a23e36e44430355412c3" id="r_ga159e0d936264a23e36e44430355412c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3">EXTI_FTSR_TR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga0f627753cee5eab2cc5111bc5698fd36" id="r_ga0f627753cee5eab2cc5111bc5698fd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3">EXTI_FTSR_TR20_Pos</a>)</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477" id="r_gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36">EXTI_FTSR_TR20_Msk</a></td></tr>
<tr class="memitem:ga53324986eef8e0f233b9d7c7650f88f8" id="r_ga53324986eef8e0f233b9d7c7650f88f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8">EXTI_FTSR_TR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga3bb39db3d5a47c3e7baf4240b5738064" id="r_ga3bb39db3d5a47c3e7baf4240b5738064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8">EXTI_FTSR_TR21_Pos</a>)</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826" id="r_ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064">EXTI_FTSR_TR21_Msk</a></td></tr>
<tr class="memitem:gabf272ea16ee6c30f486255e71179f34d" id="r_gabf272ea16ee6c30f486255e71179f34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d">EXTI_FTSR_TR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaf39fdb81f4c5e0e4a566369b17b1a88a" id="r_gaf39fdb81f4c5e0e4a566369b17b1a88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d">EXTI_FTSR_TR22_Pos</a>)</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e" id="r_gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a">EXTI_FTSR_TR22_Msk</a></td></tr>
<tr class="memitem:gad0b137027490fd16bbc723586c2756bc" id="r_gad0b137027490fd16bbc723586c2756bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b137027490fd16bbc723586c2756bc">EXTI_FTSR_TR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga5916c49b756e29dbfa308171376fe8ef" id="r_ga5916c49b756e29dbfa308171376fe8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef">EXTI_FTSR_TR23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0b137027490fd16bbc723586c2756bc">EXTI_FTSR_TR23_Pos</a>)</td></tr>
<tr class="memitem:ga8b61d843ead0dd9d2d7f5fdce934726c" id="r_ga8b61d843ead0dd9d2d7f5fdce934726c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef">EXTI_FTSR_TR23_Msk</a></td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d" id="r_ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d">EXTI_SWIER_SWIER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7" id="r_gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d">EXTI_SWIER_SWIER0_Pos</a>)</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3" id="r_gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96" id="r_gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96">EXTI_SWIER_SWIER1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490" id="r_ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96">EXTI_SWIER_SWIER1_Pos</a>)</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae" id="r_gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6" id="r_ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6">EXTI_SWIER_SWIER2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1" id="r_ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6">EXTI_SWIER_SWIER2_Pos</a>)</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c" id="r_ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c" id="r_gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c">EXTI_SWIER_SWIER3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce" id="r_gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c">EXTI_SWIER_SWIER3_Pos</a>)</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a" id="r_ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5" id="r_ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5">EXTI_SWIER_SWIER4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72" id="r_ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5">EXTI_SWIER_SWIER4_Pos</a>)</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575" id="r_gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5" id="r_ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5">EXTI_SWIER_SWIER5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226" id="r_gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5">EXTI_SWIER_SWIER5_Pos</a>)</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977" id="r_gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6" id="r_gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6">EXTI_SWIER_SWIER6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64" id="r_ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6">EXTI_SWIER_SWIER6_Pos</a>)</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed" id="r_gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035" id="r_ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035">EXTI_SWIER_SWIER7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22" id="r_gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035">EXTI_SWIER_SWIER7_Pos</a>)</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f" id="r_gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5" id="r_ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5">EXTI_SWIER_SWIER8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a" id="r_ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5">EXTI_SWIER_SWIER8_Pos</a>)</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce" id="r_ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4" id="r_ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4">EXTI_SWIER_SWIER9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b" id="r_ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4">EXTI_SWIER_SWIER9_Pos</a>)</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61" id="r_gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441" id="r_gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441">EXTI_SWIER_SWIER10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925" id="r_ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441">EXTI_SWIER_SWIER10_Pos</a>)</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7" id="r_gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd" id="r_ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd">EXTI_SWIER_SWIER11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3" id="r_gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd">EXTI_SWIER_SWIER11_Pos</a>)</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7" id="r_ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961" id="r_gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961">EXTI_SWIER_SWIER12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1" id="r_ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961">EXTI_SWIER_SWIER12_Pos</a>)</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539" id="r_ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d" id="r_ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d">EXTI_SWIER_SWIER13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd" id="r_gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d">EXTI_SWIER_SWIER13_Pos</a>)</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826" id="r_ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de" id="r_ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de">EXTI_SWIER_SWIER14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e" id="r_ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de">EXTI_SWIER_SWIER14_Pos</a>)</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b" id="r_gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b" id="r_gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b">EXTI_SWIER_SWIER15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6" id="r_ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b">EXTI_SWIER_SWIER15_Pos</a>)</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08" id="r_ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5" id="r_gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5">EXTI_SWIER_SWIER16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf" id="r_ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5">EXTI_SWIER_SWIER16_Pos</a>)</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b" id="r_ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7" id="r_ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7">EXTI_SWIER_SWIER17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108" id="r_ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7">EXTI_SWIER_SWIER17_Pos</a>)</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455" id="r_ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="memitem:gabf33aa36748aefb6e66d4c2094a94518" id="r_gabf33aa36748aefb6e66d4c2094a94518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518">EXTI_SWIER_SWIER18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga9db116e94a090f461d8551591f829002" id="r_ga9db116e94a090f461d8551591f829002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518">EXTI_SWIER_SWIER18_Pos</a>)</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068" id="r_gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a></td></tr>
<tr class="memitem:gab87df3a3d69a14c70b19e1d69c00a7c6" id="r_gab87df3a3d69a14c70b19e1d69c00a7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6">EXTI_SWIER_SWIER19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga5fddcdc43381e5daa122589d1a769c41" id="r_ga5fddcdc43381e5daa122589d1a769c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6">EXTI_SWIER_SWIER19_Pos</a>)</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b" id="r_gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41">EXTI_SWIER_SWIER19_Msk</a></td></tr>
<tr class="memitem:gac2a016281fe0bb15bc0ca4ba9b11f97f" id="r_gac2a016281fe0bb15bc0ca4ba9b11f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f">EXTI_SWIER_SWIER20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaed39df1c85fd5856af03e80a5f42e445" id="r_gaed39df1c85fd5856af03e80a5f42e445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f">EXTI_SWIER_SWIER20_Pos</a>)</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b" id="r_gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445">EXTI_SWIER_SWIER20_Msk</a></td></tr>
<tr class="memitem:ga34163f6b2b814470372c81f5591efc8a" id="r_ga34163f6b2b814470372c81f5591efc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a">EXTI_SWIER_SWIER21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gab53e7b09746e33f833ad4143bfeb4977" id="r_gab53e7b09746e33f833ad4143bfeb4977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a">EXTI_SWIER_SWIER21_Pos</a>)</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6" id="r_ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977">EXTI_SWIER_SWIER21_Msk</a></td></tr>
<tr class="memitem:gaaedc6a73eb5e640541c1b13a822a315a" id="r_gaaedc6a73eb5e640541c1b13a822a315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a">EXTI_SWIER_SWIER22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaf58cca6423fc2497df3e6a9ff5942ff3" id="r_gaf58cca6423fc2497df3e6a9ff5942ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a">EXTI_SWIER_SWIER22_Pos</a>)</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02" id="r_gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3">EXTI_SWIER_SWIER22_Msk</a></td></tr>
<tr class="memitem:ga18da750dfc2776f12ef6725cb0d22007" id="r_ga18da750dfc2776f12ef6725cb0d22007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18da750dfc2776f12ef6725cb0d22007">EXTI_SWIER_SWIER23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga623b271f65c26ea7d803f89cbf007057" id="r_ga623b271f65c26ea7d803f89cbf007057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057">EXTI_SWIER_SWIER23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18da750dfc2776f12ef6725cb0d22007">EXTI_SWIER_SWIER23_Pos</a>)</td></tr>
<tr class="memitem:ga9f0d9fe21d5923032c4c8f49b15e5456" id="r_ga9f0d9fe21d5923032c4c8f49b15e5456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057">EXTI_SWIER_SWIER23_Msk</a></td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8" id="r_gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8">EXTI_PR_PR0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596" id="r_ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8">EXTI_PR_PR0_Pos</a>)</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a" id="r_ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb" id="r_gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb">EXTI_PR_PR1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850" id="r_gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb">EXTI_PR_PR1_Pos</a>)</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25" id="r_ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690" id="r_gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690">EXTI_PR_PR2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d" id="r_gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690">EXTI_PR_PR2_Pos</a>)</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665" id="r_ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0" id="r_gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0">EXTI_PR_PR3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee" id="r_gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0">EXTI_PR_PR3_Pos</a>)</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0" id="r_ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4" id="r_ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4">EXTI_PR_PR4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61" id="r_ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4">EXTI_PR_PR4_Pos</a>)</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc" id="r_ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5" id="r_gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5">EXTI_PR_PR5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c" id="r_ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5">EXTI_PR_PR5_Pos</a>)</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8" id="r_ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116" id="r_ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116">EXTI_PR_PR6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380" id="r_gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116">EXTI_PR_PR6_Pos</a>)</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76" id="r_gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf" id="r_ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf">EXTI_PR_PR7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c" id="r_ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf">EXTI_PR_PR7_Pos</a>)</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e" id="r_gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d" id="r_ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d">EXTI_PR_PR8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543" id="r_gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d">EXTI_PR_PR8_Pos</a>)</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d" id="r_gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8" id="r_ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8">EXTI_PR_PR9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019" id="r_gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8">EXTI_PR_PR9_Pos</a>)</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb" id="r_ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997" id="r_ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997">EXTI_PR_PR10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4" id="r_ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997">EXTI_PR_PR10_Pos</a>)</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108" id="r_ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee" id="r_gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee">EXTI_PR_PR11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7" id="r_ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee">EXTI_PR_PR11_Pos</a>)</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b" id="r_ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e" id="r_gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e">EXTI_PR_PR12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88" id="r_ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e">EXTI_PR_PR12_Pos</a>)</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c" id="r_gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65" id="r_gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65">EXTI_PR_PR13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e" id="r_ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65">EXTI_PR_PR13_Pos</a>)</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4" id="r_ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345" id="r_gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345">EXTI_PR_PR14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1" id="r_ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345">EXTI_PR_PR14_Pos</a>)</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598" id="r_gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753" id="r_ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753">EXTI_PR_PR15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94" id="r_gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753">EXTI_PR_PR15_Pos</a>)</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41" id="r_ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a" id="r_ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a">EXTI_PR_PR16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4" id="r_ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a">EXTI_PR_PR16_Pos</a>)</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba" id="r_gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9" id="r_ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9">EXTI_PR_PR17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497" id="r_ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9">EXTI_PR_PR17_Pos</a>)</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f" id="r_gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="memitem:ga65cfa57b6c19a9a31eb05adfbb24399a" id="r_ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a">EXTI_PR_PR18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga09184330e3d3e7839d58dec6b07c284a" id="r_ga09184330e3d3e7839d58dec6b07c284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a">EXTI_PR_PR18_Pos</a>)</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d" id="r_ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a></td></tr>
<tr class="memitem:ga9a38e5f6a0896bb0c6c2f3e32a5d51f8" id="r_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8">EXTI_PR_PR19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gae2b3167c29bb083e4c0e025846069a78" id="r_gae2b3167c29bb083e4c0e025846069a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8">EXTI_PR_PR19_Pos</a>)</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5" id="r_ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78">EXTI_PR_PR19_Msk</a></td></tr>
<tr class="memitem:gac3d5ef04e855f2eb705305eba6cf00b9" id="r_gac3d5ef04e855f2eb705305eba6cf00b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9">EXTI_PR_PR20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gac02bf4106a2d978a81fc825c808eace4" id="r_gac02bf4106a2d978a81fc825c808eace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9">EXTI_PR_PR20_Pos</a>)</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32" id="r_ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4">EXTI_PR_PR20_Msk</a></td></tr>
<tr class="memitem:gad693094b03aec71eeca641ef0739d950" id="r_gad693094b03aec71eeca641ef0739d950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950">EXTI_PR_PR21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gabe3b7c51abb06113eb6b53ca2c963fba" id="r_gabe3b7c51abb06113eb6b53ca2c963fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950">EXTI_PR_PR21_Pos</a>)</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df" id="r_gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba">EXTI_PR_PR21_Msk</a></td></tr>
<tr class="memitem:ga9d26bbce3e69e8c80b67e81db99cc2ff" id="r_ga9d26bbce3e69e8c80b67e81db99cc2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff">EXTI_PR_PR22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaa13b7a89ed2d6deef9017757d311e52a" id="r_gaa13b7a89ed2d6deef9017757d311e52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff">EXTI_PR_PR22_Pos</a>)</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07" id="r_ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a">EXTI_PR_PR22_Msk</a></td></tr>
<tr class="memitem:ga9228eed7e42b5a449441d93eef467689" id="r_ga9228eed7e42b5a449441d93eef467689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9228eed7e42b5a449441d93eef467689">EXTI_PR_PR23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga3b2cb99d6839ee555c917dd7e34a9cb7" id="r_ga3b2cb99d6839ee555c917dd7e34a9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7">EXTI_PR_PR23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9228eed7e42b5a449441d93eef467689">EXTI_PR_PR23_Pos</a>)</td></tr>
<tr class="memitem:ga3b2845a72f30844d1b0e32e1ba843cc7" id="r_ga3b2845a72f30844d1b0e32e1ba843cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7">EXTI_PR_PR23_Msk</a></td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4" id="r_gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3" id="r_gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318" id="r_gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="memitem:ga936324709ea40109331b76849da2c8b2" id="r_ga936324709ea40109331b76849da2c8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gaec66af244e6afb5bbf9816d7c76e1621" id="r_gaec66af244e6afb5bbf9816d7c76e1621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memitem:gad9b09ca8db6df455d0b8f810f8521257" id="r_gad9b09ca8db6df455d0b8f810f8521257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memitem:ga3437dcee177845a407919d3b2d9bd063" id="r_ga3437dcee177845a407919d3b2d9bd063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063">FLASH_ACR_LATENCY_3WS</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memitem:gad3594f2a9e12213efe75cd7df646e1ad" id="r_gad3594f2a9e12213efe75cd7df646e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad">FLASH_ACR_LATENCY_4WS</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memitem:ga67e55ca49f028a701d0c81420a6e2918" id="r_ga67e55ca49f028a701d0c81420a6e2918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memitem:ga3019ff197b4fd698e9625c9abb67f4be" id="r_ga3019ff197b4fd698e9625c9abb67f4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3019ff197b4fd698e9625c9abb67f4be">FLASH_ACR_LATENCY_6WS</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="memitem:gaa164c6e6fdfcae274a84dc87ca87b95e" id="r_gaa164c6e6fdfcae274a84dc87ca87b95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e">FLASH_ACR_LATENCY_7WS</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memitem:gaaf1b922e6400999bfabcde78d1c6f59b" id="r_gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga727504c465ce30a499631159bc419179" id="r_ga727504c465ce30a499631159bc419179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>)</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0" id="r_ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a></td></tr>
<tr class="memitem:gaf2045375967b3774ee2a00f3f3de10ad" id="r_gaf2045375967b3774ee2a00f3f3de10ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga95b43999203bce2ccdea6eba1f9925b9" id="r_ga95b43999203bce2ccdea6eba1f9925b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad">FLASH_ACR_ICEN_Pos</a>)</td></tr>
<tr class="memitem:ga51d8b1dd2c46942d377c579a38dce711" id="r_ga51d8b1dd2c46942d377c579a38dce711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9">FLASH_ACR_ICEN_Msk</a></td></tr>
<tr class="memitem:ga168563c4043c04251fc1524f6780a18e" id="r_ga168563c4043c04251fc1524f6780a18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga168563c4043c04251fc1524f6780a18e">FLASH_ACR_DCEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gac4d8386ca0c38a2a5546714a068e63d5" id="r_gac4d8386ca0c38a2a5546714a068e63d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5">FLASH_ACR_DCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga168563c4043c04251fc1524f6780a18e">FLASH_ACR_DCEN_Pos</a>)</td></tr>
<tr class="memitem:ga5a9a5cc3aa05dc62264addab1008c896" id="r_ga5a9a5cc3aa05dc62264addab1008c896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5">FLASH_ACR_DCEN_Msk</a></td></tr>
<tr class="memitem:ga5a8676f7e028638743d0097921be11e5" id="r_ga5a8676f7e028638743d0097921be11e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga009d7ec202f2ec4e6322d6051731dcea" id="r_ga009d7ec202f2ec4e6322d6051731dcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5">FLASH_ACR_ICRST_Pos</a>)</td></tr>
<tr class="memitem:ga923ff88475799eea9285f77f5383ced5" id="r_ga923ff88475799eea9285f77f5383ced5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5">FLASH_ACR_ICRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea">FLASH_ACR_ICRST_Msk</a></td></tr>
<tr class="memitem:gab97b6c3668fe60543b9d5a4f14e18f06" id="r_gab97b6c3668fe60543b9d5a4f14e18f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab97b6c3668fe60543b9d5a4f14e18f06">FLASH_ACR_DCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gab292276bf617270acde9e91828cbaede" id="r_gab292276bf617270acde9e91828cbaede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede">FLASH_ACR_DCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab97b6c3668fe60543b9d5a4f14e18f06">FLASH_ACR_DCRST_Pos</a>)</td></tr>
<tr class="memitem:gac53d7c85551a9829014d6027d67ce6c7" id="r_gac53d7c85551a9829014d6027d67ce6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7">FLASH_ACR_DCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede">FLASH_ACR_DCRST_Msk</a></td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1" id="r_ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed" id="r_ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>)</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b" id="r_gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="memitem:ga66326a667d2cae284b5cfcc54074c286" id="r_ga66326a667d2cae284b5cfcc54074c286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286">FLASH_SR_OPERR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga9dc6b83794dbfe429f2f2e78f3806962" id="r_ga9dc6b83794dbfe429f2f2e78f3806962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962">FLASH_SR_OPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286">FLASH_SR_OPERR_Pos</a>)</td></tr>
<tr class="memitem:ga572ae889294e816eb130362cdb6193b2" id="r_ga572ae889294e816eb130362cdb6193b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572ae889294e816eb130362cdb6193b2">FLASH_SR_OPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962">FLASH_SR_OPERR_Msk</a></td></tr>
<tr class="memitem:gace591108151f52fd0f18273c00403b80" id="r_gace591108151f52fd0f18273c00403b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga65a2ec1cfe4fece014bacf2c1332e659" id="r_ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>)</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01" id="r_gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a></td></tr>
<tr class="memitem:ga1e91ef00a66f31c28b41f990b0a5b57f" id="r_ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga433ad5d791f6ffcb202165a0131d00de" id="r_ga433ad5d791f6ffcb202165a0131d00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>)</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0" id="r_gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a></td></tr>
<tr class="memitem:gac07140ebffc87a7d5c0e006e9753bc12" id="r_gac07140ebffc87a7d5c0e006e9753bc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07140ebffc87a7d5c0e006e9753bc12">FLASH_SR_PGPERR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6caf6ab98ec1dd59205297dcf582c945" id="r_ga6caf6ab98ec1dd59205297dcf582c945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945">FLASH_SR_PGPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac07140ebffc87a7d5c0e006e9753bc12">FLASH_SR_PGPERR_Pos</a>)</td></tr>
<tr class="memitem:ga7fd2704724528be959f82089f67e3869" id="r_ga7fd2704724528be959f82089f67e3869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2704724528be959f82089f67e3869">FLASH_SR_PGPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945">FLASH_SR_PGPERR_Msk</a></td></tr>
<tr class="memitem:gaa714dc154587b83701170e6795646f36" id="r_gaa714dc154587b83701170e6795646f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gaf315476e1c4d69765908a72e0d1946be" id="r_gaf315476e1c4d69765908a72e0d1946be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36">FLASH_SR_PGSERR_Pos</a>)</td></tr>
<tr class="memitem:ga5d76ad3629a288bee0136b8b34f274f4" id="r_ga5d76ad3629a288bee0136b8b34f274f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4">FLASH_SR_PGSERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be">FLASH_SR_PGSERR_Msk</a></td></tr>
<tr class="memitem:ga13f9df04f2a8711d3a14d2ce54c732a7" id="r_ga13f9df04f2a8711d3a14d2ce54c732a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gae6d0e0debbd78e7ce2553cea4f904fd8" id="r_gae6d0e0debbd78e7ce2553cea4f904fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>)</td></tr>
<tr class="memitem:gacaee278396daaec501ff5a98bb68bd01" id="r_gacaee278396daaec501ff5a98bb68bd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01">FLASH_SR_RDERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a></td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0" id="r_ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045" id="r_ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>)</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368" id="r_ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="memitem:ga0a5addaa1ee5049b0c99023d91dd4a70" id="r_ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8bc468bdb6b58e9db0f91752dea96b1a" id="r_ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70">FLASH_CR_PG_Pos</a>)</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661" id="r_ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td></tr>
<tr class="memitem:ga9b8aa46dd6b3ec7eac3981210966235e" id="r_ga9b8aa46dd6b3ec7eac3981210966235e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8aa46dd6b3ec7eac3981210966235e">FLASH_CR_SER_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga6479f79813e55ff738208840dd3abfeb" id="r_ga6479f79813e55ff738208840dd3abfeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb">FLASH_CR_SER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8aa46dd6b3ec7eac3981210966235e">FLASH_CR_SER_Pos</a>)</td></tr>
<tr class="memitem:gae0e561d67b381c4bd8714cd6a9c15f56" id="r_gae0e561d67b381c4bd8714cd6a9c15f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e561d67b381c4bd8714cd6a9c15f56">FLASH_CR_SER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb">FLASH_CR_SER_Msk</a></td></tr>
<tr class="memitem:ga0627fa13f9e31a0250d6917e4d2ecbc1" id="r_ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0627fa13f9e31a0250d6917e4d2ecbc1">FLASH_CR_MER_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga3f1b8b67a6173c11f950347f09e63888" id="r_ga3f1b8b67a6173c11f950347f09e63888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0627fa13f9e31a0250d6917e4d2ecbc1">FLASH_CR_MER_Pos</a>)</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a" id="r_ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a></td></tr>
<tr class="memitem:gab657376caa866d7aebcb539c12d943bb" id="r_gab657376caa866d7aebcb539c12d943bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga67d162f1700e851ee1f94a541f761c7d" id="r_ga67d162f1700e851ee1f94a541f761c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d">FLASH_CR_SNB_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:ga4375b021000bd1acdecab7f72240f57d" id="r_ga4375b021000bd1acdecab7f72240f57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4375b021000bd1acdecab7f72240f57d">FLASH_CR_SNB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d">FLASH_CR_SNB_Msk</a></td></tr>
<tr class="memitem:ga9937f2386c7127f9855f68e2ec121448" id="r_ga9937f2386c7127f9855f68e2ec121448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448">FLASH_CR_SNB_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:gaa70c4abfe231ffeab3f34a97c171427b" id="r_gaa70c4abfe231ffeab3f34a97c171427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b">FLASH_CR_SNB_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:ga23c44361d3aaf062fc6b288b1d44b988" id="r_ga23c44361d3aaf062fc6b288b1d44b988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988">FLASH_CR_SNB_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:ga417708b5b7aabfe219fb671f2955af31" id="r_ga417708b5b7aabfe219fb671f2955af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31">FLASH_CR_SNB_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:ga734972442e2704a86bfb69c5707b33a1" id="r_ga734972442e2704a86bfb69c5707b33a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1">FLASH_CR_SNB_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab657376caa866d7aebcb539c12d943bb">FLASH_CR_SNB_Pos</a>)</td></tr>
<tr class="memitem:ga0242af989594850be999d37750caa5c5" id="r_ga0242af989594850be999d37750caa5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga4f6b8486e155b78a7617fe046bade831" id="r_ga4f6b8486e155b78a7617fe046bade831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831">FLASH_CR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga948ebea4921be9f981292b6e6733b00f" id="r_ga948ebea4921be9f981292b6e6733b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948ebea4921be9f981292b6e6733b00f">FLASH_CR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831">FLASH_CR_PSIZE_Msk</a></td></tr>
<tr class="memitem:gaadbc673f47f1ed33ca4144e9eee91ad6" id="r_gaadbc673f47f1ed33ca4144e9eee91ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6">FLASH_CR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga196dca8b265486bf05782e6bbe81d854" id="r_ga196dca8b265486bf05782e6bbe81d854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854">FLASH_CR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0242af989594850be999d37750caa5c5">FLASH_CR_PSIZE_Pos</a>)</td></tr>
<tr class="memitem:ga7925df36a4d15838d8cb457f671e7532" id="r_ga7925df36a4d15838d8cb457f671e7532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga1ce773f84ec7782c408a8d9cef09f496" id="r_ga1ce773f84ec7782c408a8d9cef09f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532">FLASH_CR_STRT_Pos</a>)</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864" id="r_gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td></tr>
<tr class="memitem:ga4e162a7fa45cb85ba0df0942a2519478" id="r_ga4e162a7fa45cb85ba0df0942a2519478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gab0866e1ddcbf0e7a895ca9a4794db4bd" id="r_gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478">FLASH_CR_EOPIE_Pos</a>)</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0" id="r_gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td></tr>
<tr class="memitem:gab075c4eeff509cfe0f34040c29edfb05" id="r_gab075c4eeff509cfe0f34040c29edfb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05">FLASH_CR_ERRIE_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:gac9f1e535996ab89de1ca07a32a11e526" id="r_gac9f1e535996ab89de1ca07a32a11e526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05">FLASH_CR_ERRIE_Pos</a>)</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2" id="r_ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a></td></tr>
<tr class="memitem:gaa74509adc6db3db66803966b25423cae" id="r_gaa74509adc6db3db66803966b25423cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga7954a2bc4dd25495e8c164454817a966" id="r_ga7954a2bc4dd25495e8c164454817a966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae">FLASH_CR_LOCK_Pos</a>)</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784" id="r_gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td></tr>
<tr class="memitem:gaaf12a3ac81fbc65a12d83ed398b6ef28" id="r_gaaf12a3ac81fbc65a12d83ed398b6ef28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf12a3ac81fbc65a12d83ed398b6ef28">FLASH_OPTCR_OPTLOCK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac4fb506626a51c8b29c864573f6c2835" id="r_gac4fb506626a51c8b29c864573f6c2835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835">FLASH_OPTCR_OPTLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf12a3ac81fbc65a12d83ed398b6ef28">FLASH_OPTCR_OPTLOCK_Pos</a>)</td></tr>
<tr class="memitem:ga4c1da080e341fca41ce7f7d661cc4904" id="r_ga4c1da080e341fca41ce7f7d661cc4904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835">FLASH_OPTCR_OPTLOCK_Msk</a></td></tr>
<tr class="memitem:ga83a4a90f9f76098cdca63d9931bc79d7" id="r_ga83a4a90f9f76098cdca63d9931bc79d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a4a90f9f76098cdca63d9931bc79d7">FLASH_OPTCR_OPTSTRT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaf93699ed3b5dc9bb83833f2bf1610b11" id="r_gaf93699ed3b5dc9bb83833f2bf1610b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11">FLASH_OPTCR_OPTSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a4a90f9f76098cdca63d9931bc79d7">FLASH_OPTCR_OPTSTRT_Pos</a>)</td></tr>
<tr class="memitem:ga0858d561d4790c86b64a60204a09a3b5" id="r_ga0858d561d4790c86b64a60204a09a3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0858d561d4790c86b64a60204a09a3b5">FLASH_OPTCR_OPTSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11">FLASH_OPTCR_OPTSTRT_Msk</a></td></tr>
<tr class="memitem:gaf842eaac29efd86925c9431a8eb99b27" id="r_gaf842eaac29efd86925c9431a8eb99b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf842eaac29efd86925c9431a8eb99b27">FLASH_OPTCR_BOR_LEV_0</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memitem:ga2971824f63351f09ad3db521d6a5b212" id="r_ga2971824f63351f09ad3db521d6a5b212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2971824f63351f09ad3db521d6a5b212">FLASH_OPTCR_BOR_LEV_1</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memitem:ga664b8edfc20be3140e72411130fd9c2c" id="r_ga664b8edfc20be3140e72411130fd9c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664b8edfc20be3140e72411130fd9c2c">FLASH_OPTCR_BOR_LEV_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga0bbb4145b4e60c9aba5a41b52ca7de42" id="r_ga0bbb4145b4e60c9aba5a41b52ca7de42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42">FLASH_OPTCR_BOR_LEV_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga664b8edfc20be3140e72411130fd9c2c">FLASH_OPTCR_BOR_LEV_Pos</a>)</td></tr>
<tr class="memitem:ga62cadc42caa03753ab8733da2b957ead" id="r_ga62cadc42caa03753ab8733da2b957ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cadc42caa03753ab8733da2b957ead">FLASH_OPTCR_BOR_LEV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42">FLASH_OPTCR_BOR_LEV_Msk</a></td></tr>
<tr class="memitem:ga135a90817c765ba7f80a463cd48b8dd2" id="r_ga135a90817c765ba7f80a463cd48b8dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga135a90817c765ba7f80a463cd48b8dd2">FLASH_OPTCR_WDG_SW_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga5a820fdb171a46fddcc020aa769a7b87" id="r_ga5a820fdb171a46fddcc020aa769a7b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87">FLASH_OPTCR_WDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga135a90817c765ba7f80a463cd48b8dd2">FLASH_OPTCR_WDG_SW_Pos</a>)</td></tr>
<tr class="memitem:gaf38cbe85e3a2c30dbe6ccb3b3e636504" id="r_gaf38cbe85e3a2c30dbe6ccb3b3e636504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504">FLASH_OPTCR_WDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87">FLASH_OPTCR_WDG_SW_Msk</a></td></tr>
<tr class="memitem:ga0df94d9b6c39215d53adeb12124ffe2a" id="r_ga0df94d9b6c39215d53adeb12124ffe2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df94d9b6c39215d53adeb12124ffe2a">FLASH_OPTCR_nRST_STOP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga203b0fae4100b7cb942d38ab22459793" id="r_ga203b0fae4100b7cb942d38ab22459793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793">FLASH_OPTCR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df94d9b6c39215d53adeb12124ffe2a">FLASH_OPTCR_nRST_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga12b1ec98e521815433b3eec1e4136fd2" id="r_ga12b1ec98e521815433b3eec1e4136fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b1ec98e521815433b3eec1e4136fd2">FLASH_OPTCR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793">FLASH_OPTCR_nRST_STOP_Msk</a></td></tr>
<tr class="memitem:ga1240d379a33450a4a5fd676f13cd4db2" id="r_ga1240d379a33450a4a5fd676f13cd4db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1240d379a33450a4a5fd676f13cd4db2">FLASH_OPTCR_nRST_STDBY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga02c3e4e48e88b93407109e671e8aaf0e" id="r_ga02c3e4e48e88b93407109e671e8aaf0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e">FLASH_OPTCR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1240d379a33450a4a5fd676f13cd4db2">FLASH_OPTCR_nRST_STDBY_Pos</a>)</td></tr>
<tr class="memitem:ga82102d640fe1d3e6e9f9c6a3e0adb56f" id="r_ga82102d640fe1d3e6e9f9c6a3e0adb56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f">FLASH_OPTCR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e">FLASH_OPTCR_nRST_STDBY_Msk</a></td></tr>
<tr class="memitem:ga2e06896e31b4fbbbffaa2865c16a607e" id="r_ga2e06896e31b4fbbbffaa2865c16a607e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3bc4c590daea652ce57f3a44a6a67d84" id="r_ga3bc4c590daea652ce57f3a44a6a67d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84">FLASH_OPTCR_RDP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:gaa180c5732c34b271618aa58695c8ff5a" id="r_gaa180c5732c34b271618aa58695c8ff5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa180c5732c34b271618aa58695c8ff5a">FLASH_OPTCR_RDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84">FLASH_OPTCR_RDP_Msk</a></td></tr>
<tr class="memitem:gafd79ca0fb8dd121074f40b83b2313d12" id="r_gafd79ca0fb8dd121074f40b83b2313d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12">FLASH_OPTCR_RDP_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga935fe4b6ea955b3dc26110f19e894e60" id="r_ga935fe4b6ea955b3dc26110f19e894e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60">FLASH_OPTCR_RDP_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga02ba844244e374fe8105a7cad59ad523" id="r_ga02ba844244e374fe8105a7cad59ad523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523">FLASH_OPTCR_RDP_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga844d4d62b7de476c90dd5f971f5e9041" id="r_ga844d4d62b7de476c90dd5f971f5e9041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041">FLASH_OPTCR_RDP_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga73bffe5ebb8d12020ebf3f2875f4a709" id="r_ga73bffe5ebb8d12020ebf3f2875f4a709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709">FLASH_OPTCR_RDP_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga67fef54b7b6c44afcc50e4f20ba461fd" id="r_ga67fef54b7b6c44afcc50e4f20ba461fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd">FLASH_OPTCR_RDP_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:ga18946cdea0f463f1e5386f42986f7e67" id="r_ga18946cdea0f463f1e5386f42986f7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67">FLASH_OPTCR_RDP_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:gad00a8584a84d18d76e147e4873740b4d" id="r_gad00a8584a84d18d76e147e4873740b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d">FLASH_OPTCR_RDP_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06896e31b4fbbbffaa2865c16a607e">FLASH_OPTCR_RDP_Pos</a>)</td></tr>
<tr class="memitem:gabb898dd74f16687db438fac87e762e40" id="r_gabb898dd74f16687db438fac87e762e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb898dd74f16687db438fac87e762e40">FLASH_OPTCR_nWRP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gae33aa677769879cad328db0ee92829df" id="r_gae33aa677769879cad328db0ee92829df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df">FLASH_OPTCR_nWRP_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb898dd74f16687db438fac87e762e40">FLASH_OPTCR_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga2c2bbd885cff2e6c16662a014f3125e1" id="r_ga2c2bbd885cff2e6c16662a014f3125e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2bbd885cff2e6c16662a014f3125e1">FLASH_OPTCR_nWRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df">FLASH_OPTCR_nWRP_Msk</a></td></tr>
<tr class="memitem:ga823e5c42b89e152a8394c3fa6c8811ca" id="r_ga823e5c42b89e152a8394c3fa6c8811ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823e5c42b89e152a8394c3fa6c8811ca">FLASH_OPTCR_nWRP_0</a>&#160;&#160;&#160;0x00010000U</td></tr>
<tr class="memitem:ga4d0ef7c876b297706a26dda017441f9c" id="r_ga4d0ef7c876b297706a26dda017441f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0ef7c876b297706a26dda017441f9c">FLASH_OPTCR_nWRP_1</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr class="memitem:ga96c5b96918f1871febfb31a026028522" id="r_ga96c5b96918f1871febfb31a026028522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c5b96918f1871febfb31a026028522">FLASH_OPTCR_nWRP_2</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="memitem:gabb0fa51cc0e95dcc79b74f451898f634" id="r_gabb0fa51cc0e95dcc79b74f451898f634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0fa51cc0e95dcc79b74f451898f634">FLASH_OPTCR_nWRP_3</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memitem:gad936542dd4c587babd790e92783d90fb" id="r_gad936542dd4c587babd790e92783d90fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad936542dd4c587babd790e92783d90fb">FLASH_OPTCR_nWRP_4</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="memitem:gae20268ac71dad90ee983642bb328e8ca" id="r_gae20268ac71dad90ee983642bb328e8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20268ac71dad90ee983642bb328e8ca">FLASH_OPTCR_nWRP_5</a>&#160;&#160;&#160;0x00200000U</td></tr>
<tr class="memitem:ga947616eac2be3f26ae1a3d748e70cac8" id="r_ga947616eac2be3f26ae1a3d748e70cac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947616eac2be3f26ae1a3d748e70cac8">FLASH_OPTCR_nWRP_6</a>&#160;&#160;&#160;0x00400000U</td></tr>
<tr class="memitem:gaa4d248e42a97e1c852cbea42b25598e1" id="r_gaa4d248e42a97e1c852cbea42b25598e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d248e42a97e1c852cbea42b25598e1">FLASH_OPTCR_nWRP_7</a>&#160;&#160;&#160;0x00800000U</td></tr>
<tr class="memitem:gadb38a3c5a67d67160a33d1762ed0f51f" id="r_gadb38a3c5a67d67160a33d1762ed0f51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb38a3c5a67d67160a33d1762ed0f51f">FLASH_OPTCR_nWRP_8</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memitem:ga5e186dbacd1587760b167b9ae4166c5c" id="r_ga5e186dbacd1587760b167b9ae4166c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e186dbacd1587760b167b9ae4166c5c">FLASH_OPTCR_nWRP_9</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memitem:ga38f22bae03f31d60f0c6aded7cd29ead" id="r_ga38f22bae03f31d60f0c6aded7cd29ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f22bae03f31d60f0c6aded7cd29ead">FLASH_OPTCR_nWRP_10</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="memitem:gac11ce7f6df6922142fc54fb8d376e239" id="r_gac11ce7f6df6922142fc54fb8d376e239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11ce7f6df6922142fc54fb8d376e239">FLASH_OPTCR_nWRP_11</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="memitem:ga5258f37e33f2705635abfcfa1e7caf8b" id="r_ga5258f37e33f2705635abfcfa1e7caf8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga584b3c849783bc64b9fde5f4f15090b6" id="r_ga584b3c849783bc64b9fde5f4f15090b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6">FLASH_OPTCR1_nWRP_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga166b108d44b55fef7da25bb1a9696d4a" id="r_ga166b108d44b55fef7da25bb1a9696d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166b108d44b55fef7da25bb1a9696d4a">FLASH_OPTCR1_nWRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6">FLASH_OPTCR1_nWRP_Msk</a></td></tr>
<tr class="memitem:gab8704f7d9b4f2ed666a36fd524200393" id="r_gab8704f7d9b4f2ed666a36fd524200393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393">FLASH_OPTCR1_nWRP_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga5dbe2ea161a6b8f8f9410097b56e7f37" id="r_ga5dbe2ea161a6b8f8f9410097b56e7f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37">FLASH_OPTCR1_nWRP_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga95055e7aee08960157182164896ab53e" id="r_ga95055e7aee08960157182164896ab53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e">FLASH_OPTCR1_nWRP_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga215ec5e70d6f8e9bcfc23e808720b7b5" id="r_ga215ec5e70d6f8e9bcfc23e808720b7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5">FLASH_OPTCR1_nWRP_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga552186f19bc88ebbceb4b20fd17fa15c" id="r_ga552186f19bc88ebbceb4b20fd17fa15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c">FLASH_OPTCR1_nWRP_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:gaa4370733a7b56759492f1af72272d086" id="r_gaa4370733a7b56759492f1af72272d086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086">FLASH_OPTCR1_nWRP_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:gaeecb61b8efdc36c40fce01e4cd1d5907" id="r_gaeecb61b8efdc36c40fce01e4cd1d5907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907">FLASH_OPTCR1_nWRP_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga7e3446bcd7be06c230bc6cbceadae5cf" id="r_ga7e3446bcd7be06c230bc6cbceadae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf">FLASH_OPTCR1_nWRP_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga97aac6b31d856505401e3bef486df10f" id="r_ga97aac6b31d856505401e3bef486df10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f">FLASH_OPTCR1_nWRP_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga0ab067bd8ab9645c93e6acf3b839dd8d" id="r_ga0ab067bd8ab9645c93e6acf3b839dd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d">FLASH_OPTCR1_nWRP_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:gaaf08f9db2b0ca30861faac54b6df672e" id="r_gaaf08f9db2b0ca30861faac54b6df672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e">FLASH_OPTCR1_nWRP_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga244656eb3ca465d38aba14e92f8c5870" id="r_ga244656eb3ca465d38aba14e92f8c5870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870">FLASH_OPTCR1_nWRP_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5258f37e33f2705635abfcfa1e7caf8b">FLASH_OPTCR1_nWRP_Pos</a>)</td></tr>
<tr class="memitem:ga4af97243ceb7ddfa34b7c3882c41b306" id="r_ga4af97243ceb7ddfa34b7c3882c41b306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4af97243ceb7ddfa34b7c3882c41b306">FLASH_SR_SOP_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286">FLASH_SR_OPERR_Pos</a></td></tr>
<tr class="memitem:gadd0272b01aaf5f6f7d69cd5906f3d755" id="r_gadd0272b01aaf5f6f7d69cd5906f3d755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755">FLASH_SR_SOP_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962">FLASH_SR_OPERR_Msk</a></td></tr>
<tr class="memitem:gab779aa8b88258e15c183041744a846ff" id="r_gab779aa8b88258e15c183041744a846ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab779aa8b88258e15c183041744a846ff">FLASH_SR_SOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572ae889294e816eb130362cdb6193b2">FLASH_SR_OPERR</a></td></tr>
<tr class="memitem:gaa35bb342e6db09c1515b40635275212b" id="r_gaa35bb342e6db09c1515b40635275212b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35bb342e6db09c1515b40635275212b">FLASH_ACR_BYTE0_ADDRESS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga8e53f8ca7c06552c5383884a01908a58" id="r_ga8e53f8ca7c06552c5383884a01908a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58">FLASH_ACR_BYTE0_ADDRESS_Msk</a>&#160;&#160;&#160;(0x10008FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35bb342e6db09c1515b40635275212b">FLASH_ACR_BYTE0_ADDRESS_Pos</a>)</td></tr>
<tr class="memitem:ga277876cbec14426a7a70ed6b3ead6d49" id="r_ga277876cbec14426a7a70ed6b3ead6d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277876cbec14426a7a70ed6b3ead6d49">FLASH_ACR_BYTE0_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58">FLASH_ACR_BYTE0_ADDRESS_Msk</a></td></tr>
<tr class="memitem:ga5c66a942588ae72bc8f5d54bea5e3bf2" id="r_ga5c66a942588ae72bc8f5d54bea5e3bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c66a942588ae72bc8f5d54bea5e3bf2">FLASH_ACR_BYTE2_ADDRESS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5bb60f05f974d5fa62cea9de4dc907d1" id="r_ga5bb60f05f974d5fa62cea9de4dc907d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1">FLASH_ACR_BYTE2_ADDRESS_Msk</a>&#160;&#160;&#160;(0x40023C03UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c66a942588ae72bc8f5d54bea5e3bf2">FLASH_ACR_BYTE2_ADDRESS_Pos</a>)</td></tr>
<tr class="memitem:gac7c5712edb158a725d8647c6af19544e" id="r_gac7c5712edb158a725d8647c6af19544e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c5712edb158a725d8647c6af19544e">FLASH_ACR_BYTE2_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1">FLASH_ACR_BYTE2_ADDRESS_Msk</a></td></tr>
<tr class="memitem:ga2244aa753f0340359098d15944602258" id="r_ga2244aa753f0340359098d15944602258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga44c7a73f891cc60cb11c8dc122fde9bd" id="r_ga44c7a73f891cc60cb11c8dc122fde9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93" id="r_ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723" id="r_ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef" id="r_ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a>)</td></tr>
<tr class="memitem:gae1030dee3583ca3e42adbdfe515ff542" id="r_gae1030dee3583ca3e42adbdfe515ff542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga3b96dc64bbedb58b5a6fdcc3c97eab1d" id="r_ga3b96dc64bbedb58b5a6fdcc3c97eab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a" id="r_ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371" id="r_ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746" id="r_gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a>)</td></tr>
<tr class="memitem:ga945f52c8af561a1c9a3358b0e8605ffc" id="r_ga945f52c8af561a1c9a3358b0e8605ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaf6c01a65d00f6b648984e34f71ce0b83" id="r_gaf6c01a65d00f6b648984e34f71ce0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c" id="r_ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0" id="r_ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665" id="r_ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a>)</td></tr>
<tr class="memitem:ga0df2c02569d6b84757d70cd5ab99d262" id="r_ga0df2c02569d6b84757d70cd5ab99d262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga053851b8f1df3d358a7b07fe8f720a25" id="r_ga053851b8f1df3d358a7b07fe8f720a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5" id="r_gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6" id="r_ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0" id="r_gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a>)</td></tr>
<tr class="memitem:ga7866ff150289c04d52c808607dabbf9e" id="r_ga7866ff150289c04d52c808607dabbf9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga0678135cc7fb1e00fe0de880d822fde5" id="r_ga0678135cc7fb1e00fe0de880d822fde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41" id="r_ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795" id="r_ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567" id="r_ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a>)</td></tr>
<tr class="memitem:ga84f88cbf25e1defb5f9b99c95797f7ab" id="r_ga84f88cbf25e1defb5f9b99c95797f7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga9f1827fce38f560f895e4486f1aacaac" id="r_ga9f1827fce38f560f895e4486f1aacaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360" id="r_gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad" id="r_ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630" id="r_ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a>)</td></tr>
<tr class="memitem:ga81c3fdecd37cce14983b42d28fc46d27" id="r_ga81c3fdecd37cce14983b42d28fc46d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga83a6d2a5dbd3f6f8447e0082c0e8d6ab" id="r_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282" id="r_ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3" id="r_gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371" id="r_ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a>)</td></tr>
<tr class="memitem:gaf586709481b1450208dae7d9e53b9057" id="r_gaf586709481b1450208dae7d9e53b9057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gae685da5b1c5c085e69be64ecf0b65ec5" id="r_gae685da5b1c5c085e69be64ecf0b65ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0" id="r_ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43" id="r_ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05" id="r_ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a>)</td></tr>
<tr class="memitem:ga80e5f1f7c986ee7f31178901cab442ab" id="r_ga80e5f1f7c986ee7f31178901cab442ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gaaddfeb2d4f139bd00fdcd2ce538f2087" id="r_gaaddfeb2d4f139bd00fdcd2ce538f2087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678" id="r_gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a></td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d" id="r_ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782" id="r_ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a>)</td></tr>
<tr class="memitem:gaf310164aef074cbdda2af5b0af223139" id="r_gaf310164aef074cbdda2af5b0af223139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gafdcb7c58d623c51ababeb5917430132b" id="r_gafdcb7c58d623c51ababeb5917430132b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20" id="r_ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418" id="r_gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df" id="r_gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a>)</td></tr>
<tr class="memitem:gacf36ddfa8971a143e722ca9897d6a554" id="r_gacf36ddfa8971a143e722ca9897d6a554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga9af602f158627d6d61a2fcf7149a6178" id="r_ga9af602f158627d6d61a2fcf7149a6178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563" id="r_gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95" id="r_ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4" id="r_ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a>)</td></tr>
<tr class="memitem:gac60a554e688d63d15bce7240549d2ccb" id="r_gac60a554e688d63d15bce7240549d2ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga82a8fa719e9f98d2a7b4fd00ad41927d" id="r_ga82a8fa719e9f98d2a7b4fd00ad41927d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474" id="r_gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458" id="r_gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263" id="r_ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a>)</td></tr>
<tr class="memitem:gaec7b868a25af299e046b49b017c1114f" id="r_gaec7b868a25af299e046b49b017c1114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gabd6d6390219a23c8420cc152901ca9bd" id="r_gabd6d6390219a23c8420cc152901ca9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597" id="r_ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788" id="r_gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8" id="r_ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a>)</td></tr>
<tr class="memitem:ga1e91d26a428aa90b419bf51324491246" id="r_ga1e91d26a428aa90b419bf51324491246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga3ae7344fb7e360c013ae484a7b3ce06e" id="r_ga3ae7344fb7e360c013ae484a7b3ce06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3" id="r_ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa" id="r_gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e" id="r_ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a>)</td></tr>
<tr class="memitem:gac67c9470dc741033d3254a4041e3d320" id="r_gac67c9470dc741033d3254a4041e3d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga1fd4d1526a36e0838bc8c9bab621aba0" id="r_ga1fd4d1526a36e0838bc8c9bab621aba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1" id="r_ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0" id="r_gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288" id="r_ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a>)</td></tr>
<tr class="memitem:gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b" id="r_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga97ba0885b9dda0bec8202305bf9cf0ad" id="r_ga97ba0885b9dda0bec8202305bf9cf0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8" id="r_gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564" id="r_ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c" id="r_ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a>)</td></tr>
<tr class="memitem:ga6f3903d8ae31585af4d8e0a4a980a53f" id="r_ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258">GPIO_MODER_MODER0_Pos</a></td></tr>
<tr class="memitem:ga9cff105dfdd73e5a1705a3a52bfe4953" id="r_ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd">GPIO_MODER_MODER0_Msk</a></td></tr>
<tr class="memitem:gabad45500839e6f801c64ee9474e4da33" id="r_gabad45500839e6f801c64ee9474e4da33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">GPIO_MODER_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a></td></tr>
<tr class="memitem:gac21859652224406f970f4c99d5198d16" id="r_gac21859652224406f970f4c99d5198d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">GPIO_MODER_MODE0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a></td></tr>
<tr class="memitem:gae7a47a04b8e25a1de3250bd4921eeddc" id="r_gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">GPIO_MODER_MODE0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a></td></tr>
<tr class="memitem:gadcd114563c35dd9bc117884af80acda8" id="r_gadcd114563c35dd9bc117884af80acda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542">GPIO_MODER_MODER1_Pos</a></td></tr>
<tr class="memitem:ga30d7601c96266dc29ab8d67804154b3f" id="r_ga30d7601c96266dc29ab8d67804154b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d">GPIO_MODER_MODER1_Msk</a></td></tr>
<tr class="memitem:ga76d7c80c5afbf9bf5aada55d91d59ecb" id="r_ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">GPIO_MODER_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a></td></tr>
<tr class="memitem:gabdd2690fbea56b2d7dd8af222370cc95" id="r_gabdd2690fbea56b2d7dd8af222370cc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">GPIO_MODER_MODE1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a></td></tr>
<tr class="memitem:ga1a240f6f0b335fe9595019531b4607b9" id="r_ga1a240f6f0b335fe9595019531b4607b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">GPIO_MODER_MODE1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a></td></tr>
<tr class="memitem:gaf6405d97990f322ac711f5d50d69c41f" id="r_gaf6405d97990f322ac711f5d50d69c41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc">GPIO_MODER_MODER2_Pos</a></td></tr>
<tr class="memitem:ga7a188e7809bffb5a963302debcc602bf" id="r_ga7a188e7809bffb5a963302debcc602bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83">GPIO_MODER_MODER2_Msk</a></td></tr>
<tr class="memitem:ga90970df916fe323664322ecbe516993d" id="r_ga90970df916fe323664322ecbe516993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">GPIO_MODER_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a></td></tr>
<tr class="memitem:ga66a90c798fa54047f30b83f3eec1821b" id="r_ga66a90c798fa54047f30b83f3eec1821b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">GPIO_MODER_MODE2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a></td></tr>
<tr class="memitem:gaae88847b33d3c78142f99e5d1753451e" id="r_gaae88847b33d3c78142f99e5d1753451e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">GPIO_MODER_MODE2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a></td></tr>
<tr class="memitem:gaf3d6572d265c72f92e2005c141202422" id="r_gaf3d6572d265c72f92e2005c141202422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262">GPIO_MODER_MODER3_Pos</a></td></tr>
<tr class="memitem:gad4eaea23a16c4fb39e27d295ce0e5b94" id="r_gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25">GPIO_MODER_MODER3_Msk</a></td></tr>
<tr class="memitem:ga9062e2f2d10271c05e5f963be522db96" id="r_ga9062e2f2d10271c05e5f963be522db96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">GPIO_MODER_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a></td></tr>
<tr class="memitem:ga908f28256ab03cf88ed6e2fce3a2a70d" id="r_ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">GPIO_MODER_MODE3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a></td></tr>
<tr class="memitem:ga99db34fd563915c2fc4eb16ef2505c98" id="r_ga99db34fd563915c2fc4eb16ef2505c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">GPIO_MODER_MODE3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a></td></tr>
<tr class="memitem:gab14bbd003834724332b11c3a33eba1a6" id="r_gab14bbd003834724332b11c3a33eba1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e">GPIO_MODER_MODER4_Pos</a></td></tr>
<tr class="memitem:gac9b416b464e6bcd73aa11bf0ef734b47" id="r_gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5">GPIO_MODER_MODER4_Msk</a></td></tr>
<tr class="memitem:gae11faa17747d422f5d88ced879e09bb6" id="r_gae11faa17747d422f5d88ced879e09bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">GPIO_MODER_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a></td></tr>
<tr class="memitem:ga2336f60fe03642339cbfd4e994812875" id="r_ga2336f60fe03642339cbfd4e994812875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">GPIO_MODER_MODE4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a></td></tr>
<tr class="memitem:gae946375c36dfb3b3669864ee62002e62" id="r_gae946375c36dfb3b3669864ee62002e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">GPIO_MODER_MODE4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a></td></tr>
<tr class="memitem:gaf3db08d5515fb6203ea8c2cf83d5ccd9" id="r_gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab">GPIO_MODER_MODER5_Pos</a></td></tr>
<tr class="memitem:ga5ecdacbc580acb1d0045366bab0605a3" id="r_ga5ecdacbc580acb1d0045366bab0605a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac">GPIO_MODER_MODER5_Msk</a></td></tr>
<tr class="memitem:ga1b40ba8ed0964516f512bb55a7783425" id="r_ga1b40ba8ed0964516f512bb55a7783425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">GPIO_MODER_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a></td></tr>
<tr class="memitem:gae9fbe729f8b1780ef0a6a24ce46a5dc9" id="r_gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">GPIO_MODER_MODE5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a></td></tr>
<tr class="memitem:ga85fd33570c7059e94708cb99a1d88e55" id="r_ga85fd33570c7059e94708cb99a1d88e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">GPIO_MODER_MODE5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a></td></tr>
<tr class="memitem:ga1605f3cdb581e59663fd9fb0bab17d74" id="r_ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27">GPIO_MODER_MODER6_Pos</a></td></tr>
<tr class="memitem:ga923f7562b497aa9e864872e6314aec8b" id="r_ga923f7562b497aa9e864872e6314aec8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab">GPIO_MODER_MODER6_Msk</a></td></tr>
<tr class="memitem:gad09b263a1b49cc5db86e5e6fe5d0d59c" id="r_gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">GPIO_MODER_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a></td></tr>
<tr class="memitem:gac9fe86e9e52f1ba692d5ea66c2e43678" id="r_gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">GPIO_MODER_MODE6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a></td></tr>
<tr class="memitem:ga7ef7f24d9e982418baef863fbe1ffe5f" id="r_ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">GPIO_MODER_MODE6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a></td></tr>
<tr class="memitem:gabd7bb459725ad9a92adb58341f64c5db" id="r_gabd7bb459725ad9a92adb58341f64c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057">GPIO_MODER_MODER7_Pos</a></td></tr>
<tr class="memitem:ga395417bce21078a26c0930132c9853ee" id="r_ga395417bce21078a26c0930132c9853ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5">GPIO_MODER_MODER7_Msk</a></td></tr>
<tr class="memitem:gafff70c209574ca7023aa0a853a341e2b" id="r_gafff70c209574ca7023aa0a853a341e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">GPIO_MODER_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a></td></tr>
<tr class="memitem:gac77ebcfb844a2b8893641ee9de058178" id="r_gac77ebcfb844a2b8893641ee9de058178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">GPIO_MODER_MODE7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a></td></tr>
<tr class="memitem:ga1f64e364157865520082d72aa98ab0ee" id="r_ga1f64e364157865520082d72aa98ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">GPIO_MODER_MODE7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a></td></tr>
<tr class="memitem:ga962ec8cd96b449ed7cc142b491db4e0c" id="r_ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab">GPIO_MODER_MODER8_Pos</a></td></tr>
<tr class="memitem:gabe7b281c031a88069e827a6ac710e0c5" id="r_gabe7b281c031a88069e827a6ac710e0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087">GPIO_MODER_MODER8_Msk</a></td></tr>
<tr class="memitem:ga1d7027e90da284883872b827f78fbc26" id="r_ga1d7027e90da284883872b827f78fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">GPIO_MODER_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a></td></tr>
<tr class="memitem:gaac1715680209944bc7593cedf31f491b" id="r_gaac1715680209944bc7593cedf31f491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">GPIO_MODER_MODE8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a></td></tr>
<tr class="memitem:ga3197ca6a90d936e5a564d377bd4126fd" id="r_ga3197ca6a90d936e5a564d377bd4126fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">GPIO_MODER_MODE8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a></td></tr>
<tr class="memitem:ga1093b1b58d8a8b51f204fc78239cbbb0" id="r_ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139">GPIO_MODER_MODER9_Pos</a></td></tr>
<tr class="memitem:ga0acba3f02fb730df350c2d938792fd74" id="r_ga0acba3f02fb730df350c2d938792fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b">GPIO_MODER_MODER9_Msk</a></td></tr>
<tr class="memitem:gaf81e4a6121d0fe0ee5bc3fbe0f245572" id="r_gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">GPIO_MODER_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a></td></tr>
<tr class="memitem:ga659899030e816750c2e4ecbf4250cc91" id="r_ga659899030e816750c2e4ecbf4250cc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">GPIO_MODER_MODE9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a></td></tr>
<tr class="memitem:ga15a408c473d172282468a1fccad482bb" id="r_ga15a408c473d172282468a1fccad482bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">GPIO_MODER_MODE9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a></td></tr>
<tr class="memitem:ga034f78f504f81a1ed9a3d457792f4197" id="r_ga034f78f504f81a1ed9a3d457792f4197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554">GPIO_MODER_MODER10_Pos</a></td></tr>
<tr class="memitem:gadc0dafc52e2eb8562733153c8658e8f4" id="r_gadc0dafc52e2eb8562733153c8658e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178">GPIO_MODER_MODER10_Msk</a></td></tr>
<tr class="memitem:ga10461308203bd8e510c3205e6a499c20" id="r_ga10461308203bd8e510c3205e6a499c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">GPIO_MODER_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a></td></tr>
<tr class="memitem:ga7aa2a41e913180598b59b20ffafc4a47" id="r_ga7aa2a41e913180598b59b20ffafc4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">GPIO_MODER_MODE10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a></td></tr>
<tr class="memitem:gad59d8ec1da352c55b9cb65b751f193e1" id="r_gad59d8ec1da352c55b9cb65b751f193e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">GPIO_MODER_MODE10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a></td></tr>
<tr class="memitem:gaf3c361d8935e5c043775a1dbf77b4530" id="r_gaf3c361d8935e5c043775a1dbf77b4530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb">GPIO_MODER_MODER11_Pos</a></td></tr>
<tr class="memitem:ga313382ddc024a2cde3a1a3bb6ff1fc4d" id="r_ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d">GPIO_MODER_MODER11_Msk</a></td></tr>
<tr class="memitem:gad4d968b108aa28b20cd40a7746004d2c" id="r_gad4d968b108aa28b20cd40a7746004d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">GPIO_MODER_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a></td></tr>
<tr class="memitem:gadeb4ecb54a0dc7f304007367e112725d" id="r_gadeb4ecb54a0dc7f304007367e112725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">GPIO_MODER_MODE11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a></td></tr>
<tr class="memitem:ga7a7b954225f0a664d602cba0ed1e03d4" id="r_ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">GPIO_MODER_MODE11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a></td></tr>
<tr class="memitem:ga8967fa759f57e187e4b87b9723a12e05" id="r_ga8967fa759f57e187e4b87b9723a12e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f">GPIO_MODER_MODER12_Pos</a></td></tr>
<tr class="memitem:ga2bab0d5ff031fcff49dedb0c36073008" id="r_ga2bab0d5ff031fcff49dedb0c36073008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd">GPIO_MODER_MODER12_Msk</a></td></tr>
<tr class="memitem:gac09cecc889ead7bc7a079d4889da0578" id="r_gac09cecc889ead7bc7a079d4889da0578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">GPIO_MODER_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a></td></tr>
<tr class="memitem:ga4dc7e3ea6e86a627d7697dafbb7feab6" id="r_ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">GPIO_MODER_MODE12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a></td></tr>
<tr class="memitem:ga9a2313be3f7d3fb0f2203456beaa4efe" id="r_ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">GPIO_MODER_MODE12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a></td></tr>
<tr class="memitem:gac4895814d5aa1829b1abfbd2d4df8b66" id="r_gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246">GPIO_MODER_MODER13_Pos</a></td></tr>
<tr class="memitem:ga02c48c21d983bab6115b056239d84217" id="r_ga02c48c21d983bab6115b056239d84217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e">GPIO_MODER_MODER13_Msk</a></td></tr>
<tr class="memitem:gaf38e8e70d58b97d462d45e6e116115be" id="r_gaf38e8e70d58b97d462d45e6e116115be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">GPIO_MODER_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a></td></tr>
<tr class="memitem:ga575519f151a9dda7c8e24d7c9e625b0f" id="r_ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">GPIO_MODER_MODE13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a></td></tr>
<tr class="memitem:gad93a355f773bc67b68b0a665c5a15136" id="r_gad93a355f773bc67b68b0a665c5a15136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">GPIO_MODER_MODE13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a></td></tr>
<tr class="memitem:gab23c1a3d555305265fe00c4a2f25d705" id="r_gab23c1a3d555305265fe00c4a2f25d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320">GPIO_MODER_MODER14_Pos</a></td></tr>
<tr class="memitem:ga8ee9ecd8c12612d429efa6b2694b8a25" id="r_ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0">GPIO_MODER_MODER14_Msk</a></td></tr>
<tr class="memitem:ga1e67512a90147ccad6991e5b16821811" id="r_ga1e67512a90147ccad6991e5b16821811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">GPIO_MODER_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a></td></tr>
<tr class="memitem:gaaa664199b48953065ec3b16e7de90d9b" id="r_gaaa664199b48953065ec3b16e7de90d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">GPIO_MODER_MODE14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a></td></tr>
<tr class="memitem:ga1e8638837bc4e6d69cd7635296a51730" id="r_ga1e8638837bc4e6d69cd7635296a51730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">GPIO_MODER_MODE14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a></td></tr>
<tr class="memitem:ga040b83bff88d237d447bfe658913f2e7" id="r_ga040b83bff88d237d447bfe658913f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b">GPIO_MODER_MODER15_Pos</a></td></tr>
<tr class="memitem:gacbdbb728d5db2fb68bbedd6e4374827b" id="r_gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad">GPIO_MODER_MODER15_Msk</a></td></tr>
<tr class="memitem:ga8027405e42e74b5065861c067e0b9f77" id="r_ga8027405e42e74b5065861c067e0b9f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">GPIO_MODER_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a></td></tr>
<tr class="memitem:gace9ec013afbf2e01286ca61726e92332" id="r_gace9ec013afbf2e01286ca61726e92332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">GPIO_MODER_MODE15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a></td></tr>
<tr class="memitem:gaf7055ea8ec31fe604f1b5f04e2b194c4" id="r_gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">GPIO_MODER_MODE15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a></td></tr>
<tr class="memitem:ga1d59a7c3218b146d61516cabb81588d1" id="r_ga1d59a7c3218b146d61516cabb81588d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1dbf22f662367e7f4033c6ef85f69162" id="r_ga1dbf22f662367e7f4033c6ef85f69162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1">GPIO_OTYPER_OT0_Pos</a>)</td></tr>
<tr class="memitem:ga2aebd85688999595239036bd63eac4a3" id="r_ga2aebd85688999595239036bd63eac4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">GPIO_OTYPER_OT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162">GPIO_OTYPER_OT0_Msk</a></td></tr>
<tr class="memitem:ga592defc7541ea5c2463d0a5c9566a337" id="r_ga592defc7541ea5c2463d0a5c9566a337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga2d6d2752a99a69a1ed6fde751477f65e" id="r_ga2d6d2752a99a69a1ed6fde751477f65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337">GPIO_OTYPER_OT1_Pos</a>)</td></tr>
<tr class="memitem:ga3c2e6db60417e319c9a8de701ab4d93d" id="r_ga3c2e6db60417e319c9a8de701ab4d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">GPIO_OTYPER_OT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e">GPIO_OTYPER_OT1_Msk</a></td></tr>
<tr class="memitem:gac3a3f4f3a5a9a13e74861ada55fe8373" id="r_gac3a3f4f3a5a9a13e74861ada55fe8373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga90c1021a385b3e3ad84b5c3f55dcd2bd" id="r_ga90c1021a385b3e3ad84b5c3f55dcd2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373">GPIO_OTYPER_OT2_Pos</a>)</td></tr>
<tr class="memitem:ga5478c1782217eec4b8d09fcc930a55c1" id="r_ga5478c1782217eec4b8d09fcc930a55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">GPIO_OTYPER_OT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd">GPIO_OTYPER_OT2_Msk</a></td></tr>
<tr class="memitem:gad678ac2b9b55a718f1e81237ee4a5b30" id="r_gad678ac2b9b55a718f1e81237ee4a5b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gac467eaf271fc0abc674a0f1657b754b9" id="r_gac467eaf271fc0abc674a0f1657b754b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30">GPIO_OTYPER_OT3_Pos</a>)</td></tr>
<tr class="memitem:ga52cbd557435c2173e390b534cc6a893b" id="r_ga52cbd557435c2173e390b534cc6a893b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">GPIO_OTYPER_OT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9">GPIO_OTYPER_OT3_Msk</a></td></tr>
<tr class="memitem:gaa9104ccbb9f57282217df7a4af2fa149" id="r_gaa9104ccbb9f57282217df7a4af2fa149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gab826bfea8ea3e5500900e31d24603a3f" id="r_gab826bfea8ea3e5500900e31d24603a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149">GPIO_OTYPER_OT4_Pos</a>)</td></tr>
<tr class="memitem:gaedd72ae7a6ef61cb01d7b31e7ac3f02f" id="r_gaedd72ae7a6ef61cb01d7b31e7ac3f02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">GPIO_OTYPER_OT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f">GPIO_OTYPER_OT4_Msk</a></td></tr>
<tr class="memitem:gaffcd8be7000a751ac97b432e6f8febcd" id="r_gaffcd8be7000a751ac97b432e6f8febcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gaa41f6d81f21b5d4c984d318c3d5ea5fc" id="r_gaa41f6d81f21b5d4c984d318c3d5ea5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd">GPIO_OTYPER_OT5_Pos</a>)</td></tr>
<tr class="memitem:gabfa602db904a1c4ac0bfe2f57e044f03" id="r_gabfa602db904a1c4ac0bfe2f57e044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">GPIO_OTYPER_OT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc">GPIO_OTYPER_OT5_Msk</a></td></tr>
<tr class="memitem:ga5673f4acd1ca97723538455ce2ad8fa5" id="r_ga5673f4acd1ca97723538455ce2ad8fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaf04845f8e00f58279129c9d7cbc40340" id="r_gaf04845f8e00f58279129c9d7cbc40340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5">GPIO_OTYPER_OT6_Pos</a>)</td></tr>
<tr class="memitem:ga872f2008be45e90a2663c31f5e3858ee" id="r_ga872f2008be45e90a2663c31f5e3858ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">GPIO_OTYPER_OT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340">GPIO_OTYPER_OT6_Msk</a></td></tr>
<tr class="memitem:ga5567f31bc7165b0a55e42a392306faf5" id="r_ga5567f31bc7165b0a55e42a392306faf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga1c4371991d169bbce9043ef03eebc3e7" id="r_ga1c4371991d169bbce9043ef03eebc3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5">GPIO_OTYPER_OT7_Pos</a>)</td></tr>
<tr class="memitem:gaac22a8999bf349459af4bd58fe319d03" id="r_gaac22a8999bf349459af4bd58fe319d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">GPIO_OTYPER_OT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7">GPIO_OTYPER_OT7_Msk</a></td></tr>
<tr class="memitem:ga2df4811f95aae5d25c63d1e6645914e4" id="r_ga2df4811f95aae5d25c63d1e6645914e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga88986ea0ef6829d98ea063355ed574bd" id="r_ga88986ea0ef6829d98ea063355ed574bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4">GPIO_OTYPER_OT8_Pos</a>)</td></tr>
<tr class="memitem:ga1b89d7c4cc8986895b4e4cbc8455f912" id="r_ga1b89d7c4cc8986895b4e4cbc8455f912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">GPIO_OTYPER_OT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd">GPIO_OTYPER_OT8_Msk</a></td></tr>
<tr class="memitem:ga9a517c02253d8081d006ba12b939ddb7" id="r_ga9a517c02253d8081d006ba12b939ddb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga23374263ed146dfa55de5e09a9984520" id="r_ga23374263ed146dfa55de5e09a9984520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7">GPIO_OTYPER_OT9_Pos</a>)</td></tr>
<tr class="memitem:gae53d4f666ee3410123ab941ee29fc886" id="r_gae53d4f666ee3410123ab941ee29fc886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">GPIO_OTYPER_OT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520">GPIO_OTYPER_OT9_Msk</a></td></tr>
<tr class="memitem:ga8ae2d866e0737d3b40919d877a321dbe" id="r_ga8ae2d866e0737d3b40919d877a321dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga108993b457894e46ee48421cf847d6b6" id="r_ga108993b457894e46ee48421cf847d6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe">GPIO_OTYPER_OT10_Pos</a>)</td></tr>
<tr class="memitem:ga6bc9516ce236e7d3429066b16a7dfa9a" id="r_ga6bc9516ce236e7d3429066b16a7dfa9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">GPIO_OTYPER_OT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6">GPIO_OTYPER_OT10_Msk</a></td></tr>
<tr class="memitem:ga72764b8f1eaca4407ddce7f3313d045d" id="r_ga72764b8f1eaca4407ddce7f3313d045d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga0f833cf9e36cd48b282a838ee5d4d269" id="r_ga0f833cf9e36cd48b282a838ee5d4d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d">GPIO_OTYPER_OT11_Pos</a>)</td></tr>
<tr class="memitem:ga9d842d0b79b54cd990a819197a0ecc6f" id="r_ga9d842d0b79b54cd990a819197a0ecc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">GPIO_OTYPER_OT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269">GPIO_OTYPER_OT11_Msk</a></td></tr>
<tr class="memitem:ga9cbdcf0cf8146de12cb5ff36c6cbdc35" id="r_ga9cbdcf0cf8146de12cb5ff36c6cbdc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gac138e0a10703e6da87ff724a9e8314e6" id="r_gac138e0a10703e6da87ff724a9e8314e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35">GPIO_OTYPER_OT12_Pos</a>)</td></tr>
<tr class="memitem:ga6ab821f1edc7c879a34e51d85be89927" id="r_ga6ab821f1edc7c879a34e51d85be89927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">GPIO_OTYPER_OT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6">GPIO_OTYPER_OT12_Msk</a></td></tr>
<tr class="memitem:ga25fc93b49714517d14b95c51496f4dde" id="r_ga25fc93b49714517d14b95c51496f4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gacc65a535136ed14fbaba9d5557d766a9" id="r_gacc65a535136ed14fbaba9d5557d766a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde">GPIO_OTYPER_OT13_Pos</a>)</td></tr>
<tr class="memitem:ga84f78f6726211e6183ec7fcd3a40d2a8" id="r_ga84f78f6726211e6183ec7fcd3a40d2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">GPIO_OTYPER_OT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9">GPIO_OTYPER_OT13_Msk</a></td></tr>
<tr class="memitem:gaed656d73e74d6e4dc451d61cdd4529f9" id="r_gaed656d73e74d6e4dc451d61cdd4529f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gaf7a50883c2c1f5f71ffed16b182b4690" id="r_gaf7a50883c2c1f5f71ffed16b182b4690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9">GPIO_OTYPER_OT14_Pos</a>)</td></tr>
<tr class="memitem:ga1323319e1db0678046b6f77c45bfee8b" id="r_ga1323319e1db0678046b6f77c45bfee8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">GPIO_OTYPER_OT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690">GPIO_OTYPER_OT14_Msk</a></td></tr>
<tr class="memitem:ga5efa1dc79a92b77579d2fd7fe2612c1b" id="r_ga5efa1dc79a92b77579d2fd7fe2612c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gafe5d4eaffe4617f72cc460127fc20cf5" id="r_gafe5d4eaffe4617f72cc460127fc20cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b">GPIO_OTYPER_OT15_Pos</a>)</td></tr>
<tr class="memitem:ga2c309a7ab680e01fcb7d001ea0a98c70" id="r_ga2c309a7ab680e01fcb7d001ea0a98c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">GPIO_OTYPER_OT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5">GPIO_OTYPER_OT15_Msk</a></td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305" id="r_gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3">GPIO_OTYPER_OT0</a></td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f" id="r_ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d">GPIO_OTYPER_OT1</a></td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817" id="r_ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1">GPIO_OTYPER_OT2</a></td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361" id="r_gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b">GPIO_OTYPER_OT3</a></td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258" id="r_ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f">GPIO_OTYPER_OT4</a></td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d" id="r_gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03">GPIO_OTYPER_OT5</a></td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b" id="r_ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee">GPIO_OTYPER_OT6</a></td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e" id="r_gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03">GPIO_OTYPER_OT7</a></td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f" id="r_ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912">GPIO_OTYPER_OT8</a></td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa" id="r_gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886">GPIO_OTYPER_OT9</a></td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b" id="r_gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a">GPIO_OTYPER_OT10</a></td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7" id="r_gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f">GPIO_OTYPER_OT11</a></td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c" id="r_ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927">GPIO_OTYPER_OT12</a></td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8" id="r_ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8">GPIO_OTYPER_OT13</a></td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50" id="r_ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b">GPIO_OTYPER_OT14</a></td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb" id="r_ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70">GPIO_OTYPER_OT15</a></td></tr>
<tr class="memitem:ga129f816361ac723f130c2757ab606de2" id="r_ga129f816361ac723f130c2757ab606de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab411afa3d01185fcac7de1834855b03b" id="r_gab411afa3d01185fcac7de1834855b03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="memitem:ga25d567c6d24df0adb6402498fd5eb582" id="r_ga25d567c6d24df0adb6402498fd5eb582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">GPIO_OSPEEDR_OSPEED0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b">GPIO_OSPEEDR_OSPEED0_Msk</a></td></tr>
<tr class="memitem:gae999b23bc1e7f750599e3919db67bba7" id="r_gae999b23bc1e7f750599e3919db67bba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">GPIO_OSPEEDR_OSPEED0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="memitem:gaa211d91a2e8fa199d4d1c64e20c2283c" id="r_gaa211d91a2e8fa199d4d1c64e20c2283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">GPIO_OSPEEDR_OSPEED0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2">GPIO_OSPEEDR_OSPEED0_Pos</a>)</td></tr>
<tr class="memitem:ga8253e839d2f456baf264cc3639876b25" id="r_ga8253e839d2f456baf264cc3639876b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga788188c5bf4669f2b316aa0c6b723e9e" id="r_ga788188c5bf4669f2b316aa0c6b723e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="memitem:gab8996628496af3a04fb060e7be6b4af6" id="r_gab8996628496af3a04fb060e7be6b4af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">GPIO_OSPEEDR_OSPEED1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e">GPIO_OSPEEDR_OSPEED1_Msk</a></td></tr>
<tr class="memitem:ga08097ab565c4771df00762e15e93642c" id="r_ga08097ab565c4771df00762e15e93642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">GPIO_OSPEEDR_OSPEED1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="memitem:ga0cb2eaafcac4ea42ea17c030512fd59d" id="r_ga0cb2eaafcac4ea42ea17c030512fd59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">GPIO_OSPEEDR_OSPEED1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25">GPIO_OSPEEDR_OSPEED1_Pos</a>)</td></tr>
<tr class="memitem:gafcc5a8e431eddf53ff110e3cabcf84a9" id="r_gafcc5a8e431eddf53ff110e3cabcf84a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga5a287b69df598692ea5425ac903ee934" id="r_ga5a287b69df598692ea5425ac903ee934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="memitem:ga00c3e1150ff05598e93fdee8dd68936e" id="r_ga00c3e1150ff05598e93fdee8dd68936e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">GPIO_OSPEEDR_OSPEED2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934">GPIO_OSPEEDR_OSPEED2_Msk</a></td></tr>
<tr class="memitem:ga8e96818c186656af3af439dcfa16528b" id="r_ga8e96818c186656af3af439dcfa16528b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">GPIO_OSPEEDR_OSPEED2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="memitem:ga2548db9b2371c3502f92f75566344141" id="r_ga2548db9b2371c3502f92f75566344141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">GPIO_OSPEEDR_OSPEED2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9">GPIO_OSPEEDR_OSPEED2_Pos</a>)</td></tr>
<tr class="memitem:ga2b5205a128da01cee0bf8911e6deeba3" id="r_ga2b5205a128da01cee0bf8911e6deeba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga1932d5de59094f3b77d1c38c3363e022" id="r_ga1932d5de59094f3b77d1c38c3363e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="memitem:ga70a77f985b46c258894f35dd089b0d20" id="r_ga70a77f985b46c258894f35dd089b0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">GPIO_OSPEEDR_OSPEED3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022">GPIO_OSPEEDR_OSPEED3_Msk</a></td></tr>
<tr class="memitem:gaa2d54448afbd578a80e745bf88141f15" id="r_gaa2d54448afbd578a80e745bf88141f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">GPIO_OSPEEDR_OSPEED3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="memitem:gaa7445a434c85d73f0343f07e4b1abd2e" id="r_gaa7445a434c85d73f0343f07e4b1abd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">GPIO_OSPEEDR_OSPEED3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3">GPIO_OSPEEDR_OSPEED3_Pos</a>)</td></tr>
<tr class="memitem:ga8965c0a99fbe9052bf008a4da714b84b" id="r_ga8965c0a99fbe9052bf008a4da714b84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga91182962d406df7459584b8cb9646e9e" id="r_ga91182962d406df7459584b8cb9646e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="memitem:ga44b7462b3a8eac83a6190a9d4ed94733" id="r_ga44b7462b3a8eac83a6190a9d4ed94733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">GPIO_OSPEEDR_OSPEED4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e">GPIO_OSPEEDR_OSPEED4_Msk</a></td></tr>
<tr class="memitem:ga7bc92d4bc48eb29f15eeda3b4f2b7729" id="r_ga7bc92d4bc48eb29f15eeda3b4f2b7729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">GPIO_OSPEEDR_OSPEED4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="memitem:gaa1074b9afc9555d005eed1283990ee2e" id="r_gaa1074b9afc9555d005eed1283990ee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">GPIO_OSPEEDR_OSPEED4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b">GPIO_OSPEEDR_OSPEED4_Pos</a>)</td></tr>
<tr class="memitem:ga3dbca74e2ddaa85108e7326cd681c345" id="r_ga3dbca74e2ddaa85108e7326cd681c345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga9fe5071dcf994ca5836756cd44c7df76" id="r_ga9fe5071dcf994ca5836756cd44c7df76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="memitem:ga39a76e505a04bac8df5b801bc759d9cf" id="r_ga39a76e505a04bac8df5b801bc759d9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">GPIO_OSPEEDR_OSPEED5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76">GPIO_OSPEEDR_OSPEED5_Msk</a></td></tr>
<tr class="memitem:ga51db6938ff53112b1546ea2955c6bec8" id="r_ga51db6938ff53112b1546ea2955c6bec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">GPIO_OSPEEDR_OSPEED5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="memitem:ga33507bcb6d4a5f11748cd0f81483e900" id="r_ga33507bcb6d4a5f11748cd0f81483e900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">GPIO_OSPEEDR_OSPEED5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345">GPIO_OSPEEDR_OSPEED5_Pos</a>)</td></tr>
<tr class="memitem:gaa2559ea5b8212d7799d95c5a67593826" id="r_gaa2559ea5b8212d7799d95c5a67593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga1f07ebb84c0aa6967ca9057d75f3d5cc" id="r_ga1f07ebb84c0aa6967ca9057d75f3d5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="memitem:ga220c76017b851a0861252cdc19e5ad8e" id="r_ga220c76017b851a0861252cdc19e5ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">GPIO_OSPEEDR_OSPEED6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc">GPIO_OSPEEDR_OSPEED6_Msk</a></td></tr>
<tr class="memitem:gab28c483d24d4f8aefdf89578af2a66a5" id="r_gab28c483d24d4f8aefdf89578af2a66a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">GPIO_OSPEEDR_OSPEED6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="memitem:gaa2d7d80ccb16466efc06dc08334539fe" id="r_gaa2d7d80ccb16466efc06dc08334539fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">GPIO_OSPEEDR_OSPEED6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826">GPIO_OSPEEDR_OSPEED6_Pos</a>)</td></tr>
<tr class="memitem:ga0e1d68c48b823f2ddcbc19f9472b71e0" id="r_ga0e1d68c48b823f2ddcbc19f9472b71e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gab238b715009a8081e4299a04464f8fba" id="r_gab238b715009a8081e4299a04464f8fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="memitem:gada868726c50880ee3f5e3cf35bf7be07" id="r_gada868726c50880ee3f5e3cf35bf7be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">GPIO_OSPEEDR_OSPEED7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba">GPIO_OSPEEDR_OSPEED7_Msk</a></td></tr>
<tr class="memitem:ga241f032a5afcf9fbaf7a03ca6756dae3" id="r_ga241f032a5afcf9fbaf7a03ca6756dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">GPIO_OSPEEDR_OSPEED7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="memitem:ga55510fcf6f51a1badbd0507b0174ca82" id="r_ga55510fcf6f51a1badbd0507b0174ca82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">GPIO_OSPEEDR_OSPEED7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0">GPIO_OSPEEDR_OSPEED7_Pos</a>)</td></tr>
<tr class="memitem:ga752447edb6283f5ab3639ea160311702" id="r_ga752447edb6283f5ab3639ea160311702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga1b220cadf1c6f35a7a5ee9141b353361" id="r_ga1b220cadf1c6f35a7a5ee9141b353361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="memitem:ga48fc91b25c5e9b44cb2c5281e430b530" id="r_ga48fc91b25c5e9b44cb2c5281e430b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">GPIO_OSPEEDR_OSPEED8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361">GPIO_OSPEEDR_OSPEED8_Msk</a></td></tr>
<tr class="memitem:gaf9cc347eada649f592544fe46a60d61f" id="r_gaf9cc347eada649f592544fe46a60d61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">GPIO_OSPEEDR_OSPEED8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="memitem:ga001e0393d3563dce9de7822581d99f74" id="r_ga001e0393d3563dce9de7822581d99f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">GPIO_OSPEEDR_OSPEED8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702">GPIO_OSPEEDR_OSPEED8_Pos</a>)</td></tr>
<tr class="memitem:ga05c5c757f8ec338edbbf08bf5d8d68c5" id="r_ga05c5c757f8ec338edbbf08bf5d8d68c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gaaaf713561b3fe73574b8566e54dbb7da" id="r_gaaaf713561b3fe73574b8566e54dbb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="memitem:gaa18d29dd7797e82889241af2394d9bac" id="r_gaa18d29dd7797e82889241af2394d9bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">GPIO_OSPEEDR_OSPEED9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da">GPIO_OSPEEDR_OSPEED9_Msk</a></td></tr>
<tr class="memitem:ga79c3d503027ce61ba59f5362579c8c75" id="r_ga79c3d503027ce61ba59f5362579c8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">GPIO_OSPEEDR_OSPEED9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="memitem:ga8cf1f4b8620e0003ea2ee281c4d1a86e" id="r_ga8cf1f4b8620e0003ea2ee281c4d1a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">GPIO_OSPEEDR_OSPEED9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5">GPIO_OSPEEDR_OSPEED9_Pos</a>)</td></tr>
<tr class="memitem:ga4fbf963f1c171fe8902f5b81b6e45e6e" id="r_ga4fbf963f1c171fe8902f5b81b6e45e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga7aa2187e9c9634216889077d878c85ae" id="r_ga7aa2187e9c9634216889077d878c85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="memitem:gaa0d96748028e1d2c05fb5a12d6ec6148" id="r_gaa0d96748028e1d2c05fb5a12d6ec6148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">GPIO_OSPEEDR_OSPEED10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae">GPIO_OSPEEDR_OSPEED10_Msk</a></td></tr>
<tr class="memitem:gae4af74162b730df90c198dd5375c93db" id="r_gae4af74162b730df90c198dd5375c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">GPIO_OSPEEDR_OSPEED10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="memitem:gac42c58e1c4f708bb1702b980d7335481" id="r_gac42c58e1c4f708bb1702b980d7335481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">GPIO_OSPEEDR_OSPEED10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e">GPIO_OSPEEDR_OSPEED10_Pos</a>)</td></tr>
<tr class="memitem:gab897b530b59c6f2f54305fb9db56fa9d" id="r_gab897b530b59c6f2f54305fb9db56fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaffc4df43b3ca66616ef75c75d828031f" id="r_gaffc4df43b3ca66616ef75c75d828031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="memitem:gae71fee4a9fee0076207522f7b05d3e7b" id="r_gae71fee4a9fee0076207522f7b05d3e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">GPIO_OSPEEDR_OSPEED11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f">GPIO_OSPEEDR_OSPEED11_Msk</a></td></tr>
<tr class="memitem:gaac1765e06791c8f44a8ab2771ce6e3e0" id="r_gaac1765e06791c8f44a8ab2771ce6e3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">GPIO_OSPEEDR_OSPEED11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="memitem:gad48d309936025096bfc6cb30fa37464c" id="r_gad48d309936025096bfc6cb30fa37464c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">GPIO_OSPEEDR_OSPEED11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d">GPIO_OSPEEDR_OSPEED11_Pos</a>)</td></tr>
<tr class="memitem:ga7326dbd78a260f065b3df743fbea3054" id="r_ga7326dbd78a260f065b3df743fbea3054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga941e03858f17e677f54ee229faacdeaa" id="r_ga941e03858f17e677f54ee229faacdeaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="memitem:ga91c0b6ceee5147b85871df78f1b7ae38" id="r_ga91c0b6ceee5147b85871df78f1b7ae38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">GPIO_OSPEEDR_OSPEED12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa">GPIO_OSPEEDR_OSPEED12_Msk</a></td></tr>
<tr class="memitem:ga227ef84ae7d0d0ed7f2e01c26804ad0b" id="r_ga227ef84ae7d0d0ed7f2e01c26804ad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">GPIO_OSPEEDR_OSPEED12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="memitem:ga42e694529900596202d4cdd7ba188427" id="r_ga42e694529900596202d4cdd7ba188427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">GPIO_OSPEEDR_OSPEED12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054">GPIO_OSPEEDR_OSPEED12_Pos</a>)</td></tr>
<tr class="memitem:ga8362c7b2a216297bbf58ea02b3df434d" id="r_ga8362c7b2a216297bbf58ea02b3df434d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga087816fdc310c1d74fa885b608c620c9" id="r_ga087816fdc310c1d74fa885b608c620c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="memitem:gabec7c4b2c0464c31b94d819b458294bc" id="r_gabec7c4b2c0464c31b94d819b458294bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">GPIO_OSPEEDR_OSPEED13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9">GPIO_OSPEEDR_OSPEED13_Msk</a></td></tr>
<tr class="memitem:ga27d214e42ae822601fe8469c5310337d" id="r_ga27d214e42ae822601fe8469c5310337d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">GPIO_OSPEEDR_OSPEED13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="memitem:gad2ce26af8af11b3592c5e70fddf24a1a" id="r_gad2ce26af8af11b3592c5e70fddf24a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">GPIO_OSPEEDR_OSPEED13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d">GPIO_OSPEEDR_OSPEED13_Pos</a>)</td></tr>
<tr class="memitem:ga542445998ee4d4e0a1ecc80f96415769" id="r_ga542445998ee4d4e0a1ecc80f96415769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga8fb875fe73210c3a4e1c269e030a357b" id="r_ga8fb875fe73210c3a4e1c269e030a357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="memitem:gaa27efa359dedf4559a0cae3b4ccbb866" id="r_gaa27efa359dedf4559a0cae3b4ccbb866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">GPIO_OSPEEDR_OSPEED14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b">GPIO_OSPEEDR_OSPEED14_Msk</a></td></tr>
<tr class="memitem:gaf32f167e31bfe8d231d99369cad3a932" id="r_gaf32f167e31bfe8d231d99369cad3a932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">GPIO_OSPEEDR_OSPEED14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="memitem:ga2e7a469a29270897c6a7f44e94fca1f2" id="r_ga2e7a469a29270897c6a7f44e94fca1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">GPIO_OSPEEDR_OSPEED14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769">GPIO_OSPEEDR_OSPEED14_Pos</a>)</td></tr>
<tr class="memitem:ga0e98a82b548dbb52cb0d16d6c9b68da9" id="r_ga0e98a82b548dbb52cb0d16d6c9b68da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga45c126130830699c993c2d790c31f5e6" id="r_ga45c126130830699c993c2d790c31f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="memitem:ga62066038e31f29b2d96a9c9756b47007" id="r_ga62066038e31f29b2d96a9c9756b47007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">GPIO_OSPEEDR_OSPEED15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6">GPIO_OSPEEDR_OSPEED15_Msk</a></td></tr>
<tr class="memitem:gaf4114c96c51d3cee45535ff5265b47b2" id="r_gaf4114c96c51d3cee45535ff5265b47b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">GPIO_OSPEEDR_OSPEED15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="memitem:ga01afd6d3720d359e6b8c76d03e6c5eb9" id="r_ga01afd6d3720d359e6b8c76d03e6c5eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">GPIO_OSPEEDR_OSPEED15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9">GPIO_OSPEEDR_OSPEED15_Pos</a>)</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6" id="r_ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582">GPIO_OSPEEDR_OSPEED0</a></td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730" id="r_ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7">GPIO_OSPEEDR_OSPEED0_0</a></td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59" id="r_ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c">GPIO_OSPEEDR_OSPEED0_1</a></td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5" id="r_ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6">GPIO_OSPEEDR_OSPEED1</a></td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156" id="r_ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c">GPIO_OSPEEDR_OSPEED1_0</a></td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6" id="r_ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d">GPIO_OSPEEDR_OSPEED1_1</a></td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff" id="r_ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e">GPIO_OSPEEDR_OSPEED2</a></td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e" id="r_ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b">GPIO_OSPEEDR_OSPEED2_0</a></td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2" id="r_gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141">GPIO_OSPEEDR_OSPEED2_1</a></td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6" id="r_ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20">GPIO_OSPEEDR_OSPEED3</a></td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd" id="r_ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15">GPIO_OSPEEDR_OSPEED3_0</a></td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3" id="r_ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e">GPIO_OSPEEDR_OSPEED3_1</a></td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97" id="r_gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733">GPIO_OSPEEDR_OSPEED4</a></td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9" id="r_ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729">GPIO_OSPEEDR_OSPEED4_0</a></td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc" id="r_ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e">GPIO_OSPEEDR_OSPEED4_1</a></td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add" id="r_gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf">GPIO_OSPEEDR_OSPEED5</a></td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d" id="r_ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8">GPIO_OSPEEDR_OSPEED5_0</a></td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de" id="r_ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900">GPIO_OSPEEDR_OSPEED5_1</a></td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76" id="r_gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e">GPIO_OSPEEDR_OSPEED6</a></td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46" id="r_ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5">GPIO_OSPEEDR_OSPEED6_0</a></td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b" id="r_gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe">GPIO_OSPEEDR_OSPEED6_1</a></td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9" id="r_ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07">GPIO_OSPEEDR_OSPEED7</a></td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e" id="r_gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3">GPIO_OSPEEDR_OSPEED7_0</a></td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3" id="r_ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82">GPIO_OSPEEDR_OSPEED7_1</a></td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335" id="r_ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530">GPIO_OSPEEDR_OSPEED8</a></td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6" id="r_ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f">GPIO_OSPEEDR_OSPEED8_0</a></td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117" id="r_gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74">GPIO_OSPEEDR_OSPEED8_1</a></td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5" id="r_gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac">GPIO_OSPEEDR_OSPEED9</a></td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1" id="r_ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75">GPIO_OSPEEDR_OSPEED9_0</a></td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95" id="r_ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e">GPIO_OSPEEDR_OSPEED9_1</a></td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706" id="r_ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148">GPIO_OSPEEDR_OSPEED10</a></td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d" id="r_gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db">GPIO_OSPEEDR_OSPEED10_0</a></td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8" id="r_gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481">GPIO_OSPEEDR_OSPEED10_1</a></td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f" id="r_ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b">GPIO_OSPEEDR_OSPEED11</a></td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec" id="r_ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0">GPIO_OSPEEDR_OSPEED11_0</a></td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc" id="r_gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c">GPIO_OSPEEDR_OSPEED11_1</a></td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99" id="r_gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38">GPIO_OSPEEDR_OSPEED12</a></td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af" id="r_ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b">GPIO_OSPEEDR_OSPEED12_0</a></td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae" id="r_ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427">GPIO_OSPEEDR_OSPEED12_1</a></td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468" id="r_ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc">GPIO_OSPEEDR_OSPEED13</a></td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557" id="r_ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d">GPIO_OSPEEDR_OSPEED13_0</a></td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029" id="r_ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a">GPIO_OSPEEDR_OSPEED13_1</a></td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f" id="r_gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866">GPIO_OSPEEDR_OSPEED14</a></td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1" id="r_gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932">GPIO_OSPEEDR_OSPEED14_0</a></td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d" id="r_gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2">GPIO_OSPEEDR_OSPEED14_1</a></td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65" id="r_ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007">GPIO_OSPEEDR_OSPEED15</a></td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8" id="r_ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2">GPIO_OSPEEDR_OSPEED15_0</a></td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7" id="r_ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9">GPIO_OSPEEDR_OSPEED15_1</a></td></tr>
<tr class="memitem:gada27513a02562dc3e44c361eb96d8d60" id="r_gada27513a02562dc3e44c361eb96d8d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa0be0e927e30b38360486e4d57854c20" id="r_gaa0be0e927e30b38360486e4d57854c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="memitem:ga757af1d9f0ba5f4ed76320b6932e3741" id="r_ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a></td></tr>
<tr class="memitem:ga7ecb6eae6b933d78446834bf320cc235" id="r_ga7ecb6eae6b933d78446834bf320cc235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="memitem:ga9d8177954b7806374d1cbba3bbbfe034" id="r_ga9d8177954b7806374d1cbba3bbbfe034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="memitem:ga2dc73dd62120c9617e25ccbf4b038991" id="r_ga2dc73dd62120c9617e25ccbf4b038991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gac529eb9b34ed26a9fb436c230cbad882" id="r_gac529eb9b34ed26a9fb436c230cbad882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="memitem:ga8da0bf95f1973c18a4a4b7c0aa3d1404" id="r_ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a></td></tr>
<tr class="memitem:gaf6512d7fee2b400279ebd0843a5e481c" id="r_gaf6512d7fee2b400279ebd0843a5e481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="memitem:gadb010cc75a60effd883969c35611f5c8" id="r_gadb010cc75a60effd883969c35611f5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="memitem:ga586d58e70155a838a7607fa1d209e367" id="r_ga586d58e70155a838a7607fa1d209e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaa71a5ea0b0b124a1af187ef2160b412a" id="r_gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="memitem:ga0e8cc32256e605234ec8bfba9ebbe2d2" id="r_ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a></td></tr>
<tr class="memitem:ga044bf572e114a7746127135a3f38caef" id="r_ga044bf572e114a7746127135a3f38caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="memitem:ga06efd822240e0026cb83e661b88a9e3c" id="r_ga06efd822240e0026cb83e661b88a9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="memitem:ga16874909048265725250c4d8b3d1fe16" id="r_ga16874909048265725250c4d8b3d1fe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga4fbaf3b066dac1e0986a5b68ce30b0d3" id="r_ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="memitem:ga0c6217b6d33bf54771323d7f55e6fa9c" id="r_ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a></td></tr>
<tr class="memitem:ga1f885f83700f6710d75e8a23135e4449" id="r_ga1f885f83700f6710d75e8a23135e4449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="memitem:ga713dc2ffd7e76239f05399299043538a" id="r_ga713dc2ffd7e76239f05399299043538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="memitem:gaffa6624f76681ba96183f8ea998da581" id="r_gaffa6624f76681ba96183f8ea998da581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1f0de7c586465d6dfb0e50d1194271cf" id="r_ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="memitem:gaf02aa5885737e111d98770d67b858d8e" id="r_gaf02aa5885737e111d98770d67b858d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a></td></tr>
<tr class="memitem:gaa25af0133be08cc46bd64d19913f090c" id="r_gaa25af0133be08cc46bd64d19913f090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="memitem:gac699c89b1b15ad635a1a1109cbe2963e" id="r_gac699c89b1b15ad635a1a1109cbe2963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="memitem:ga17c1aea5321b3308171bc9b813fccf02" id="r_ga17c1aea5321b3308171bc9b813fccf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga2dca8d52990a63a4185d8185d3100222" id="r_ga2dca8d52990a63a4185d8185d3100222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="memitem:gabe54b8696e32251e874a821819d7c94d" id="r_gabe54b8696e32251e874a821819d7c94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a></td></tr>
<tr class="memitem:ga31e7a8da20fb184d4bca472726c98058" id="r_ga31e7a8da20fb184d4bca472726c98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="memitem:ga0c3f4ba96ad50d3d5230fa8fb89f637d" id="r_ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="memitem:gac5cfdcc6b1779a517c19516429c6666b" id="r_gac5cfdcc6b1779a517c19516429c6666b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga841c8e128f84ac7451f431d24a222072" id="r_ga841c8e128f84ac7451f431d24a222072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="memitem:gaa52d8b944af9bb59f52c2fd46559abdb" id="r_gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a></td></tr>
<tr class="memitem:ga6aa2ea03e1632d3dfe812911bfd97f0b" id="r_ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="memitem:ga3b5d490177e16ae30cd5264012feaa87" id="r_ga3b5d490177e16ae30cd5264012feaa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="memitem:ga3de6729553a81ba44a7d1b93378d9536" id="r_ga3de6729553a81ba44a7d1b93378d9536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga268436f429d673b3b39ea443656997ad" id="r_ga268436f429d673b3b39ea443656997ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="memitem:ga18557333a95ca1a26bcd1d7f9fe207be" id="r_ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a></td></tr>
<tr class="memitem:gae2954be6ab54a7d922b2d0f9e5d173f4" id="r_gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="memitem:gabb959dd401c4890303c5c7fd962bcc08" id="r_gabb959dd401c4890303c5c7fd962bcc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="memitem:ga55b1f4d9f5e3bedd3c6af387409e5eba" id="r_ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga750db53344fb2cc3fb432ff0d7faa85c" id="r_ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="memitem:ga0e71b61abf42a76033e458460793f940" id="r_ga0e71b61abf42a76033e458460793f940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a></td></tr>
<tr class="memitem:ga430de706497b304d9821b50b3a51ac49" id="r_ga430de706497b304d9821b50b3a51ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="memitem:gae9a687c70a3cd5ef5ccef3a13e431b89" id="r_gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="memitem:gab0e83ee550967747ec5a38f064031b3e" id="r_gab0e83ee550967747ec5a38f064031b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gae60c0e898107eed9a832cc445d00e8f8" id="r_gae60c0e898107eed9a832cc445d00e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="memitem:ga5c7ece6fe1df8b61fd7f11f6751693a9" id="r_ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a></td></tr>
<tr class="memitem:ga5b6a86ea34af6c236caa23893d34e6d2" id="r_ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="memitem:ga07fb1faf433996b633d49c8307ce9bb2" id="r_ga07fb1faf433996b633d49c8307ce9bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="memitem:ga19ff590a0540fab5751f0f0b36ea3ac8" id="r_ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga94f8b1bfa375b95aa586d4e657d810c1" id="r_ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="memitem:ga53f1c72b27ac3f18d6e8c7b366416ba6" id="r_ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a></td></tr>
<tr class="memitem:ga71dc18b0db03b06216a30e15bb08c81f" id="r_ga71dc18b0db03b06216a30e15bb08c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="memitem:ga955fdb4da04d3702e3566d5068d9fd0a" id="r_ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="memitem:gab55094695264b5c3342f623dec206815" id="r_gab55094695264b5c3342f623dec206815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gabd0f388b7d8039e4b3d8dd573bc8f429" id="r_gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="memitem:ga85596aa60b034d0de6ecb98f94a8d036" id="r_ga85596aa60b034d0de6ecb98f94a8d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a></td></tr>
<tr class="memitem:ga5acc6eda43958a03426815a0db4a494b" id="r_ga5acc6eda43958a03426815a0db4a494b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="memitem:ga2666e7ba5f50abf8502ba8e0f0f57430" id="r_ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="memitem:gaa2f7ab8ad7a8ac91e877e24f8119a783" id="r_gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga30a14d0a21b413ff9c5ff1efdec903bc" id="r_ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="memitem:ga834911368392a16ff6b7e051a7e7ae9c" id="r_ga834911368392a16ff6b7e051a7e7ae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a></td></tr>
<tr class="memitem:gabac3dea5943de3917f93772936539e74" id="r_gabac3dea5943de3917f93772936539e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="memitem:ga90f8b6c555a779ed1bef06e7ab1a0600" id="r_ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="memitem:gadb87a27f5193bc33e7b553faa006086b" id="r_gadb87a27f5193bc33e7b553faa006086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:gadebe9101a2f2de81d563e9e982c186cd" id="r_gadebe9101a2f2de81d563e9e982c186cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="memitem:ga746478979825dcad6323b002906581b9" id="r_ga746478979825dcad6323b002906581b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a></td></tr>
<tr class="memitem:gab4f37903148418084e6059041ac2d3c8" id="r_gab4f37903148418084e6059041ac2d3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="memitem:gaf4dd950825a4c5bb9e89e44f4398f050" id="r_gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="memitem:ga4405ac26d78b02793fc695d410bd7b88" id="r_ga4405ac26d78b02793fc695d410bd7b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gaf7e0dc8ebc4e7c81e65265cae3b23aa4" id="r_gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="memitem:ga398c010d45105e8e37b1995430a52a94" id="r_ga398c010d45105e8e37b1995430a52a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a></td></tr>
<tr class="memitem:ga2312d606bfcd3b62e9885d7d7b316b39" id="r_ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="memitem:ga88f904affe99bf7a5045c1c3704d1146" id="r_ga88f904affe99bf7a5045c1c3704d1146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="memitem:ga9596e5ba318ea6eb9d0de839e5125f7e" id="r_ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:gae63e9b1d8c9e5f92cbb3f8ad67304f67" id="r_gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="memitem:gacd5cdc50a6f6ee671aa1ac39c9048241" id="r_gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a></td></tr>
<tr class="memitem:ga39538a30aef08d4bbf9ce88ee22d1b46" id="r_ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="memitem:ga24352127803f5fbe718ff22e7a1062b4" id="r_ga24352127803f5fbe718ff22e7a1062b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277" id="r_ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a></td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6" id="r_ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a></td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54" id="r_gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a></td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29" id="r_ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a></td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f" id="r_gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a></td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7" id="r_ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a></td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4" id="r_ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a></td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f" id="r_gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a></td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21" id="r_gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a></td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d" id="r_gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a></td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9" id="r_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a></td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83" id="r_ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a></td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e" id="r_ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a></td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787" id="r_gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a></td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e" id="r_gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a></td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3" id="r_ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a></td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324" id="r_ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a></td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3" id="r_ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a></td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426" id="r_ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a></td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e" id="r_gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a></td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b" id="r_ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a></td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f" id="r_gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a></td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b" id="r_ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a></td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb" id="r_ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a></td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81" id="r_ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a></td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31" id="r_ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a></td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986" id="r_gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a></td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8" id="r_ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a></td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537" id="r_ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a></td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67" id="r_gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a></td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09" id="r_gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a></td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9" id="r_ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a></td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335" id="r_ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a></td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46" id="r_gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a></td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831" id="r_ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a></td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8" id="r_ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a></td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006" id="r_ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a></td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0" id="r_ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a></td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb" id="r_ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a></td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e" id="r_gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a></td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194" id="r_gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a></td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d" id="r_ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a></td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570" id="r_ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a></td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f" id="r_gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a></td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3" id="r_gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a></td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475" id="r_gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a></td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c" id="r_ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a></td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f" id="r_ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a></td></tr>
<tr class="memitem:ga1069cfa20fb4680057c8f9b91826ebe1" id="r_ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8fe6424f42570902856737fb45f7d321" id="r_ga8fe6424f42570902856737fb45f7d321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>)</td></tr>
<tr class="memitem:ga64aa379a4bcfe84ae33383d689373096" id="r_ga64aa379a4bcfe84ae33383d689373096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a></td></tr>
<tr class="memitem:ga38320698cffb50138c8438a860030cb9" id="r_ga38320698cffb50138c8438a860030cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga00dbb77370754ad461600ed3cf418dba" id="r_ga00dbb77370754ad461600ed3cf418dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>)</td></tr>
<tr class="memitem:ga2e44bbc1d39579b027765f259dc897ea" id="r_ga2e44bbc1d39579b027765f259dc897ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a></td></tr>
<tr class="memitem:ga1720532896734b3e5ffaccd76834fdef" id="r_ga1720532896734b3e5ffaccd76834fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga1b48dad5247c404dda274ab5e5fde340" id="r_ga1b48dad5247c404dda274ab5e5fde340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>)</td></tr>
<tr class="memitem:gaf2b06b287f35a0b048d8f5fbe4a06a9c" id="r_gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a></td></tr>
<tr class="memitem:gac9ea4291861a56bb8901653b2c148ccd" id="r_gac9ea4291861a56bb8901653b2c148ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga2ca640e7db8f27244ae9515a58910ae3" id="r_ga2ca640e7db8f27244ae9515a58910ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>)</td></tr>
<tr class="memitem:gac0c3adefa4cafaf0455139b4e80b70eb" id="r_gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a></td></tr>
<tr class="memitem:ga3acb4b4ccaae63ec98c19fbe056c74ae" id="r_ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaa1d6c2b8346744bc456ea65d4365c207" id="r_gaa1d6c2b8346744bc456ea65d4365c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>)</td></tr>
<tr class="memitem:ga7454dab87916ca6076b287a21c2e4cd7" id="r_ga7454dab87916ca6076b287a21c2e4cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a></td></tr>
<tr class="memitem:ga4f45f4603706510827aa92d39fd4bb45" id="r_ga4f45f4603706510827aa92d39fd4bb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga8b44907427286bcb72189dbef6fc0148" id="r_ga8b44907427286bcb72189dbef6fc0148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>)</td></tr>
<tr class="memitem:ga2cbfa2ff564030d912ce8f327850a3bf" id="r_ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a></td></tr>
<tr class="memitem:gafbd6ccece5d47d40c929af5cf9973203" id="r_gafbd6ccece5d47d40c929af5cf9973203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gafb18ccf8bb22161f83ad929a18d4c4aa" id="r_gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>)</td></tr>
<tr class="memitem:gac933b9235cae5f9fccbd2fc41f9a2dc4" id="r_gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a></td></tr>
<tr class="memitem:ga23669c60b1baa1d95dac788cff2a0eb8" id="r_ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga45c9835db5c12b661eae0c5a0a69af5a" id="r_ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>)</td></tr>
<tr class="memitem:ga09ce75fcb48ac0db30f99ba312e8538a" id="r_ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a></td></tr>
<tr class="memitem:gaaba7afe6abb55e6a80fb0ace5d46c883" id="r_gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga08a268c98dea54059f48bbda7edd8e74" id="r_ga08a268c98dea54059f48bbda7edd8e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>)</td></tr>
<tr class="memitem:gaa193633720d142ceca6c6b27c4e87f02" id="r_gaa193633720d142ceca6c6b27c4e87f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a></td></tr>
<tr class="memitem:gad46ff99f2017c2a5eeab2fdeebfb1012" id="r_gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga4dad9a902a8200c53d60ba02de858315" id="r_ga4dad9a902a8200c53d60ba02de858315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>)</td></tr>
<tr class="memitem:ga888325b6581f9ae181f3e4fe904b0c44" id="r_ga888325b6581f9ae181f3e4fe904b0c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a></td></tr>
<tr class="memitem:gaf6842601dbe73734e8058a6858fa7078" id="r_gaf6842601dbe73734e8058a6858fa7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaa33d3d411ebb4a1009e148df02d2ac54" id="r_gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>)</td></tr>
<tr class="memitem:ga6cd53d2742d0ace30b835bd0f44f5ebf" id="r_ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a></td></tr>
<tr class="memitem:ga117cc21fe4de69983c2444c7f8587687" id="r_ga117cc21fe4de69983c2444c7f8587687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gad068577edb9af03083fcd0f4de0f8758" id="r_gad068577edb9af03083fcd0f4de0f8758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>)</td></tr>
<tr class="memitem:gade5e087b267f95733cc4328522b7890d" id="r_gade5e087b267f95733cc4328522b7890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a></td></tr>
<tr class="memitem:ga1bc8d6bc8dd7654ccb18d936a3efe79f" id="r_ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga04a2965de2040e7c131ca5ab24a6724c" id="r_ga04a2965de2040e7c131ca5ab24a6724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>)</td></tr>
<tr class="memitem:ga33564d1679db8201389f806595d000d9" id="r_ga33564d1679db8201389f806595d000d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a></td></tr>
<tr class="memitem:gada649f077b81777a8ba7ae97160e9fe4" id="r_gada649f077b81777a8ba7ae97160e9fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga38255de273b95c94e29c1bdaa637579e" id="r_ga38255de273b95c94e29c1bdaa637579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>)</td></tr>
<tr class="memitem:ga82e0ce0fca46443e3cbaf887a3a35713" id="r_ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a></td></tr>
<tr class="memitem:ga0921a37817bff3c30f5e4c019b6a4084" id="r_ga0921a37817bff3c30f5e4c019b6a4084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gacba67a5c308fb3b335dcd8979625b1b3" id="r_gacba67a5c308fb3b335dcd8979625b1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>)</td></tr>
<tr class="memitem:gac716fc8a3853431b69697ea5ee0aa8d2" id="r_gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a></td></tr>
<tr class="memitem:ga631021cf3bab4864fdc505ceee8a6c4f" id="r_ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga18c156b5eb9356ecd1ba66c96864d5a5" id="r_ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>)</td></tr>
<tr class="memitem:gae72c80e97c41b8143cf299c078459ea4" id="r_gae72c80e97c41b8143cf299c078459ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a></td></tr>
<tr class="memitem:ga7691154d734ec08089eb3dc28a369726" id="r_ga7691154d734ec08089eb3dc28a369726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a></td></tr>
<tr class="memitem:gad4b3e9ceaa683b7cbc89f2507ef0f110" id="r_gad4b3e9ceaa683b7cbc89f2507ef0f110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a></td></tr>
<tr class="memitem:gaf32691b8213a6b9c7ddb164bcc66af7f" id="r_gaf32691b8213a6b9c7ddb164bcc66af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a></td></tr>
<tr class="memitem:ga172dc9a76f772c8e386ac0162e0a52fa" id="r_ga172dc9a76f772c8e386ac0162e0a52fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a></td></tr>
<tr class="memitem:ga5aded5247a4fa0834a311679c593fcd7" id="r_ga5aded5247a4fa0834a311679c593fcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a></td></tr>
<tr class="memitem:ga4e7bf44f34ab51218a24b6b9467e9166" id="r_ga4e7bf44f34ab51218a24b6b9467e9166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a></td></tr>
<tr class="memitem:ga6aa5a3c8353ab0ce15d6500baf902e8b" id="r_ga6aa5a3c8353ab0ce15d6500baf902e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a></td></tr>
<tr class="memitem:gaeccc9232d1758570c7dd9d8733d9f5b6" id="r_gaeccc9232d1758570c7dd9d8733d9f5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a></td></tr>
<tr class="memitem:ga2b5f3c629daa6d4dd3ace095a127f9e1" id="r_ga2b5f3c629daa6d4dd3ace095a127f9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a></td></tr>
<tr class="memitem:gacd452f85fa151363ffbf1d263185ef0d" id="r_gacd452f85fa151363ffbf1d263185ef0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a></td></tr>
<tr class="memitem:gaff38e1078878bdd79375295e7ab829b5" id="r_gaff38e1078878bdd79375295e7ab829b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a></td></tr>
<tr class="memitem:ga84c3f48e386abf1f6d97e4fb86cbaa7c" id="r_ga84c3f48e386abf1f6d97e4fb86cbaa7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a></td></tr>
<tr class="memitem:gaec151d78711f0274d3ab5b239884e645" id="r_gaec151d78711f0274d3ab5b239884e645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a></td></tr>
<tr class="memitem:ga6771a14a3c52f397295737e509633b05" id="r_ga6771a14a3c52f397295737e509633b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a></td></tr>
<tr class="memitem:gae0b8882f4473b5d65266792ed631f0bb" id="r_gae0b8882f4473b5d65266792ed631f0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a></td></tr>
<tr class="memitem:ga5fa9b2bca3451f0be4560333692fb5a4" id="r_ga5fa9b2bca3451f0be4560333692fb5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a></td></tr>
<tr class="memitem:gade6bff88e55b2428269c90ebde121d31" id="r_gade6bff88e55b2428269c90ebde121d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5c08637123e42a30fbf4e9e49feb650f" id="r_ga5c08637123e42a30fbf4e9e49feb650f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>)</td></tr>
<tr class="memitem:ga7e7937b0a505e771361804a211c7656f" id="r_ga7e7937b0a505e771361804a211c7656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a></td></tr>
<tr class="memitem:ga60dfdab58aa53c6790eb545f50f92722" id="r_ga60dfdab58aa53c6790eb545f50f92722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga284902fc92059f740dc599945071d767" id="r_ga284902fc92059f740dc599945071d767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>)</td></tr>
<tr class="memitem:ga104dff849ee2c6a0b58777a336912583" id="r_ga104dff849ee2c6a0b58777a336912583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a></td></tr>
<tr class="memitem:ga9ea388b190f9040a9657d9b395471596" id="r_ga9ea388b190f9040a9657d9b395471596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga7b7c3794b7948875eea27a4b09bac063" id="r_ga7b7c3794b7948875eea27a4b09bac063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>)</td></tr>
<tr class="memitem:gaff3ff4b6fa52aac52991053b26d8dd80" id="r_gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a></td></tr>
<tr class="memitem:ga3a4ae35ae856330bc937251fd9ccf01c" id="r_ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga6b3312000af1016c233b04590b8c054c" id="r_ga6b3312000af1016c233b04590b8c054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>)</td></tr>
<tr class="memitem:gaba5790d50582befba7f91037df94b159" id="r_gaba5790d50582befba7f91037df94b159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a></td></tr>
<tr class="memitem:ga91e0a70767add938306339ea3f3c8df5" id="r_ga91e0a70767add938306339ea3f3c8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gab27b415dc46e3832b021eb0d697f1b13" id="r_gab27b415dc46e3832b021eb0d697f1b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>)</td></tr>
<tr class="memitem:gacd275e221a79cf7a3ac0c98ee15af3c5" id="r_gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a></td></tr>
<tr class="memitem:gada7f2c3690272b52bde0c22223d39dff" id="r_gada7f2c3690272b52bde0c22223d39dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga530c4cdcbeb559b2f990a237b4765631" id="r_ga530c4cdcbeb559b2f990a237b4765631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>)</td></tr>
<tr class="memitem:ga4046ad484b858f3c49eb0449f45e3af5" id="r_ga4046ad484b858f3c49eb0449f45e3af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a></td></tr>
<tr class="memitem:gaeaffa5b5eec9c90b552ebef5fc13828a" id="r_gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga965661d93777219b16fee1d210831622" id="r_ga965661d93777219b16fee1d210831622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>)</td></tr>
<tr class="memitem:ga34550e0c5098cf24a2ab86e2ecc67c14" id="r_ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a></td></tr>
<tr class="memitem:ga34bf70d7723a8e809a7ec2baba5583b1" id="r_ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gad697f4e743a67aad8ad37560a176ed25" id="r_gad697f4e743a67aad8ad37560a176ed25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>)</td></tr>
<tr class="memitem:gaba7559603648f95b76d128f0a637675c" id="r_gaba7559603648f95b76d128f0a637675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a></td></tr>
<tr class="memitem:gad52cedd015ac8e511f7f2cdda0e6c4ca" id="r_gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gacad5442c3f20d25fdb0b24d78d1eab5b" id="r_gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>)</td></tr>
<tr class="memitem:ga60a61ea7de95ccdcb674e8b972969a1f" id="r_ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a></td></tr>
<tr class="memitem:ga41b713787d20ffacdc2c2b4f6fe05e4e" id="r_ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga871215a04902f7abbc8e4753aa523d87" id="r_ga871215a04902f7abbc8e4753aa523d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>)</td></tr>
<tr class="memitem:gaa3bfdb1e3526890736b0c1238adda99c" id="r_gaa3bfdb1e3526890736b0c1238adda99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a></td></tr>
<tr class="memitem:gaa47f67a9087ba57c2144a8a19d597bf5" id="r_gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gad5e3aca353a76254fd8d02debede2fae" id="r_gad5e3aca353a76254fd8d02debede2fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>)</td></tr>
<tr class="memitem:gac5c6ba137db2753434a1253e111ff6a2" id="r_gac5c6ba137db2753434a1253e111ff6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a></td></tr>
<tr class="memitem:gaf4f6824376eb5f7f0185580a780d5ecf" id="r_gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga5432eff2238e4c6adf1f5c5cda9a797d" id="r_ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>)</td></tr>
<tr class="memitem:ga5e7e487eb914e276c92534eab7b1efdc" id="r_ga5e7e487eb914e276c92534eab7b1efdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a></td></tr>
<tr class="memitem:ga0a3eca32e4b8eca5b984c371fc118c44" id="r_ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gae85ad24a6fcfac506e330e0f896b1e23" id="r_gae85ad24a6fcfac506e330e0f896b1e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>)</td></tr>
<tr class="memitem:gac42a77f0ced79d51a5952d929a7e0528" id="r_gac42a77f0ced79d51a5952d929a7e0528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a></td></tr>
<tr class="memitem:ga29598cda6568737ee82992f76d07c45c" id="r_ga29598cda6568737ee82992f76d07c45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga93481785eb62b6669b8aceb1907b8e13" id="r_ga93481785eb62b6669b8aceb1907b8e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>)</td></tr>
<tr class="memitem:ga582584ba2995b3b9993728b02a98f2c1" id="r_ga582584ba2995b3b9993728b02a98f2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a></td></tr>
<tr class="memitem:gafd02d3bb351676e31027d8bad0c8eb70" id="r_gafd02d3bb351676e31027d8bad0c8eb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gaf028b3836cb425dab56d38dd1df17062" id="r_gaf028b3836cb425dab56d38dd1df17062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>)</td></tr>
<tr class="memitem:ga6c2ec83ded91512630244d2d1e1c300b" id="r_ga6c2ec83ded91512630244d2d1e1c300b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a></td></tr>
<tr class="memitem:gaa3bac5a39dda0f70c8fb9de38450eb21" id="r_gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga26a07f39cf1e55d17f56df37cd875288" id="r_ga26a07f39cf1e55d17f56df37cd875288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>)</td></tr>
<tr class="memitem:ga7e411f3d6f91e5218dc9ca1b6739f053" id="r_ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a></td></tr>
<tr class="memitem:ga42386f40895bc86ff49eefe80708bbc6" id="r_ga42386f40895bc86ff49eefe80708bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a></td></tr>
<tr class="memitem:ga7680b11616859cd0f462703224511fb2" id="r_ga7680b11616859cd0f462703224511fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a></td></tr>
<tr class="memitem:gae93b86fd4c1bfcfafc42bf820c17c019" id="r_gae93b86fd4c1bfcfafc42bf820c17c019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a></td></tr>
<tr class="memitem:ga3fffcd41fa6347ce4b61e6abbae55c7a" id="r_ga3fffcd41fa6347ce4b61e6abbae55c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a></td></tr>
<tr class="memitem:gac9b5f55a1f9dda2285576a276d0fb0e2" id="r_gac9b5f55a1f9dda2285576a276d0fb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a></td></tr>
<tr class="memitem:ga6723e4adf0b6b333f74e15e00a60a4db" id="r_ga6723e4adf0b6b333f74e15e00a60a4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a></td></tr>
<tr class="memitem:ga202234d8f40086f6343e30597b52c838" id="r_ga202234d8f40086f6343e30597b52c838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a></td></tr>
<tr class="memitem:ga3c713b846aa56d5a31b2e4525d705679" id="r_ga3c713b846aa56d5a31b2e4525d705679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a></td></tr>
<tr class="memitem:gaabe9c0b33000bbfe71f107cce0af0eb2" id="r_gaabe9c0b33000bbfe71f107cce0af0eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a></td></tr>
<tr class="memitem:ga25f53481a7575ebb0eb5477950673188" id="r_ga25f53481a7575ebb0eb5477950673188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a></td></tr>
<tr class="memitem:ga5e2817e62685ec81d3ca6674d8e75187" id="r_ga5e2817e62685ec81d3ca6674d8e75187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a></td></tr>
<tr class="memitem:ga6022058342e528d097d2d352ccb3210c" id="r_ga6022058342e528d097d2d352ccb3210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a></td></tr>
<tr class="memitem:ga6df2c7bfa97e4536c3c112fa6dc00992" id="r_ga6df2c7bfa97e4536c3c112fa6dc00992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a></td></tr>
<tr class="memitem:gab7a51e706f1931e6ac3ddd117242da23" id="r_gab7a51e706f1931e6ac3ddd117242da23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a></td></tr>
<tr class="memitem:ga090cea405c38fd8c48f77e561deaaa07" id="r_ga090cea405c38fd8c48f77e561deaaa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a></td></tr>
<tr class="memitem:ga527b7d78707f17edfe826be72aa59fdc" id="r_ga527b7d78707f17edfe826be72aa59fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a></td></tr>
<tr class="memitem:ga409d8650af1aa0e1958cc1ed2f96acda" id="r_ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga758aadb3c036759a162542216f98fcbc" id="r_ga758aadb3c036759a162542216f98fcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>)</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d" id="r_ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a></td></tr>
<tr class="memitem:ga7457f610b20ffdd73c97d90724ed4d4e" id="r_ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga875bc62855425da548fa2f68d3be0f49" id="r_ga875bc62855425da548fa2f68d3be0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>)</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51" id="r_ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a></td></tr>
<tr class="memitem:ga3af1acce0c96a515284b6f8bd12b8436" id="r_ga3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaf0d718587115b4b07190c9ade21789ac" id="r_gaf0d718587115b4b07190c9ade21789ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>)</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb" id="r_gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a></td></tr>
<tr class="memitem:gac0837604e1baac4b8b86fc3e660b17ad" id="r_gac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gab8d8114b4db83d01096d0337750d3099" id="r_gab8d8114b4db83d01096d0337750d3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>)</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f" id="r_ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a></td></tr>
<tr class="memitem:gae421b6676ce8b2865cbb6e15fc45d495" id="r_gae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga0331d270ba3fe6bad1f3353ed09194bf" id="r_ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>)</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75" id="r_ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a></td></tr>
<tr class="memitem:gad686100d76807920229b49d233cbd96d" id="r_gad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga502f44e296cddc2c4099ab7e7e9b11d8" id="r_ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>)</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b" id="r_ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a></td></tr>
<tr class="memitem:ga91f4268de41bba2e411879d3fa900af7" id="r_ga91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gab8d6a22635cfd41987e341af34b87a63" id="r_gab8d6a22635cfd41987e341af34b87a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>)</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929" id="r_ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a></td></tr>
<tr class="memitem:ga6d1dd4ddac06be768bb7727bcb657081" id="r_ga6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga635b08b445669748e8fadbcb0d2481e6" id="r_ga635b08b445669748e8fadbcb0d2481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>)</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0" id="r_gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a></td></tr>
<tr class="memitem:ga595b5fd07dcafd23fd6ed6e23cb43b5a" id="r_ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga765d016146d30e6112499598959a948a" id="r_ga765d016146d30e6112499598959a948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>)</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f" id="r_ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a></td></tr>
<tr class="memitem:gab415c303400428fa585419e57aa2513d" id="r_gab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga5e1f12d75678bb5d295b8f77d5db15a0" id="r_ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>)</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07" id="r_ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a></td></tr>
<tr class="memitem:gaf85195c9fb5642687151366b0f363441" id="r_gaf85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga2a8f9979581623c5ee8a3b16be563cd1" id="r_ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>)</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32" id="r_gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a></td></tr>
<tr class="memitem:ga7f79cf6b45de75813ed9d2af64f0d91b" id="r_ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga5d224601eb9ec2476451efe136693769" id="r_ga5d224601eb9ec2476451efe136693769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>)</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c" id="r_ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a></td></tr>
<tr class="memitem:ga4302c8e25dd2711d37262b73865f3c19" id="r_ga4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga8cc01661d2dec2e9dd4b02528e271393" id="r_ga8cc01661d2dec2e9dd4b02528e271393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>)</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846" id="r_ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a></td></tr>
<tr class="memitem:ga5fe11d923932261f904c089da78e7ebc" id="r_ga5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gaed57c94725261a35387ef04c9675cdbe" id="r_gaed57c94725261a35387ef04c9675cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>)</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c" id="r_ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a></td></tr>
<tr class="memitem:ga7c86de2a9b2e7394040a65bf114131bc" id="r_ga7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gaeaaedec226989e8048f5cbde2de6c1c5" id="r_gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>)</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17" id="r_ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a></td></tr>
<tr class="memitem:gae93dccdbf7e8ef41da1b847975cf0eac" id="r_gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gab40b26153e5c50ae45ebc6deb06cc0fb" id="r_gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>)</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80" id="r_gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a></td></tr>
<tr class="memitem:ga9b9e4440bb44a4ab919e9a0171af788b" id="r_ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gac6ca69cbc7e23bf313dda10288ce21f5" id="r_gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>)</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf" id="r_ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="memitem:ga075d239db694cea8f30c70534ddf7be9" id="r_ga075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gac9890be2a151b0b31119eba03b36b9df" id="r_gac9890be2a151b0b31119eba03b36b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>)</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8" id="r_ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="memitem:ga2c5825e38ef02071bf0d888ab636d241" id="r_ga2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gaca8d1db9b985749bcdcc4f83d80e25b1" id="r_gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>)</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a" id="r_ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="memitem:ga1ef6b53609ca5d188a6916d8574d6030" id="r_ga1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gad7045c8361aeed94f72ed591c604d1f1" id="r_gad7045c8361aeed94f72ed591c604d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>)</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9" id="r_gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="memitem:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb" id="r_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga94341de3b04731a0df5c530c572dad7f" id="r_ga94341de3b04731a0df5c530c572dad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>)</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0" id="r_gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="memitem:gaa565b7acd495e70be1b68204ef2910db" id="r_gaa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga4d366ba8f09d9211e25c5e76b56a91af" id="r_ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>)</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d" id="r_ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="memitem:gafce8dd4c2ed3764a234fc40ad192ae03" id="r_gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga354a942cded8f779316613b5a73b71ad" id="r_ga354a942cded8f779316613b5a73b71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>)</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce" id="r_ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="memitem:ga34e114c3d131dbb2abc05837b9c20fff" id="r_ga34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga6b90d1d54ad1a0def096663cfe9cbd74" id="r_ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>)</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a" id="r_gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="memitem:gadebc6e8a656a3adbff46f398b5bcb3d4" id="r_gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga5460b708647c1a9f742c0ff0d5bcb17b" id="r_ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>)</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee" id="r_gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="memitem:ga13d98b977fc86581e566299bd363176d" id="r_ga13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga4aa6d3943ec6a8d96dd855f436ab8e19" id="r_ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>)</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3" id="r_gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="memitem:ga968f494c3928ba28bfa7c87da5f2cbaa" id="r_ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:gae3f93f6e94ae0d842e5b0cda9ba6a1cd" id="r_gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>)</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81" id="r_ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="memitem:ga8b421b338b145649e8937806472a59c6" id="r_ga8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga9f483f67fbc5614c010aa147e9ce6b3f" id="r_ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>)</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b" id="r_gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="memitem:ga79f141572b1c065dcabbc7ddfe4092f2" id="r_ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gaa10f5ee9aeb2eefb25fd195e472c0de8" id="r_gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>)</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958" id="r_ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="memitem:ga53a07a77a4bb0457b13abfee48ed3e39" id="r_ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:ga7d000805bb6f4ad68ec73159df771422" id="r_ga7d000805bb6f4ad68ec73159df771422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>)</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea" id="r_ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="memitem:ga1e6b3f0c1a866cd39319f28cacbb768e" id="r_ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga1ad1816ec382b6ef6e952cef1408933f" id="r_ga1ad1816ec382b6ef6e952cef1408933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>)</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf" id="r_ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="memitem:ga30d885f9a72889c6f1070b6da4d4d782" id="r_ga30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:gaf8c00dff452eea9a285e36a81c5abd79" id="r_gaf8c00dff452eea9a285e36a81c5abd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>)</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd" id="r_ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5" id="r_ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a></td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a" id="r_gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a></td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a" id="r_gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a></td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152" id="r_gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a></td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231" id="r_ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a></td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763" id="r_gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a></td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6" id="r_ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a></td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6" id="r_gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a></td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9" id="r_ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a></td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88" id="r_ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a></td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137" id="r_gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a></td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036" id="r_ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a></td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208" id="r_ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a></td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be" id="r_ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a></td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41" id="r_gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a></td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d" id="r_ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a></td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742" id="r_ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a></td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07" id="r_ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a></td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893" id="r_ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a></td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796" id="r_ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a></td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88" id="r_gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a></td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27" id="r_ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a></td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe" id="r_ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a></td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8" id="r_gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a></td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd" id="r_gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a></td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58" id="r_ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a></td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef" id="r_ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a></td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9" id="r_ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a></td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff" id="r_ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a></td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af" id="r_gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a></td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1" id="r_ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a></td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544" id="r_ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a></td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc" id="r_gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a></td></tr>
<tr class="memitem:gaa4adfe8c79c3cf7e0fb7e8714ae15adf" id="r_gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a></td></tr>
<tr class="memitem:gab8094099cbec15df24976405da11376f" id="r_gab8094099cbec15df24976405da11376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645" id="r_ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a></td></tr>
<tr class="memitem:ga483e475a913145601000fc57ef63afcd" id="r_ga483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a></td></tr>
<tr class="memitem:gad742debac1d7e18afd61fda41eda1454" id="r_gad742debac1d7e18afd61fda41eda1454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09" id="r_gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a></td></tr>
<tr class="memitem:gadb13164bb973d1a4591ca626903e66b7" id="r_gadb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a></td></tr>
<tr class="memitem:ga91d9b343fe4038316557b5665ad90895" id="r_ga91d9b343fe4038316557b5665ad90895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c" id="r_ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a></td></tr>
<tr class="memitem:gac814288cc968b01d3e7ee1b6d340a8dd" id="r_gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a></td></tr>
<tr class="memitem:ga59b86cdd805087a6aa27886a1c8f3f64" id="r_ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a" id="r_ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a></td></tr>
<tr class="memitem:gac9f7fabe9e3187ac070c2ed6e4ae7725" id="r_gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a></td></tr>
<tr class="memitem:ga84709afb9f2b311db9916987f5b62803" id="r_ga84709afb9f2b311db9916987f5b62803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b" id="r_ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a></td></tr>
<tr class="memitem:ga6b24f01f67db366ff6adf86f5f940669" id="r_ga6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a></td></tr>
<tr class="memitem:ga50fd21ca329283e8f79675f8195d6a7e" id="r_ga50fd21ca329283e8f79675f8195d6a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a" id="r_gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a></td></tr>
<tr class="memitem:ga22e8aaa7e05c2f824d6fc1ae83f04913" id="r_ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a></td></tr>
<tr class="memitem:gae29f8525d511f39db8b6ac9efbae9ecc" id="r_gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4" id="r_ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a></td></tr>
<tr class="memitem:ga321d9cc2bc9fd4601694780ac4fcc7f6" id="r_ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a></td></tr>
<tr class="memitem:gae40c636136e51fffad265559938cb9f0" id="r_gae40c636136e51fffad265559938cb9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e" id="r_gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a></td></tr>
<tr class="memitem:gaf45a746e5bb2a1c132093a2844d22683" id="r_gaf45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a></td></tr>
<tr class="memitem:gab9cd1191844e03a1aa271bd08e608e77" id="r_gab9cd1191844e03a1aa271bd08e608e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58" id="r_ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a></td></tr>
<tr class="memitem:ga84ae3878f9088d349453430a79e26810" id="r_ga84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a></td></tr>
<tr class="memitem:ga0621db455e4164529a8e632bb413055d" id="r_ga0621db455e4164529a8e632bb413055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31" id="r_ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a></td></tr>
<tr class="memitem:ga08c89c18c00e1747d1392245f4fdeb19" id="r_ga08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a></td></tr>
<tr class="memitem:ga079add3e90617726dd8748c74abaf023" id="r_ga079add3e90617726dd8748c74abaf023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294" id="r_gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a></td></tr>
<tr class="memitem:ga3a92027f04f25fd1b7ec7ad660052b42" id="r_ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a></td></tr>
<tr class="memitem:gaad2be9a16fb6670ebb3492795bf6866a" id="r_gaad2be9a16fb6670ebb3492795bf6866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e" id="r_ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a></td></tr>
<tr class="memitem:ga372754b6a71cbf3d09b959b2eef5fa7f" id="r_ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a></td></tr>
<tr class="memitem:gaed3507b082d551500536f8c0c3929dca" id="r_gaed3507b082d551500536f8c0c3929dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc" id="r_ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a></td></tr>
<tr class="memitem:ga2dd4f25b9a855fb50ddc394a2384ccf2" id="r_ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a></td></tr>
<tr class="memitem:ga53217d2a5609f35d6b029a5e1eaf2e5f" id="r_ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713" id="r_ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a></td></tr>
<tr class="memitem:ga10e2ac4dac68a55a7c574736a2964312" id="r_ga10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a></td></tr>
<tr class="memitem:ga239abb28695da394a23f119ddd5aa724" id="r_ga239abb28695da394a23f119ddd5aa724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df" id="r_gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a></td></tr>
<tr class="memitem:ga7d13b2c8e758203e32008267734f961f" id="r_ga7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a></td></tr>
<tr class="memitem:ga032413396d570a1f3041385e84ab009e" id="r_ga032413396d570a1f3041385e84ab009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc" id="r_ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd" id="r_ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f" id="r_gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7" id="r_ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633" id="r_ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a" id="r_ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3" id="r_ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf" id="r_gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de" id="r_gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf" id="r_ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0" id="r_ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402" id="r_ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df" id="r_ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639" id="r_gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5" id="r_ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2" id="r_ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be" id="r_gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18" id="r_ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144" id="r_ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c" id="r_ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7" id="r_ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4" id="r_gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e" id="r_ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4" id="r_gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859" id="r_gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e" id="r_gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404" id="r_gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42" id="r_ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f" id="r_ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea" id="r_gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348" id="r_ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae" id="r_ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812" id="r_gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216" id="r_ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde" id="r_ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab" id="r_ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e" id="r_ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309" id="r_gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508" id="r_ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11" id="r_ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c" id="r_ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5" id="r_gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9" id="r_ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714" id="r_gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee" id="r_ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3" id="r_ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec" id="r_ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04" id="r_ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d" id="r_ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5" id="r_ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9" id="r_gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60" id="r_gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f" id="r_ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594" id="r_ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="memitem:ga3d64770b98ab6db5eee36068d6e0c45a" id="r_ga3d64770b98ab6db5eee36068d6e0c45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">GPIO_AFRL_AFSEL0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="memitem:gaabf16f4a3f9458d9576accc1695bed4a" id="r_gaabf16f4a3f9458d9576accc1695bed4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">GPIO_AFRL_AFSEL0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="memitem:gab872e44f9df01f18e4f78cee45d5cf43" id="r_gab872e44f9df01f18e4f78cee45d5cf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">GPIO_AFRL_AFSEL0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="memitem:ga5a83a0eb943535ea970419f7bb87fa52" id="r_ga5a83a0eb943535ea970419f7bb87fa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">GPIO_AFRL_AFSEL0_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a" id="r_ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b" id="r_ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2" id="r_ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="memitem:gae6834a1a64ce4c42bd71cdb0bc685f06" id="r_gae6834a1a64ce4c42bd71cdb0bc685f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">GPIO_AFRL_AFSEL1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="memitem:gac4f1e8fe3cf48f2dcdd6cd96c88b5754" id="r_gac4f1e8fe3cf48f2dcdd6cd96c88b5754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">GPIO_AFRL_AFSEL1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="memitem:gac38c620ad920142f38db8ef78674df56" id="r_gac38c620ad920142f38db8ef78674df56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">GPIO_AFRL_AFSEL1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="memitem:ga4ee3c6fd5280247ff5cb1e4c139ab85d" id="r_ga4ee3c6fd5280247ff5cb1e4c139ab85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">GPIO_AFRL_AFSEL1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b" id="r_gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4" id="r_ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da" id="r_gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="memitem:ga566eef02569b14ba89745698e4c7f4cb" id="r_ga566eef02569b14ba89745698e4c7f4cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">GPIO_AFRL_AFSEL2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga99704f0bd6543a391b934faae9f86c0e" id="r_ga99704f0bd6543a391b934faae9f86c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">GPIO_AFRL_AFSEL2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga8e90655a95edd288bda4552137310e7c" id="r_ga8e90655a95edd288bda4552137310e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">GPIO_AFRL_AFSEL2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga2a2b8fe31b1620d99caaa0d5b00214fc" id="r_ga2a2b8fe31b1620d99caaa0d5b00214fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">GPIO_AFRL_AFSEL2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4" id="r_ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d" id="r_gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426" id="r_gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="memitem:gaf0eb39bec095e2b4661141b20c1bd80d" id="r_gaf0eb39bec095e2b4661141b20c1bd80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">GPIO_AFRL_AFSEL3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="memitem:ga97101a6c182091257d9a86f38bbf8015" id="r_ga97101a6c182091257d9a86f38bbf8015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">GPIO_AFRL_AFSEL3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="memitem:gaf97dd08bfd9439ae9a8be2aae31572ab" id="r_gaf97dd08bfd9439ae9a8be2aae31572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">GPIO_AFRL_AFSEL3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="memitem:ga640b17198ae3a4dca834c93941bb459e" id="r_ga640b17198ae3a4dca834c93941bb459e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">GPIO_AFRL_AFSEL3_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36" id="r_ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a" id="r_ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4" id="r_ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="memitem:ga958dcb0150574251c77490397469d443" id="r_ga958dcb0150574251c77490397469d443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">GPIO_AFRL_AFSEL4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="memitem:ga89f30587f699e9b28347b41b1752d846" id="r_ga89f30587f699e9b28347b41b1752d846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">GPIO_AFRL_AFSEL4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="memitem:gafeb379dcb35516d7744e8a7467aa9ddf" id="r_gafeb379dcb35516d7744e8a7467aa9ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">GPIO_AFRL_AFSEL4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="memitem:ga3c7a684490eaf01f5e1bd29f89bebfb8" id="r_ga3c7a684490eaf01f5e1bd29f89bebfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">GPIO_AFRL_AFSEL4_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba" id="r_gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051" id="r_gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c" id="r_gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="memitem:ga4fba4a0c264295148200fdbea3645efb" id="r_ga4fba4a0c264295148200fdbea3645efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">GPIO_AFRL_AFSEL5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="memitem:gaf532421a6d6665eb9dd82752aa71bda6" id="r_gaf532421a6d6665eb9dd82752aa71bda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">GPIO_AFRL_AFSEL5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="memitem:ga600caf3a081a223a0c9bbd22c1d65fd7" id="r_ga600caf3a081a223a0c9bbd22c1d65fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">GPIO_AFRL_AFSEL5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="memitem:ga3cf281224f66730f522948ce2f16a9dc" id="r_ga3cf281224f66730f522948ce2f16a9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">GPIO_AFRL_AFSEL5_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803" id="r_gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade" id="r_gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503" id="r_ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="memitem:gae4eb2b4e77d1338ae80e889bb7f98159" id="r_gae4eb2b4e77d1338ae80e889bb7f98159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">GPIO_AFRL_AFSEL6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="memitem:ga87ae4b89cf40e01fc3d0c1cca38db1de" id="r_ga87ae4b89cf40e01fc3d0c1cca38db1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">GPIO_AFRL_AFSEL6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="memitem:gace077c57cb72736ef5dca98052403b72" id="r_gace077c57cb72736ef5dca98052403b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">GPIO_AFRL_AFSEL6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="memitem:ga0b1fee857fd7d1b412ed64b1c6572280" id="r_ga0b1fee857fd7d1b412ed64b1c6572280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">GPIO_AFRL_AFSEL6_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2" id="r_ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0" id="r_gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11" id="r_ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="memitem:ga35641566dd5e2c3483d8ac494ff9e50d" id="r_ga35641566dd5e2c3483d8ac494ff9e50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">GPIO_AFRL_AFSEL7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="memitem:ga6a155fcc736492a694dac6b25c803f85" id="r_ga6a155fcc736492a694dac6b25c803f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">GPIO_AFRL_AFSEL7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="memitem:ga31a4fdc80b155797db598779ae7a242f" id="r_ga31a4fdc80b155797db598779ae7a242f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">GPIO_AFRL_AFSEL7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="memitem:gac11328845c720331b1d6a12003b3f4d3" id="r_gac11328845c720331b1d6a12003b3f4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">GPIO_AFRL_AFSEL7_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="memitem:gaf4af89daf61c25562733d281e9acde3d" id="r_gaf4af89daf61c25562733d281e9acde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d">GPIO_AFRL_AFRL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a></td></tr>
<tr class="memitem:gac3f152d808e8aa43362b108b1160c128" id="r_gac3f152d808e8aa43362b108b1160c128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f152d808e8aa43362b108b1160c128">GPIO_AFRL_AFRL0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a">GPIO_AFRL_AFSEL0_0</a></td></tr>
<tr class="memitem:gabd77c2da1b416d80c239a024c8e4ef61" id="r_gabd77c2da1b416d80c239a024c8e4ef61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd77c2da1b416d80c239a024c8e4ef61">GPIO_AFRL_AFRL0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a">GPIO_AFRL_AFSEL0_1</a></td></tr>
<tr class="memitem:ga693446d17258b95fafb2685a5fe868ab" id="r_ga693446d17258b95fafb2685a5fe868ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693446d17258b95fafb2685a5fe868ab">GPIO_AFRL_AFRL0_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43">GPIO_AFRL_AFSEL0_2</a></td></tr>
<tr class="memitem:gac17d2fbadcaab82ce79836839278642c" id="r_gac17d2fbadcaab82ce79836839278642c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac17d2fbadcaab82ce79836839278642c">GPIO_AFRL_AFRL0_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52">GPIO_AFRL_AFSEL0_3</a></td></tr>
<tr class="memitem:ga122cbed720d27776f0cfa6dab1fbc84c" id="r_ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c">GPIO_AFRL_AFRL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a></td></tr>
<tr class="memitem:ga9f2f94b9a8f50f296dd0a20b110b2e93" id="r_ga9f2f94b9a8f50f296dd0a20b110b2e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2f94b9a8f50f296dd0a20b110b2e93">GPIO_AFRL_AFRL1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06">GPIO_AFRL_AFSEL1_0</a></td></tr>
<tr class="memitem:gaf34ee437f14787a7bc240b13469f8d02" id="r_gaf34ee437f14787a7bc240b13469f8d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee437f14787a7bc240b13469f8d02">GPIO_AFRL_AFRL1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754">GPIO_AFRL_AFSEL1_1</a></td></tr>
<tr class="memitem:ga3b9d92f139b6f523c8ece0582caa9205" id="r_ga3b9d92f139b6f523c8ece0582caa9205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9d92f139b6f523c8ece0582caa9205">GPIO_AFRL_AFRL1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56">GPIO_AFRL_AFSEL1_2</a></td></tr>
<tr class="memitem:ga385ae9713490b8a47c63fb3f1d92eecf" id="r_ga385ae9713490b8a47c63fb3f1d92eecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga385ae9713490b8a47c63fb3f1d92eecf">GPIO_AFRL_AFRL1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d">GPIO_AFRL_AFSEL1_3</a></td></tr>
<tr class="memitem:gafda8ce333741832561e1e3e76abcee7a" id="r_gafda8ce333741832561e1e3e76abcee7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a">GPIO_AFRL_AFRL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a></td></tr>
<tr class="memitem:ga3ae4ecfdc6739da7658d5618f949b4f0" id="r_ga3ae4ecfdc6739da7658d5618f949b4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae4ecfdc6739da7658d5618f949b4f0">GPIO_AFRL_AFRL2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb">GPIO_AFRL_AFSEL2_0</a></td></tr>
<tr class="memitem:gae6105e47f03d5c714f52753c721848e2" id="r_gae6105e47f03d5c714f52753c721848e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6105e47f03d5c714f52753c721848e2">GPIO_AFRL_AFRL2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e">GPIO_AFRL_AFSEL2_1</a></td></tr>
<tr class="memitem:ga2d392ca99cf444404f329d5419febb1d" id="r_ga2d392ca99cf444404f329d5419febb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d392ca99cf444404f329d5419febb1d">GPIO_AFRL_AFRL2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c">GPIO_AFRL_AFSEL2_2</a></td></tr>
<tr class="memitem:ga08baef06281ebf48156f43cd6727bd7f" id="r_ga08baef06281ebf48156f43cd6727bd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08baef06281ebf48156f43cd6727bd7f">GPIO_AFRL_AFRL2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc">GPIO_AFRL_AFSEL2_3</a></td></tr>
<tr class="memitem:gaee969704e28b7b0159838a8aec5f1e65" id="r_gaee969704e28b7b0159838a8aec5f1e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65">GPIO_AFRL_AFRL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a></td></tr>
<tr class="memitem:ga95865001c230cb9d6794a1a8faa53464" id="r_ga95865001c230cb9d6794a1a8faa53464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95865001c230cb9d6794a1a8faa53464">GPIO_AFRL_AFRL3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d">GPIO_AFRL_AFSEL3_0</a></td></tr>
<tr class="memitem:ga8669f979e8cde27c80e8b33fb5cc4f96" id="r_ga8669f979e8cde27c80e8b33fb5cc4f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8669f979e8cde27c80e8b33fb5cc4f96">GPIO_AFRL_AFRL3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015">GPIO_AFRL_AFSEL3_1</a></td></tr>
<tr class="memitem:ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3" id="r_ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3">GPIO_AFRL_AFRL3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab">GPIO_AFRL_AFSEL3_2</a></td></tr>
<tr class="memitem:ga14278231a30cffd346762047a69f4cc2" id="r_ga14278231a30cffd346762047a69f4cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14278231a30cffd346762047a69f4cc2">GPIO_AFRL_AFRL3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e">GPIO_AFRL_AFSEL3_3</a></td></tr>
<tr class="memitem:gac862d4f115fd881871356418943a4446" id="r_gac862d4f115fd881871356418943a4446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446">GPIO_AFRL_AFRL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a></td></tr>
<tr class="memitem:ga2138d6628f63ceff1b9340fe143e4309" id="r_ga2138d6628f63ceff1b9340fe143e4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2138d6628f63ceff1b9340fe143e4309">GPIO_AFRL_AFRL4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443">GPIO_AFRL_AFSEL4_0</a></td></tr>
<tr class="memitem:gaa691f7acdc66a2d79e128264a7bd1a63" id="r_gaa691f7acdc66a2d79e128264a7bd1a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa691f7acdc66a2d79e128264a7bd1a63">GPIO_AFRL_AFRL4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846">GPIO_AFRL_AFSEL4_1</a></td></tr>
<tr class="memitem:ga6b2c314441cd3d4841bdb1e3d5de9db5" id="r_ga6b2c314441cd3d4841bdb1e3d5de9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2c314441cd3d4841bdb1e3d5de9db5">GPIO_AFRL_AFRL4_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf">GPIO_AFRL_AFSEL4_2</a></td></tr>
<tr class="memitem:gacab260848c23e7b1ea2777f0e4a40fc1" id="r_gacab260848c23e7b1ea2777f0e4a40fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab260848c23e7b1ea2777f0e4a40fc1">GPIO_AFRL_AFRL4_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8">GPIO_AFRL_AFSEL4_3</a></td></tr>
<tr class="memitem:ga481f4065077c16365632e6a647cdcb4e" id="r_ga481f4065077c16365632e6a647cdcb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e">GPIO_AFRL_AFRL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a></td></tr>
<tr class="memitem:gabe45d3ec4c0a71d968112e7a65b5510d" id="r_gabe45d3ec4c0a71d968112e7a65b5510d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe45d3ec4c0a71d968112e7a65b5510d">GPIO_AFRL_AFRL5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb">GPIO_AFRL_AFSEL5_0</a></td></tr>
<tr class="memitem:ga6372195804d3e61723030fb0d9a2268f" id="r_ga6372195804d3e61723030fb0d9a2268f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6372195804d3e61723030fb0d9a2268f">GPIO_AFRL_AFRL5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6">GPIO_AFRL_AFSEL5_1</a></td></tr>
<tr class="memitem:gaf383c494976eda7fad4006b937a6f359" id="r_gaf383c494976eda7fad4006b937a6f359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf383c494976eda7fad4006b937a6f359">GPIO_AFRL_AFRL5_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7">GPIO_AFRL_AFSEL5_2</a></td></tr>
<tr class="memitem:ga01dfdf9aa650eb4d3c06c6f7a4e79e44" id="r_ga01dfdf9aa650eb4d3c06c6f7a4e79e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01dfdf9aa650eb4d3c06c6f7a4e79e44">GPIO_AFRL_AFRL5_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc">GPIO_AFRL_AFSEL5_3</a></td></tr>
<tr class="memitem:gac87a55d05f6d16cbfbce6e04a2c6888e" id="r_gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e">GPIO_AFRL_AFRL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a></td></tr>
<tr class="memitem:gaa94adf1532fc4188a926ba7d366cc13e" id="r_gaa94adf1532fc4188a926ba7d366cc13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa94adf1532fc4188a926ba7d366cc13e">GPIO_AFRL_AFRL6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159">GPIO_AFRL_AFSEL6_0</a></td></tr>
<tr class="memitem:ga1f5289d6b05cf1ed7959b89dfb4e64a0" id="r_ga1f5289d6b05cf1ed7959b89dfb4e64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5289d6b05cf1ed7959b89dfb4e64a0">GPIO_AFRL_AFRL6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de">GPIO_AFRL_AFSEL6_1</a></td></tr>
<tr class="memitem:gaaf8dff68b61d57bf6cbe6f22d76c5629" id="r_gaaf8dff68b61d57bf6cbe6f22d76c5629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8dff68b61d57bf6cbe6f22d76c5629">GPIO_AFRL_AFRL6_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72">GPIO_AFRL_AFSEL6_2</a></td></tr>
<tr class="memitem:gaf05b72714d2577958fa5c2b5e871d223" id="r_gaf05b72714d2577958fa5c2b5e871d223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05b72714d2577958fa5c2b5e871d223">GPIO_AFRL_AFRL6_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280">GPIO_AFRL_AFSEL6_3</a></td></tr>
<tr class="memitem:ga97a41237468859702de7ea91dad62ed8" id="r_ga97a41237468859702de7ea91dad62ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8">GPIO_AFRL_AFRL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a></td></tr>
<tr class="memitem:ga292b5b0e56572245d5c5d72fcdada9fa" id="r_ga292b5b0e56572245d5c5d72fcdada9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292b5b0e56572245d5c5d72fcdada9fa">GPIO_AFRL_AFRL7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d">GPIO_AFRL_AFSEL7_0</a></td></tr>
<tr class="memitem:ga6d5348d823ed82075ed48b74a36c9db2" id="r_ga6d5348d823ed82075ed48b74a36c9db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5348d823ed82075ed48b74a36c9db2">GPIO_AFRL_AFRL7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85">GPIO_AFRL_AFSEL7_1</a></td></tr>
<tr class="memitem:gaf28527531ac7958b1de74f0883a53334" id="r_gaf28527531ac7958b1de74f0883a53334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28527531ac7958b1de74f0883a53334">GPIO_AFRL_AFRL7_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f">GPIO_AFRL_AFSEL7_2</a></td></tr>
<tr class="memitem:ga1adb4a490f9b5c323dba6e591f4131f6" id="r_ga1adb4a490f9b5c323dba6e591f4131f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adb4a490f9b5c323dba6e591f4131f6">GPIO_AFRL_AFRL7_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3">GPIO_AFRL_AFSEL7_3</a></td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f" id="r_ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2" id="r_ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2" id="r_ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="memitem:ga72cc5ca956395dbb409019f45601727d" id="r_ga72cc5ca956395dbb409019f45601727d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">GPIO_AFRH_AFSEL8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="memitem:ga23cb04d03ed3fc80a827dd4fcd092e92" id="r_ga23cb04d03ed3fc80a827dd4fcd092e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">GPIO_AFRH_AFSEL8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="memitem:gaf0d2ccbadd52c0de148593218c735ed3" id="r_gaf0d2ccbadd52c0de148593218c735ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">GPIO_AFRH_AFSEL8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="memitem:gabd9fc9adc13e5e90df54b8885522f98e" id="r_gabd9fc9adc13e5e90df54b8885522f98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">GPIO_AFRH_AFSEL8_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80" id="r_gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71" id="r_gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef" id="r_gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="memitem:ga44f61f3cb607268196179fa0a28b051e" id="r_ga44f61f3cb607268196179fa0a28b051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">GPIO_AFRH_AFSEL9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="memitem:ga6093967302f540000072f05d3e64bf6f" id="r_ga6093967302f540000072f05d3e64bf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">GPIO_AFRH_AFSEL9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="memitem:gaa7d91556fe4f170bbd818e6d88f5bc56" id="r_gaa7d91556fe4f170bbd818e6d88f5bc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">GPIO_AFRH_AFSEL9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="memitem:gab68b3750a95f3627dea9867fb5cf4689" id="r_gab68b3750a95f3627dea9867fb5cf4689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">GPIO_AFRH_AFSEL9_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07" id="r_ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105" id="r_ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30" id="r_ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="memitem:ga6d9771de8ec013027f8f26d799e7a3fe" id="r_ga6d9771de8ec013027f8f26d799e7a3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">GPIO_AFRH_AFSEL10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="memitem:gad8f7170c263301f7b7c55dcdf1acb832" id="r_gad8f7170c263301f7b7c55dcdf1acb832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">GPIO_AFRH_AFSEL10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="memitem:gaf0b280a9f8a751dcb4a27cf2e9a73598" id="r_gaf0b280a9f8a751dcb4a27cf2e9a73598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">GPIO_AFRH_AFSEL10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="memitem:gacc1431b847bccbc8841d8ab9a6aa36e5" id="r_gacc1431b847bccbc8841d8ab9a6aa36e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">GPIO_AFRH_AFSEL10_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b" id="r_ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8" id="r_ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa" id="r_ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="memitem:ga711beadb293e4ef285bb813b2e9feb6d" id="r_ga711beadb293e4ef285bb813b2e9feb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">GPIO_AFRH_AFSEL11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="memitem:ga8ad64e530b4cf96c745f69ac97d23195" id="r_ga8ad64e530b4cf96c745f69ac97d23195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">GPIO_AFRH_AFSEL11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="memitem:ga3ffb839fbc0a35b148f17363553f6647" id="r_ga3ffb839fbc0a35b148f17363553f6647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">GPIO_AFRH_AFSEL11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="memitem:ga570aa5e92e75568945191853f0196321" id="r_ga570aa5e92e75568945191853f0196321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">GPIO_AFRH_AFSEL11_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3" id="r_ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f" id="r_gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351" id="r_ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="memitem:gaffe1b4dcd4e796a2e145df206f35d6ea" id="r_gaffe1b4dcd4e796a2e145df206f35d6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">GPIO_AFRH_AFSEL12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="memitem:gaac5933c2c73fec3d2f3c41d32fb64bfa" id="r_gaac5933c2c73fec3d2f3c41d32fb64bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">GPIO_AFRH_AFSEL12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="memitem:ga3ed0f0c148e3c52bf041ab53af1d88bf" id="r_ga3ed0f0c148e3c52bf041ab53af1d88bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">GPIO_AFRH_AFSEL12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="memitem:gacbd6cfac7c23742a6e1fe120adfe3183" id="r_gacbd6cfac7c23742a6e1fe120adfe3183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">GPIO_AFRH_AFSEL12_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180" id="r_ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91" id="r_gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da" id="r_ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="memitem:gab74ce92f856d5f687b069166f211ecaf" id="r_gab74ce92f856d5f687b069166f211ecaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">GPIO_AFRH_AFSEL13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="memitem:ga1d2985f042e79fb320b402a6e1c425f7" id="r_ga1d2985f042e79fb320b402a6e1c425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">GPIO_AFRH_AFSEL13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="memitem:ga59cb8d2b8ca336c6c169c0e1a07cb2eb" id="r_ga59cb8d2b8ca336c6c169c0e1a07cb2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">GPIO_AFRH_AFSEL13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="memitem:gac2ff66c2036fd651e7ae366db237b76c" id="r_gac2ff66c2036fd651e7ae366db237b76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">GPIO_AFRH_AFSEL13_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942" id="r_ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8" id="r_gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78" id="r_gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="memitem:gacf5b6ebd9c3a8039b46748dcbd3eda99" id="r_gacf5b6ebd9c3a8039b46748dcbd3eda99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">GPIO_AFRH_AFSEL14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="memitem:ga21985995f6f22d63ba1170ee629bcf02" id="r_ga21985995f6f22d63ba1170ee629bcf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">GPIO_AFRH_AFSEL14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="memitem:ga0c98e75f198a3d84038029711c3f299f" id="r_ga0c98e75f198a3d84038029711c3f299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">GPIO_AFRH_AFSEL14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="memitem:ga41d1c1c7ac6886975bca9cc8ef57c73d" id="r_ga41d1c1c7ac6886975bca9cc8ef57c73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">GPIO_AFRH_AFSEL14_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46" id="r_ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6" id="r_gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a" id="r_ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="memitem:ga841bd65d5afd409fd7f2bf5f1e859348" id="r_ga841bd65d5afd409fd7f2bf5f1e859348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">GPIO_AFRH_AFSEL15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="memitem:ga233f1ae0a856a18e7b706093c80a6274" id="r_ga233f1ae0a856a18e7b706093c80a6274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">GPIO_AFRH_AFSEL15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="memitem:gadaae51ed82039c62ec075b42a192c861" id="r_gadaae51ed82039c62ec075b42a192c861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">GPIO_AFRH_AFSEL15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="memitem:ga8699f7ff5369b8c20eaa32cfecbe7daf" id="r_ga8699f7ff5369b8c20eaa32cfecbe7daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">GPIO_AFRH_AFSEL15_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="memitem:gadc5bb516e3b29af807cf4772787dfd0d" id="r_gadc5bb516e3b29af807cf4772787dfd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d">GPIO_AFRH_AFRH0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a></td></tr>
<tr class="memitem:ga696d2e7fbb6ae2b172f64f9edd5af9b0" id="r_ga696d2e7fbb6ae2b172f64f9edd5af9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga696d2e7fbb6ae2b172f64f9edd5af9b0">GPIO_AFRH_AFRH0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d">GPIO_AFRH_AFSEL8_0</a></td></tr>
<tr class="memitem:ga21e5f36c2bf8a8977d72621d93876b0b" id="r_ga21e5f36c2bf8a8977d72621d93876b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e5f36c2bf8a8977d72621d93876b0b">GPIO_AFRH_AFRH0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92">GPIO_AFRH_AFSEL8_1</a></td></tr>
<tr class="memitem:ga40d8eb06b294389ac37efc69291182ec" id="r_ga40d8eb06b294389ac37efc69291182ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d8eb06b294389ac37efc69291182ec">GPIO_AFRH_AFRH0_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3">GPIO_AFRH_AFSEL8_2</a></td></tr>
<tr class="memitem:gaa177428d840116200ec8e3645cfffbc7" id="r_gaa177428d840116200ec8e3645cfffbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa177428d840116200ec8e3645cfffbc7">GPIO_AFRH_AFRH0_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e">GPIO_AFRH_AFSEL8_3</a></td></tr>
<tr class="memitem:ga75ca2458aef597ebfcd1eb6b83035acd" id="r_ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd">GPIO_AFRH_AFRH1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a></td></tr>
<tr class="memitem:ga5050213115941df4d89f1803ff3dce18" id="r_ga5050213115941df4d89f1803ff3dce18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5050213115941df4d89f1803ff3dce18">GPIO_AFRH_AFRH1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e">GPIO_AFRH_AFSEL9_0</a></td></tr>
<tr class="memitem:ga413c97129e63fb91bdf0ac8220d9db00" id="r_ga413c97129e63fb91bdf0ac8220d9db00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413c97129e63fb91bdf0ac8220d9db00">GPIO_AFRH_AFRH1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f">GPIO_AFRH_AFSEL9_1</a></td></tr>
<tr class="memitem:ga5b89ccc6c477c0cd8ff857285df07d84" id="r_ga5b89ccc6c477c0cd8ff857285df07d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b89ccc6c477c0cd8ff857285df07d84">GPIO_AFRH_AFRH1_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56">GPIO_AFRH_AFSEL9_2</a></td></tr>
<tr class="memitem:gad0ead68cbb1f4aadad0789e8d2bd32e4" id="r_gad0ead68cbb1f4aadad0789e8d2bd32e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ead68cbb1f4aadad0789e8d2bd32e4">GPIO_AFRH_AFRH1_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689">GPIO_AFRH_AFSEL9_3</a></td></tr>
<tr class="memitem:ga4dc39c907cd02befde4b7681b2fa070b" id="r_ga4dc39c907cd02befde4b7681b2fa070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b">GPIO_AFRH_AFRH2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a></td></tr>
<tr class="memitem:ga3bc474910f7c3867c687e3d642dc7f86" id="r_ga3bc474910f7c3867c687e3d642dc7f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bc474910f7c3867c687e3d642dc7f86">GPIO_AFRH_AFRH2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe">GPIO_AFRH_AFSEL10_0</a></td></tr>
<tr class="memitem:ga6284f87ff50100a6c3e2cb496be1388a" id="r_ga6284f87ff50100a6c3e2cb496be1388a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6284f87ff50100a6c3e2cb496be1388a">GPIO_AFRH_AFRH2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832">GPIO_AFRH_AFSEL10_1</a></td></tr>
<tr class="memitem:gaa444f8755f374e202cb437a9f202f635" id="r_gaa444f8755f374e202cb437a9f202f635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa444f8755f374e202cb437a9f202f635">GPIO_AFRH_AFRH2_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598">GPIO_AFRH_AFSEL10_2</a></td></tr>
<tr class="memitem:ga02b23ce670e6b5a0e87f28d1baa673a2" id="r_ga02b23ce670e6b5a0e87f28d1baa673a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b23ce670e6b5a0e87f28d1baa673a2">GPIO_AFRH_AFRH2_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5">GPIO_AFRH_AFSEL10_3</a></td></tr>
<tr class="memitem:ga7043cbf3ca044ba36d59a8844c50552b" id="r_ga7043cbf3ca044ba36d59a8844c50552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b">GPIO_AFRH_AFRH3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a></td></tr>
<tr class="memitem:ga5a0bca51b2c5a8635202590ed61842ab" id="r_ga5a0bca51b2c5a8635202590ed61842ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0bca51b2c5a8635202590ed61842ab">GPIO_AFRH_AFRH3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d">GPIO_AFRH_AFSEL11_0</a></td></tr>
<tr class="memitem:gace0ca814ed3617d6f520ded8bc05cf3e" id="r_gace0ca814ed3617d6f520ded8bc05cf3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace0ca814ed3617d6f520ded8bc05cf3e">GPIO_AFRH_AFRH3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195">GPIO_AFRH_AFSEL11_1</a></td></tr>
<tr class="memitem:ga9e22f1d39a67e130c29ba1d30d8b0740" id="r_ga9e22f1d39a67e130c29ba1d30d8b0740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e22f1d39a67e130c29ba1d30d8b0740">GPIO_AFRH_AFRH3_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647">GPIO_AFRH_AFSEL11_2</a></td></tr>
<tr class="memitem:ga22d6db61365e1172a8e5d895cbc16f59" id="r_ga22d6db61365e1172a8e5d895cbc16f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d6db61365e1172a8e5d895cbc16f59">GPIO_AFRH_AFRH3_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321">GPIO_AFRH_AFSEL11_3</a></td></tr>
<tr class="memitem:gadae24d162b9e5a99064a81ba6a8d01d8" id="r_gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8">GPIO_AFRH_AFRH4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a></td></tr>
<tr class="memitem:gaee18ebc3ee54fcf4b049c722aaabd664" id="r_gaee18ebc3ee54fcf4b049c722aaabd664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee18ebc3ee54fcf4b049c722aaabd664">GPIO_AFRH_AFRH4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea">GPIO_AFRH_AFSEL12_0</a></td></tr>
<tr class="memitem:gabd4ef3f6843069e21c3474025f9ad452" id="r_gabd4ef3f6843069e21c3474025f9ad452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ef3f6843069e21c3474025f9ad452">GPIO_AFRH_AFRH4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa">GPIO_AFRH_AFSEL12_1</a></td></tr>
<tr class="memitem:ga23d973c410f46a567dd05719fc60e8b9" id="r_ga23d973c410f46a567dd05719fc60e8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23d973c410f46a567dd05719fc60e8b9">GPIO_AFRH_AFRH4_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf">GPIO_AFRH_AFSEL12_2</a></td></tr>
<tr class="memitem:gaef19c9e546b1d7130244a824a129a86d" id="r_gaef19c9e546b1d7130244a824a129a86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef19c9e546b1d7130244a824a129a86d">GPIO_AFRH_AFRH4_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183">GPIO_AFRH_AFSEL12_3</a></td></tr>
<tr class="memitem:ga33b1d2c7b5ed5804798660a3e86214c4" id="r_ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4">GPIO_AFRH_AFRH5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a></td></tr>
<tr class="memitem:gaaccf0f28c6792dcea352d16295a3370e" id="r_gaaccf0f28c6792dcea352d16295a3370e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaccf0f28c6792dcea352d16295a3370e">GPIO_AFRH_AFRH5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf">GPIO_AFRH_AFSEL13_0</a></td></tr>
<tr class="memitem:gadb8de41b0dd5fdb53556acbd27eaffef" id="r_gadb8de41b0dd5fdb53556acbd27eaffef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8de41b0dd5fdb53556acbd27eaffef">GPIO_AFRH_AFRH5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7">GPIO_AFRH_AFSEL13_1</a></td></tr>
<tr class="memitem:ga17d3ee9f02ed784d1f9eafd306c7770b" id="r_ga17d3ee9f02ed784d1f9eafd306c7770b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d3ee9f02ed784d1f9eafd306c7770b">GPIO_AFRH_AFRH5_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb">GPIO_AFRH_AFSEL13_2</a></td></tr>
<tr class="memitem:gaaca724f908dbf5ae10fe4721c4bb9a63" id="r_gaaca724f908dbf5ae10fe4721c4bb9a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca724f908dbf5ae10fe4721c4bb9a63">GPIO_AFRH_AFRH5_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c">GPIO_AFRH_AFSEL13_3</a></td></tr>
<tr class="memitem:ga56c388b4718d2257b4af362bec67a74a" id="r_ga56c388b4718d2257b4af362bec67a74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a">GPIO_AFRH_AFRH6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a></td></tr>
<tr class="memitem:ga67bfcdbe201c0d10d6c604a7a77ef2c0" id="r_ga67bfcdbe201c0d10d6c604a7a77ef2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bfcdbe201c0d10d6c604a7a77ef2c0">GPIO_AFRH_AFRH6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99">GPIO_AFRH_AFSEL14_0</a></td></tr>
<tr class="memitem:ga3c262cd0c09affb4b7a8d7fe40cb8737" id="r_ga3c262cd0c09affb4b7a8d7fe40cb8737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c262cd0c09affb4b7a8d7fe40cb8737">GPIO_AFRH_AFRH6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02">GPIO_AFRH_AFSEL14_1</a></td></tr>
<tr class="memitem:ga37c5f9c67bf086d5d2adf5e894476103" id="r_ga37c5f9c67bf086d5d2adf5e894476103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37c5f9c67bf086d5d2adf5e894476103">GPIO_AFRH_AFRH6_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f">GPIO_AFRH_AFSEL14_2</a></td></tr>
<tr class="memitem:ga69f0639cf752be23c3d72c7218a1e179" id="r_ga69f0639cf752be23c3d72c7218a1e179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69f0639cf752be23c3d72c7218a1e179">GPIO_AFRH_AFRH6_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d">GPIO_AFRH_AFSEL14_3</a></td></tr>
<tr class="memitem:ga770397420d63cb6e8317ae401e6b2977" id="r_ga770397420d63cb6e8317ae401e6b2977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977">GPIO_AFRH_AFRH7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a></td></tr>
<tr class="memitem:gae5323b47a92dc55d60b67a8d36049b07" id="r_gae5323b47a92dc55d60b67a8d36049b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5323b47a92dc55d60b67a8d36049b07">GPIO_AFRH_AFRH7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348">GPIO_AFRH_AFSEL15_0</a></td></tr>
<tr class="memitem:ga133a9bf6920bdf13fbeda9e02c88bab4" id="r_ga133a9bf6920bdf13fbeda9e02c88bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga133a9bf6920bdf13fbeda9e02c88bab4">GPIO_AFRH_AFRH7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274">GPIO_AFRH_AFSEL15_1</a></td></tr>
<tr class="memitem:gaa20fc99964f4f634664e4498869d1ec4" id="r_gaa20fc99964f4f634664e4498869d1ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20fc99964f4f634664e4498869d1ec4">GPIO_AFRH_AFRH7_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861">GPIO_AFRH_AFSEL15_2</a></td></tr>
<tr class="memitem:ga3a6c924c6c54448656df6acfa66b9aae" id="r_ga3a6c924c6c54448656df6acfa66b9aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6c924c6c54448656df6acfa66b9aae">GPIO_AFRH_AFRH7_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf">GPIO_AFRH_AFSEL15_3</a></td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14" id="r_ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986" id="r_ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262" id="r_ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0" id="r_gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51" id="r_gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>)</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc" id="r_ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea" id="r_gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945" id="r_ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>)</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9" id="r_ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f" id="r_ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3" id="r_ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>)</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac" id="r_ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63" id="r_gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d" id="r_ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>)</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42" id="r_ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145" id="r_ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06" id="r_ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>)</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912" id="r_ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2" id="r_ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804" id="r_ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c" id="r_ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0" id="r_ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b" id="r_ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>)</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143" id="r_ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f" id="r_ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893" id="r_gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>)</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223" id="r_gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2" id="r_gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927" id="r_ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>)</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d" id="r_gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5" id="r_ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686" id="r_ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>)</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3" id="r_ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77" id="r_gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e" id="r_gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>)</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12" id="r_gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9" id="r_ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6" id="r_ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>)</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c" id="r_ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9" id="r_ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0" id="r_ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d" id="r_ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="memitem:gae37aa57192c71b1b734815130eeee8cd" id="r_gae37aa57192c71b1b734815130eeee8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga409296c2e8ff17ef7633266fad88d5ea" id="r_ga409296c2e8ff17ef7633266fad88d5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7" id="r_ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a></td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23" id="r_ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c" id="r_ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845" id="r_ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d" id="r_ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386" id="r_ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20" id="r_gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="memitem:ga1d664ebaabc46a45c4453e17e5132056" id="r_ga1d664ebaabc46a45c4453e17e5132056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3cbb0dde5e57765d211af8595a728029" id="r_ga3cbb0dde5e57765d211af8595a728029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>)</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974" id="r_ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a></td></tr>
<tr class="memitem:gae6b73580546ba348cd434416f7729d65" id="r_gae6b73580546ba348cd434416f7729d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gac4a4a92cd2663c4e4e690fe5f66a1706" id="r_gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>)</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2" id="r_ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a></td></tr>
<tr class="memitem:ga1cf0976d8a817ec970a78137e6bac452" id="r_ga1cf0976d8a817ec970a78137e6bac452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga765fa0272f4a94eed64fba9b3cdac713" id="r_ga765fa0272f4a94eed64fba9b3cdac713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>)</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a" id="r_ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a></td></tr>
<tr class="memitem:ga69b0d5b0217bd628743324b8393bc74a" id="r_ga69b0d5b0217bd628743324b8393bc74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga2987290a42860b8700c2dcfb8eaef399" id="r_ga2987290a42860b8700c2dcfb8eaef399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>)</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69" id="r_gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a></td></tr>
<tr class="memitem:ga0c908f15a0b4c9e603d17b066fc85b7b" id="r_ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga2c9c22f3c0a1abb70e0255c765b30382" id="r_ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>)</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609" id="r_ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a></td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864" id="r_ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;0x000000FEU</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1" id="r_gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="memitem:ga5025971b93434d9d6c1b47ba93cc4249" id="r_ga5025971b93434d9d6c1b47ba93cc4249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249">I2C_OAR1_ADD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga315ebd53e115b321f02d945a5a485356" id="r_ga315ebd53e115b321f02d945a5a485356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249">I2C_OAR1_ADD0_Pos</a>)</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7" id="r_ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a></td></tr>
<tr class="memitem:ga53aaf5c99387556eb05205972a9fd765" id="r_ga53aaf5c99387556eb05205972a9fd765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765">I2C_OAR1_ADD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaedbc5009a53817d14a5b61b81abe47eb" id="r_gaedbc5009a53817d14a5b61b81abe47eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765">I2C_OAR1_ADD1_Pos</a>)</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769" id="r_ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a></td></tr>
<tr class="memitem:gac1601f93351d29fd314910972bd4a997" id="r_gac1601f93351d29fd314910972bd4a997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997">I2C_OAR1_ADD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga74d6b1ee8556d79db1f804871576381e" id="r_ga74d6b1ee8556d79db1f804871576381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997">I2C_OAR1_ADD2_Pos</a>)</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3" id="r_gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a></td></tr>
<tr class="memitem:ga04c1306ea26d1fde330540af98f2ebaf" id="r_ga04c1306ea26d1fde330540af98f2ebaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf">I2C_OAR1_ADD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga3bd895166f6d0f2b1fe5bdb245495e7c" id="r_ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf">I2C_OAR1_ADD3_Pos</a>)</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b" id="r_ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a></td></tr>
<tr class="memitem:ga91ebb7dae5c13a499109a9f0089387b2" id="r_ga91ebb7dae5c13a499109a9f0089387b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2">I2C_OAR1_ADD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga3261bcc4b1d94f2800cc78d26ef6a638" id="r_ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2">I2C_OAR1_ADD4_Pos</a>)</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97" id="r_ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a></td></tr>
<tr class="memitem:ga863a732cfab0b27034149a5d95c1c978" id="r_ga863a732cfab0b27034149a5d95c1c978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978">I2C_OAR1_ADD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga078a30f84550430baa5ea4ce4b424afd" id="r_ga078a30f84550430baa5ea4ce4b424afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978">I2C_OAR1_ADD5_Pos</a>)</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca" id="r_ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a></td></tr>
<tr class="memitem:gadeef10580199e2315af15107d03374b6" id="r_gadeef10580199e2315af15107d03374b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6">I2C_OAR1_ADD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga708c99b9b7c44311be6a91fa01e2603d" id="r_ga708c99b9b7c44311be6a91fa01e2603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6">I2C_OAR1_ADD6_Pos</a>)</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca" id="r_ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a></td></tr>
<tr class="memitem:gaff51a9d14ec34d35f911c1c4d474db02" id="r_gaff51a9d14ec34d35f911c1c4d474db02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02">I2C_OAR1_ADD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga6c9645decd676803bd6a1cb9e5cca0f8" id="r_ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02">I2C_OAR1_ADD7_Pos</a>)</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c" id="r_gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a></td></tr>
<tr class="memitem:ga15f7918fdb3af6d0c8ade393fb8c8357" id="r_ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357">I2C_OAR1_ADD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga484398bbd79662011f8fb6467c127d65" id="r_ga484398bbd79662011f8fb6467c127d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357">I2C_OAR1_ADD8_Pos</a>)</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264" id="r_gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a></td></tr>
<tr class="memitem:gad9208eb446047890ea90e2f87f57a8e0" id="r_gad9208eb446047890ea90e2f87f57a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0">I2C_OAR1_ADD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaaf1cdf0196ac2b11475fbf7078a852a2" id="r_gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0">I2C_OAR1_ADD9_Pos</a>)</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430" id="r_ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a></td></tr>
<tr class="memitem:ga0a9d87efeab027259266521e849cd0f6" id="r_ga0a9d87efeab027259266521e849cd0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6">I2C_OAR1_ADDMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga465856ef24302471bd5562be5f4d8418" id="r_ga465856ef24302471bd5562be5f4d8418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6">I2C_OAR1_ADDMODE_Pos</a>)</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639" id="r_ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a></td></tr>
<tr class="memitem:gabd1b7689ba1197bb496f7b0042e59ac9" id="r_gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga28fa608f2cec586e6bdb98ae510022d9" id="r_ga28fa608f2cec586e6bdb98ae510022d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>)</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94" id="r_gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a></td></tr>
<tr class="memitem:ga809d88f42d6572f85dd75ab2bb92b243" id="r_ga809d88f42d6572f85dd75ab2bb92b243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga18d179042a15bdc94dd4477b990082c5" id="r_ga18d179042a15bdc94dd4477b990082c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>)</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4" id="r_gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a></td></tr>
<tr class="memitem:ga8168b87f1d876a0cdbafff9f3dd922f5" id="r_ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5">I2C_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2b487d8e08e84b2ef59c6de0e92316b1" id="r_ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5">I2C_DR_DR_Pos</a>)</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5" id="r_gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a></td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea" id="r_ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df" id="r_gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>)</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4" id="r_ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1" id="r_ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f" id="r_ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>)</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d" id="r_ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3" id="r_ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1" id="r_ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>)</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1" id="r_gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7" id="r_ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b" id="r_gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>)</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d" id="r_ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9" id="r_ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4" id="r_gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>)</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c" id="r_gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49" id="r_ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62" id="r_gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>)</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5" id="r_gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884" id="r_gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea" id="r_ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>)</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7" id="r_gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d" id="r_ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d" id="r_ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>)</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227" id="r_ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519" id="r_gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da" id="r_ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>)</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2" id="r_gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae" id="r_gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6" id="r_gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>)</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88" id="r_ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20" id="r_ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8" id="r_gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>)</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4" id="r_gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22" id="r_ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938" id="r_gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>)</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71" id="r_ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e" id="r_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416" id="r_ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>)</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9" id="r_gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55" id="r_gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6" id="r_ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>)</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c" id="r_ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="memitem:gada5253dbcd3c7d67d0fad31d938f4b5b" id="r_gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad723df35fcda84431aefaace405b62b2" id="r_gad723df35fcda84431aefaace405b62b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>)</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d" id="r_ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a></td></tr>
<tr class="memitem:gaa9b4a60a8e919cfe14e222976859b1cd" id="r_gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga43693f4a5b2f232a145eee42f26a1110" id="r_ga43693f4a5b2f232a145eee42f26a1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>)</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179" id="r_ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a></td></tr>
<tr class="memitem:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a" id="r_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga260f5bfa56cd55a6e25ae1585fc1381e" id="r_ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>)</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca" id="r_ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a></td></tr>
<tr class="memitem:ga26e3032167b56ec310c7b81945dc76a4" id="r_ga26e3032167b56ec310c7b81945dc76a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gada42e3c3d8e62bfab1117a382def5383" id="r_gada42e3c3d8e62bfab1117a382def5383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>)</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab" id="r_gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a></td></tr>
<tr class="memitem:gaf4be26fe6702a976b50628c3df1b352c" id="r_gaf4be26fe6702a976b50628c3df1b352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gaa390034d42a7873287b68e9ae3935a26" id="r_gaa390034d42a7873287b68e9ae3935a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>)</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe" id="r_gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a></td></tr>
<tr class="memitem:gab3da82932b239f193ac2f57f87c3b1f0" id="r_gab3da82932b239f193ac2f57f87c3b1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6bd5daae1a83a7a62584be9f601ec52d" id="r_ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>)</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80" id="r_gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a></td></tr>
<tr class="memitem:ga546ae463133d2c719996689e24e61e1f" id="r_ga546ae463133d2c719996689e24e61e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga338ddbff50ca2b01dacc4b8e93014f30" id="r_ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>)</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798" id="r_ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a></td></tr>
<tr class="memitem:ga332f5e12ed830e7d99b241549220a3c0" id="r_ga332f5e12ed830e7d99b241549220a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga5a9dceb742f98aa0f27e5ae8dc427a88" id="r_ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>)</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732" id="r_ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a></td></tr>
<tr class="memitem:ga908f5b1edffdedba90f8bbb141eedb8a" id="r_ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf3f68b672f4ff2fa9a6ba3e79e9e302b" id="r_gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>)</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de" id="r_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a></td></tr>
<tr class="memitem:ga152abc0c5a01abf887e702cbc9fe4f49" id="r_ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga7e91ff511dab94ae774aaa9c3052fbc6" id="r_ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>)</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5" id="r_ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a></td></tr>
<tr class="memitem:ga017a81aea2e87d24a49e078079d72313" id="r_ga017a81aea2e87d24a49e078079d72313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313">I2C_CCR_FS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga1823d70e520da08c5b40320ed2f8331e" id="r_ga1823d70e520da08c5b40320ed2f8331e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313">I2C_CCR_FS_Pos</a>)</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def" id="r_gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a></td></tr>
<tr class="memitem:gafb08ecb9599f81e5112a25142cb0e98f" id="r_gafb08ecb9599f81e5112a25142cb0e98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8a3152b3f16c453126cc1cef41b765fe" id="r_ga8a3152b3f16c453126cc1cef41b765fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>)</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218" id="r_gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a></td></tr>
<tr class="memitem:ga49f232b912e2dfd2dfd65b240bd15e05" id="r_ga49f232b912e2dfd2dfd65b240bd15e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f232b912e2dfd2dfd65b240bd15e05">I2C_FLTR_DNF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2366c5012d3662571a9577145d9a3b84" id="r_ga2366c5012d3662571a9577145d9a3b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84">I2C_FLTR_DNF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f232b912e2dfd2dfd65b240bd15e05">I2C_FLTR_DNF_Pos</a>)</td></tr>
<tr class="memitem:gaffe4c34d459e53d73c92e0a6fd383795" id="r_gaffe4c34d459e53d73c92e0a6fd383795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795">I2C_FLTR_DNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84">I2C_FLTR_DNF_Msk</a></td></tr>
<tr class="memitem:gac25fc6738e615457838a1e528b0e48e6" id="r_gac25fc6738e615457838a1e528b0e48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac25fc6738e615457838a1e528b0e48e6">I2C_FLTR_ANOFF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga214eda503ba769772d183ee34da4ed8d" id="r_ga214eda503ba769772d183ee34da4ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d">I2C_FLTR_ANOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac25fc6738e615457838a1e528b0e48e6">I2C_FLTR_ANOFF_Pos</a>)</td></tr>
<tr class="memitem:ga7f312cebb37d3e5d0a690dc6fda86f32" id="r_ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32">I2C_FLTR_ANOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d">I2C_FLTR_ANOFF_Msk</a></td></tr>
<tr class="memitem:gace1123841585f13e69242bbf17b172ea" id="r_gace1123841585f13e69242bbf17b172ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1123841585f13e69242bbf17b172ea">FMPI2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7034a167e4c16f88521f577b3c9d2262" id="r_ga7034a167e4c16f88521f577b3c9d2262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7034a167e4c16f88521f577b3c9d2262">FMPI2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace1123841585f13e69242bbf17b172ea">FMPI2C_CR1_PE_Pos</a>)</td></tr>
<tr class="memitem:ga9e038a939ff4314c2555e4dd28e9fe04" id="r_ga9e038a939ff4314c2555e4dd28e9fe04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e038a939ff4314c2555e4dd28e9fe04">FMPI2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7034a167e4c16f88521f577b3c9d2262">FMPI2C_CR1_PE_Msk</a></td></tr>
<tr class="memitem:ga06270ab7c2a258c23b889baf9ade56e1" id="r_ga06270ab7c2a258c23b889baf9ade56e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06270ab7c2a258c23b889baf9ade56e1">FMPI2C_CR1_TXIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga08b4cefc20bdaae999a6f65710b5061c" id="r_ga08b4cefc20bdaae999a6f65710b5061c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4cefc20bdaae999a6f65710b5061c">FMPI2C_CR1_TXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06270ab7c2a258c23b889baf9ade56e1">FMPI2C_CR1_TXIE_Pos</a>)</td></tr>
<tr class="memitem:gab3f8b11cc30ef6fe3a949b8bb54e5bc5" id="r_gab3f8b11cc30ef6fe3a949b8bb54e5bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f8b11cc30ef6fe3a949b8bb54e5bc5">FMPI2C_CR1_TXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4cefc20bdaae999a6f65710b5061c">FMPI2C_CR1_TXIE_Msk</a></td></tr>
<tr class="memitem:ga3658f09b700e36522ceb129cbeff3c81" id="r_ga3658f09b700e36522ceb129cbeff3c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3658f09b700e36522ceb129cbeff3c81">FMPI2C_CR1_RXIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga7de82365c6e346f2d07b8dd781d9de51" id="r_ga7de82365c6e346f2d07b8dd781d9de51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7de82365c6e346f2d07b8dd781d9de51">FMPI2C_CR1_RXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3658f09b700e36522ceb129cbeff3c81">FMPI2C_CR1_RXIE_Pos</a>)</td></tr>
<tr class="memitem:ga04304d426497fd2a9bde5a58137ced45" id="r_ga04304d426497fd2a9bde5a58137ced45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04304d426497fd2a9bde5a58137ced45">FMPI2C_CR1_RXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7de82365c6e346f2d07b8dd781d9de51">FMPI2C_CR1_RXIE_Msk</a></td></tr>
<tr class="memitem:ga6ad8ba2f97374643659a40442c2ba63a" id="r_ga6ad8ba2f97374643659a40442c2ba63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad8ba2f97374643659a40442c2ba63a">FMPI2C_CR1_ADDRIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga553ca385bfd3683b9a859fa626a98b84" id="r_ga553ca385bfd3683b9a859fa626a98b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553ca385bfd3683b9a859fa626a98b84">FMPI2C_CR1_ADDRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad8ba2f97374643659a40442c2ba63a">FMPI2C_CR1_ADDRIE_Pos</a>)</td></tr>
<tr class="memitem:ga66ac0b169ece4d11a121f0585b011d90" id="r_ga66ac0b169ece4d11a121f0585b011d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ac0b169ece4d11a121f0585b011d90">FMPI2C_CR1_ADDRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga553ca385bfd3683b9a859fa626a98b84">FMPI2C_CR1_ADDRIE_Msk</a></td></tr>
<tr class="memitem:gadc0a520b22380a44a84c091fda5099f2" id="r_gadc0a520b22380a44a84c091fda5099f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0a520b22380a44a84c091fda5099f2">FMPI2C_CR1_NACKIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga818f71fdddb0f73973242b0d92c235a5" id="r_ga818f71fdddb0f73973242b0d92c235a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818f71fdddb0f73973242b0d92c235a5">FMPI2C_CR1_NACKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc0a520b22380a44a84c091fda5099f2">FMPI2C_CR1_NACKIE_Pos</a>)</td></tr>
<tr class="memitem:gaa0b9649f94b686fb9ca61ef9b59b1823" id="r_gaa0b9649f94b686fb9ca61ef9b59b1823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b9649f94b686fb9ca61ef9b59b1823">FMPI2C_CR1_NACKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga818f71fdddb0f73973242b0d92c235a5">FMPI2C_CR1_NACKIE_Msk</a></td></tr>
<tr class="memitem:gae854d101e7088f3096ad067cafb3e3f5" id="r_gae854d101e7088f3096ad067cafb3e3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae854d101e7088f3096ad067cafb3e3f5">FMPI2C_CR1_STOPIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga7362ac2c4a55c6f936738b38ddb33350" id="r_ga7362ac2c4a55c6f936738b38ddb33350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7362ac2c4a55c6f936738b38ddb33350">FMPI2C_CR1_STOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae854d101e7088f3096ad067cafb3e3f5">FMPI2C_CR1_STOPIE_Pos</a>)</td></tr>
<tr class="memitem:ga063c7be10fc38bb5136c8da9336d0b00" id="r_ga063c7be10fc38bb5136c8da9336d0b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga063c7be10fc38bb5136c8da9336d0b00">FMPI2C_CR1_STOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7362ac2c4a55c6f936738b38ddb33350">FMPI2C_CR1_STOPIE_Msk</a></td></tr>
<tr class="memitem:gacbad568e22dc642957974026ffe44f60" id="r_gacbad568e22dc642957974026ffe44f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad568e22dc642957974026ffe44f60">FMPI2C_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gab16db977c39041705809f545b6b60387" id="r_gab16db977c39041705809f545b6b60387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16db977c39041705809f545b6b60387">FMPI2C_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbad568e22dc642957974026ffe44f60">FMPI2C_CR1_TCIE_Pos</a>)</td></tr>
<tr class="memitem:ga093815cadbb677d384220dbd7d77a94b" id="r_ga093815cadbb677d384220dbd7d77a94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga093815cadbb677d384220dbd7d77a94b">FMPI2C_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab16db977c39041705809f545b6b60387">FMPI2C_CR1_TCIE_Msk</a></td></tr>
<tr class="memitem:gadc15ab642053a7e610e785687a066238" id="r_gadc15ab642053a7e610e785687a066238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc15ab642053a7e610e785687a066238">FMPI2C_CR1_ERRIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga19d048a9fafd66dfb1a05d7348b33190" id="r_ga19d048a9fafd66dfb1a05d7348b33190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d048a9fafd66dfb1a05d7348b33190">FMPI2C_CR1_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc15ab642053a7e610e785687a066238">FMPI2C_CR1_ERRIE_Pos</a>)</td></tr>
<tr class="memitem:ga37875df6a78049fa3dc089491ca0fa14" id="r_ga37875df6a78049fa3dc089491ca0fa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37875df6a78049fa3dc089491ca0fa14">FMPI2C_CR1_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d048a9fafd66dfb1a05d7348b33190">FMPI2C_CR1_ERRIE_Msk</a></td></tr>
<tr class="memitem:ga8da60f7d22c6d5d176540156a7d555e3" id="r_ga8da60f7d22c6d5d176540156a7d555e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da60f7d22c6d5d176540156a7d555e3">FMPI2C_CR1_DNF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gadc5abeb321ff2829ddd16a1a3cbf1bb9" id="r_gadc5abeb321ff2829ddd16a1a3cbf1bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5abeb321ff2829ddd16a1a3cbf1bb9">FMPI2C_CR1_DNF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8da60f7d22c6d5d176540156a7d555e3">FMPI2C_CR1_DNF_Pos</a>)</td></tr>
<tr class="memitem:ga4b854bc9b4d773e68ba767cd21d2fc2b" id="r_ga4b854bc9b4d773e68ba767cd21d2fc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b854bc9b4d773e68ba767cd21d2fc2b">FMPI2C_CR1_DNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc5abeb321ff2829ddd16a1a3cbf1bb9">FMPI2C_CR1_DNF_Msk</a></td></tr>
<tr class="memitem:ga839e673da8668209a0d4aee8a7622be4" id="r_ga839e673da8668209a0d4aee8a7622be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga839e673da8668209a0d4aee8a7622be4">FMPI2C_CR1_ANFOFF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga39835b12e5585efe92db0e49e3695b52" id="r_ga39835b12e5585efe92db0e49e3695b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39835b12e5585efe92db0e49e3695b52">FMPI2C_CR1_ANFOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga839e673da8668209a0d4aee8a7622be4">FMPI2C_CR1_ANFOFF_Pos</a>)</td></tr>
<tr class="memitem:ga067b0aecccef35e0139c1995c75fcb4d" id="r_ga067b0aecccef35e0139c1995c75fcb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b0aecccef35e0139c1995c75fcb4d">FMPI2C_CR1_ANFOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39835b12e5585efe92db0e49e3695b52">FMPI2C_CR1_ANFOFF_Msk</a></td></tr>
<tr class="memitem:ga18b059f8544c753e383c724db8af2145" id="r_ga18b059f8544c753e383c724db8af2145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b059f8544c753e383c724db8af2145">FMPI2C_CR1_TXDMAEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga238b7610adfee9f77ce4df202c856970" id="r_ga238b7610adfee9f77ce4df202c856970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238b7610adfee9f77ce4df202c856970">FMPI2C_CR1_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18b059f8544c753e383c724db8af2145">FMPI2C_CR1_TXDMAEN_Pos</a>)</td></tr>
<tr class="memitem:gab782ca617fe34d2e9256870b7ef0be2d" id="r_gab782ca617fe34d2e9256870b7ef0be2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab782ca617fe34d2e9256870b7ef0be2d">FMPI2C_CR1_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga238b7610adfee9f77ce4df202c856970">FMPI2C_CR1_TXDMAEN_Msk</a></td></tr>
<tr class="memitem:gafe67c8f66b1a24a42eb232be0828c01e" id="r_gafe67c8f66b1a24a42eb232be0828c01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe67c8f66b1a24a42eb232be0828c01e">FMPI2C_CR1_RXDMAEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gacfeccec67d683d68a8d5d22e6ae96622" id="r_gacfeccec67d683d68a8d5d22e6ae96622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfeccec67d683d68a8d5d22e6ae96622">FMPI2C_CR1_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe67c8f66b1a24a42eb232be0828c01e">FMPI2C_CR1_RXDMAEN_Pos</a>)</td></tr>
<tr class="memitem:gabcefa3666a5b92075f8a51ebeebc05dc" id="r_gabcefa3666a5b92075f8a51ebeebc05dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcefa3666a5b92075f8a51ebeebc05dc">FMPI2C_CR1_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfeccec67d683d68a8d5d22e6ae96622">FMPI2C_CR1_RXDMAEN_Msk</a></td></tr>
<tr class="memitem:ga16b079faed985e821a1518f4be8bf3f6" id="r_ga16b079faed985e821a1518f4be8bf3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b079faed985e821a1518f4be8bf3f6">FMPI2C_CR1_SBC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gad26a68f5acb537815a1541c06444dee3" id="r_gad26a68f5acb537815a1541c06444dee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad26a68f5acb537815a1541c06444dee3">FMPI2C_CR1_SBC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16b079faed985e821a1518f4be8bf3f6">FMPI2C_CR1_SBC_Pos</a>)</td></tr>
<tr class="memitem:gabbd787f252ea560fbf8b298c78d40814" id="r_gabbd787f252ea560fbf8b298c78d40814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd787f252ea560fbf8b298c78d40814">FMPI2C_CR1_SBC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad26a68f5acb537815a1541c06444dee3">FMPI2C_CR1_SBC_Msk</a></td></tr>
<tr class="memitem:ga0e0b9b31e93b923adedd66ffa081ae3f" id="r_ga0e0b9b31e93b923adedd66ffa081ae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0b9b31e93b923adedd66ffa081ae3f">FMPI2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gab77c618d18ec7fb396bcf6660388445e" id="r_gab77c618d18ec7fb396bcf6660388445e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77c618d18ec7fb396bcf6660388445e">FMPI2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0b9b31e93b923adedd66ffa081ae3f">FMPI2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="memitem:ga5d4324218a7898147d893a707bc7d4f2" id="r_ga5d4324218a7898147d893a707bc7d4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4324218a7898147d893a707bc7d4f2">FMPI2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab77c618d18ec7fb396bcf6660388445e">FMPI2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="memitem:gae8c2094ef1068167d7c8236e280e1bc7" id="r_gae8c2094ef1068167d7c8236e280e1bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c2094ef1068167d7c8236e280e1bc7">FMPI2C_CR1_GCEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga42603cf69c20ee9db6d1a09770252a0c" id="r_ga42603cf69c20ee9db6d1a09770252a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42603cf69c20ee9db6d1a09770252a0c">FMPI2C_CR1_GCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8c2094ef1068167d7c8236e280e1bc7">FMPI2C_CR1_GCEN_Pos</a>)</td></tr>
<tr class="memitem:ga90575734ec19b8c795aa50d0aae759b8" id="r_ga90575734ec19b8c795aa50d0aae759b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90575734ec19b8c795aa50d0aae759b8">FMPI2C_CR1_GCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42603cf69c20ee9db6d1a09770252a0c">FMPI2C_CR1_GCEN_Msk</a></td></tr>
<tr class="memitem:ga3f830faf0fd3ada18032b5ca1a670f66" id="r_ga3f830faf0fd3ada18032b5ca1a670f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f830faf0fd3ada18032b5ca1a670f66">FMPI2C_CR1_SMBHEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaae21e7dc37d972c786a4eb3017cb64f7" id="r_gaae21e7dc37d972c786a4eb3017cb64f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae21e7dc37d972c786a4eb3017cb64f7">FMPI2C_CR1_SMBHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f830faf0fd3ada18032b5ca1a670f66">FMPI2C_CR1_SMBHEN_Pos</a>)</td></tr>
<tr class="memitem:ga03923dd75fb64e0dc414b6ef699826d3" id="r_ga03923dd75fb64e0dc414b6ef699826d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03923dd75fb64e0dc414b6ef699826d3">FMPI2C_CR1_SMBHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae21e7dc37d972c786a4eb3017cb64f7">FMPI2C_CR1_SMBHEN_Msk</a></td></tr>
<tr class="memitem:gac651ca17d022ee5ec452e68de8be6a5b" id="r_gac651ca17d022ee5ec452e68de8be6a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac651ca17d022ee5ec452e68de8be6a5b">FMPI2C_CR1_SMBDEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga9f9d1a6898740603d715b4a5bf6d0993" id="r_ga9f9d1a6898740603d715b4a5bf6d0993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9d1a6898740603d715b4a5bf6d0993">FMPI2C_CR1_SMBDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac651ca17d022ee5ec452e68de8be6a5b">FMPI2C_CR1_SMBDEN_Pos</a>)</td></tr>
<tr class="memitem:ga676b9e5aeab15710df855adaaa2cba70" id="r_ga676b9e5aeab15710df855adaaa2cba70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga676b9e5aeab15710df855adaaa2cba70">FMPI2C_CR1_SMBDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9d1a6898740603d715b4a5bf6d0993">FMPI2C_CR1_SMBDEN_Msk</a></td></tr>
<tr class="memitem:gaf3e9c92e6df5c7f99b47318be133b6ae" id="r_gaf3e9c92e6df5c7f99b47318be133b6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e9c92e6df5c7f99b47318be133b6ae">FMPI2C_CR1_ALERTEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gabf21ba47972acb317b46b163a82827e5" id="r_gabf21ba47972acb317b46b163a82827e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf21ba47972acb317b46b163a82827e5">FMPI2C_CR1_ALERTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e9c92e6df5c7f99b47318be133b6ae">FMPI2C_CR1_ALERTEN_Pos</a>)</td></tr>
<tr class="memitem:gaf7ae38e1d14b467c5776bf97453e0f03" id="r_gaf7ae38e1d14b467c5776bf97453e0f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ae38e1d14b467c5776bf97453e0f03">FMPI2C_CR1_ALERTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf21ba47972acb317b46b163a82827e5">FMPI2C_CR1_ALERTEN_Msk</a></td></tr>
<tr class="memitem:ga9a70c097cd6e4f37309964ee8c2ddaf0" id="r_ga9a70c097cd6e4f37309964ee8c2ddaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a70c097cd6e4f37309964ee8c2ddaf0">FMPI2C_CR1_PECEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:gaddf367426c21460c53e1d7687068b2bb" id="r_gaddf367426c21460c53e1d7687068b2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf367426c21460c53e1d7687068b2bb">FMPI2C_CR1_PECEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a70c097cd6e4f37309964ee8c2ddaf0">FMPI2C_CR1_PECEN_Pos</a>)</td></tr>
<tr class="memitem:gad0c93fc40dec2b4cae8e8e2d0b617646" id="r_gad0c93fc40dec2b4cae8e8e2d0b617646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c93fc40dec2b4cae8e8e2d0b617646">FMPI2C_CR1_PECEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf367426c21460c53e1d7687068b2bb">FMPI2C_CR1_PECEN_Msk</a></td></tr>
<tr class="memitem:ga8156074c288778965137539794a1e0e5" id="r_ga8156074c288778965137539794a1e0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8156074c288778965137539794a1e0e5">FMPI2C_CR1_DFN_Pos</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8da60f7d22c6d5d176540156a7d555e3">FMPI2C_CR1_DNF_Pos</a></td></tr>
<tr class="memitem:ga3670a30a784b3c4c231c7cb31bd8de95" id="r_ga3670a30a784b3c4c231c7cb31bd8de95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3670a30a784b3c4c231c7cb31bd8de95">FMPI2C_CR1_DFN_Msk</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc5abeb321ff2829ddd16a1a3cbf1bb9">FMPI2C_CR1_DNF_Msk</a></td></tr>
<tr class="memitem:gaf8a856f7d491b52229ca70020114dc2c" id="r_gaf8a856f7d491b52229ca70020114dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8a856f7d491b52229ca70020114dc2c">FMPI2C_CR1_DFN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b854bc9b4d773e68ba767cd21d2fc2b">FMPI2C_CR1_DNF</a></td></tr>
<tr class="memitem:gacfd826cce94e8f9b6ea77bef4f4a0d71" id="r_gacfd826cce94e8f9b6ea77bef4f4a0d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd826cce94e8f9b6ea77bef4f4a0d71">FMPI2C_CR2_SADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1c7e723cc4a6067a4969905959538569" id="r_ga1c7e723cc4a6067a4969905959538569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e723cc4a6067a4969905959538569">FMPI2C_CR2_SADD_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacfd826cce94e8f9b6ea77bef4f4a0d71">FMPI2C_CR2_SADD_Pos</a>)</td></tr>
<tr class="memitem:gab94eb64c93bc79221567d0f77fa8cc01" id="r_gab94eb64c93bc79221567d0f77fa8cc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94eb64c93bc79221567d0f77fa8cc01">FMPI2C_CR2_SADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e723cc4a6067a4969905959538569">FMPI2C_CR2_SADD_Msk</a></td></tr>
<tr class="memitem:gadefa760f4415782d9a1a2745fae2d8d1" id="r_gadefa760f4415782d9a1a2745fae2d8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadefa760f4415782d9a1a2745fae2d8d1">FMPI2C_CR2_RD_WRN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaf3162b07f9cba06758f57a4e54feaec2" id="r_gaf3162b07f9cba06758f57a4e54feaec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3162b07f9cba06758f57a4e54feaec2">FMPI2C_CR2_RD_WRN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadefa760f4415782d9a1a2745fae2d8d1">FMPI2C_CR2_RD_WRN_Pos</a>)</td></tr>
<tr class="memitem:ga4f12d1f30a135f257fed9a56c4470a1c" id="r_ga4f12d1f30a135f257fed9a56c4470a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f12d1f30a135f257fed9a56c4470a1c">FMPI2C_CR2_RD_WRN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3162b07f9cba06758f57a4e54feaec2">FMPI2C_CR2_RD_WRN_Msk</a></td></tr>
<tr class="memitem:ga69f8ce8878b3a872a3fdb701f368810d" id="r_ga69f8ce8878b3a872a3fdb701f368810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69f8ce8878b3a872a3fdb701f368810d">FMPI2C_CR2_ADD10_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga2a73ebd903668ee4bfcbbaf2fe9007ab" id="r_ga2a73ebd903668ee4bfcbbaf2fe9007ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a73ebd903668ee4bfcbbaf2fe9007ab">FMPI2C_CR2_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69f8ce8878b3a872a3fdb701f368810d">FMPI2C_CR2_ADD10_Pos</a>)</td></tr>
<tr class="memitem:gaf86d37942129f6c86746fb9a3e1b06a6" id="r_gaf86d37942129f6c86746fb9a3e1b06a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf86d37942129f6c86746fb9a3e1b06a6">FMPI2C_CR2_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a73ebd903668ee4bfcbbaf2fe9007ab">FMPI2C_CR2_ADD10_Msk</a></td></tr>
<tr class="memitem:gacaeb047f71b6656eb6f096308bd03163" id="r_gacaeb047f71b6656eb6f096308bd03163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaeb047f71b6656eb6f096308bd03163">FMPI2C_CR2_HEAD10R_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga083d0f9a89b3346c610d406887b0a151" id="r_ga083d0f9a89b3346c610d406887b0a151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083d0f9a89b3346c610d406887b0a151">FMPI2C_CR2_HEAD10R_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacaeb047f71b6656eb6f096308bd03163">FMPI2C_CR2_HEAD10R_Pos</a>)</td></tr>
<tr class="memitem:gab826a51b6e451d8a35ebc4af9bdecdc1" id="r_gab826a51b6e451d8a35ebc4af9bdecdc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab826a51b6e451d8a35ebc4af9bdecdc1">FMPI2C_CR2_HEAD10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083d0f9a89b3346c610d406887b0a151">FMPI2C_CR2_HEAD10R_Msk</a></td></tr>
<tr class="memitem:ga82a0ae0ffe849340c2b34dfdff2539f6" id="r_ga82a0ae0ffe849340c2b34dfdff2539f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a0ae0ffe849340c2b34dfdff2539f6">FMPI2C_CR2_START_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga478ecb2ee073510fcf15d1ad9b534f95" id="r_ga478ecb2ee073510fcf15d1ad9b534f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ecb2ee073510fcf15d1ad9b534f95">FMPI2C_CR2_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82a0ae0ffe849340c2b34dfdff2539f6">FMPI2C_CR2_START_Pos</a>)</td></tr>
<tr class="memitem:ga97f919b3ce50f0ed216c83424cd3f996" id="r_ga97f919b3ce50f0ed216c83424cd3f996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f919b3ce50f0ed216c83424cd3f996">FMPI2C_CR2_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ecb2ee073510fcf15d1ad9b534f95">FMPI2C_CR2_START_Msk</a></td></tr>
<tr class="memitem:gad4dd04ba86b25b43ff374799ad67782d" id="r_gad4dd04ba86b25b43ff374799ad67782d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4dd04ba86b25b43ff374799ad67782d">FMPI2C_CR2_STOP_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga0d3a5bfb284cfd317e87efacc7b97261" id="r_ga0d3a5bfb284cfd317e87efacc7b97261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3a5bfb284cfd317e87efacc7b97261">FMPI2C_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4dd04ba86b25b43ff374799ad67782d">FMPI2C_CR2_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga5dc90c5fd133449e804c282ab7cf71c2" id="r_ga5dc90c5fd133449e804c282ab7cf71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc90c5fd133449e804c282ab7cf71c2">FMPI2C_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3a5bfb284cfd317e87efacc7b97261">FMPI2C_CR2_STOP_Msk</a></td></tr>
<tr class="memitem:gae44231b76b7de0560b132b650fd2012c" id="r_gae44231b76b7de0560b132b650fd2012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44231b76b7de0560b132b650fd2012c">FMPI2C_CR2_NACK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga089de3c665503438c98b4bee36761d9a" id="r_ga089de3c665503438c98b4bee36761d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089de3c665503438c98b4bee36761d9a">FMPI2C_CR2_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44231b76b7de0560b132b650fd2012c">FMPI2C_CR2_NACK_Pos</a>)</td></tr>
<tr class="memitem:gac2595395db2d8cff85b42c4f268c35c2" id="r_gac2595395db2d8cff85b42c4f268c35c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2595395db2d8cff85b42c4f268c35c2">FMPI2C_CR2_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089de3c665503438c98b4bee36761d9a">FMPI2C_CR2_NACK_Msk</a></td></tr>
<tr class="memitem:ga13c46dcb8fd447cba923764f7a17d569" id="r_ga13c46dcb8fd447cba923764f7a17d569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13c46dcb8fd447cba923764f7a17d569">FMPI2C_CR2_NBYTES_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gaa6c04a055be798151342414dc1d1c331" id="r_gaa6c04a055be798151342414dc1d1c331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c04a055be798151342414dc1d1c331">FMPI2C_CR2_NBYTES_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13c46dcb8fd447cba923764f7a17d569">FMPI2C_CR2_NBYTES_Pos</a>)</td></tr>
<tr class="memitem:ga6814ae88b0db22c2b6f18b17242dbb9e" id="r_ga6814ae88b0db22c2b6f18b17242dbb9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6814ae88b0db22c2b6f18b17242dbb9e">FMPI2C_CR2_NBYTES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c04a055be798151342414dc1d1c331">FMPI2C_CR2_NBYTES_Msk</a></td></tr>
<tr class="memitem:gacf18c8ff068da15d80f224270556616f" id="r_gacf18c8ff068da15d80f224270556616f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf18c8ff068da15d80f224270556616f">FMPI2C_CR2_RELOAD_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga6e2f7fa170c1c467542796043c6a93a9" id="r_ga6e2f7fa170c1c467542796043c6a93a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2f7fa170c1c467542796043c6a93a9">FMPI2C_CR2_RELOAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf18c8ff068da15d80f224270556616f">FMPI2C_CR2_RELOAD_Pos</a>)</td></tr>
<tr class="memitem:ga4e8d5e3dc995c702801e56b92f8ddad8" id="r_ga4e8d5e3dc995c702801e56b92f8ddad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8d5e3dc995c702801e56b92f8ddad8">FMPI2C_CR2_RELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2f7fa170c1c467542796043c6a93a9">FMPI2C_CR2_RELOAD_Msk</a></td></tr>
<tr class="memitem:ga9270b8d1f14001fc5955f5cbb6b4bab4" id="r_ga9270b8d1f14001fc5955f5cbb6b4bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9270b8d1f14001fc5955f5cbb6b4bab4">FMPI2C_CR2_AUTOEND_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga86b5f23e1975a61ce48d3d9071715555" id="r_ga86b5f23e1975a61ce48d3d9071715555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b5f23e1975a61ce48d3d9071715555">FMPI2C_CR2_AUTOEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9270b8d1f14001fc5955f5cbb6b4bab4">FMPI2C_CR2_AUTOEND_Pos</a>)</td></tr>
<tr class="memitem:ga4333cfef358d8fe8bcd46b5c0edf61b2" id="r_ga4333cfef358d8fe8bcd46b5c0edf61b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4333cfef358d8fe8bcd46b5c0edf61b2">FMPI2C_CR2_AUTOEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b5f23e1975a61ce48d3d9071715555">FMPI2C_CR2_AUTOEND_Msk</a></td></tr>
<tr class="memitem:gab7dc54e9299cd0b4d01f9304a307f21b" id="r_gab7dc54e9299cd0b4d01f9304a307f21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7dc54e9299cd0b4d01f9304a307f21b">FMPI2C_CR2_PECBYTE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:gadeb83a8bd3a48dc973876bb3f3f5f386" id="r_gadeb83a8bd3a48dc973876bb3f3f5f386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb83a8bd3a48dc973876bb3f3f5f386">FMPI2C_CR2_PECBYTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7dc54e9299cd0b4d01f9304a307f21b">FMPI2C_CR2_PECBYTE_Pos</a>)</td></tr>
<tr class="memitem:ga38ab070103747df529b237c2747917c7" id="r_ga38ab070103747df529b237c2747917c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ab070103747df529b237c2747917c7">FMPI2C_CR2_PECBYTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb83a8bd3a48dc973876bb3f3f5f386">FMPI2C_CR2_PECBYTE_Msk</a></td></tr>
<tr class="memitem:ga4dbdd13abce119ff7e01f7a65357b201" id="r_ga4dbdd13abce119ff7e01f7a65357b201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dbdd13abce119ff7e01f7a65357b201">FMPI2C_OAR1_OA1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga012d15c137c7da8171234b36df56dd5c" id="r_ga012d15c137c7da8171234b36df56dd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga012d15c137c7da8171234b36df56dd5c">FMPI2C_OAR1_OA1_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dbdd13abce119ff7e01f7a65357b201">FMPI2C_OAR1_OA1_Pos</a>)</td></tr>
<tr class="memitem:ga1272f4b9ea9d875d932a42085b2316e7" id="r_ga1272f4b9ea9d875d932a42085b2316e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1272f4b9ea9d875d932a42085b2316e7">FMPI2C_OAR1_OA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga012d15c137c7da8171234b36df56dd5c">FMPI2C_OAR1_OA1_Msk</a></td></tr>
<tr class="memitem:ga95b83f990e157dc47507e4f85b9c40dd" id="r_ga95b83f990e157dc47507e4f85b9c40dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b83f990e157dc47507e4f85b9c40dd">FMPI2C_OAR1_OA1MODE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaff1160914e7fc8a47491f6631fc8183e" id="r_gaff1160914e7fc8a47491f6631fc8183e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff1160914e7fc8a47491f6631fc8183e">FMPI2C_OAR1_OA1MODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b83f990e157dc47507e4f85b9c40dd">FMPI2C_OAR1_OA1MODE_Pos</a>)</td></tr>
<tr class="memitem:ga3682a4849f36a491bc562fbe77446b74" id="r_ga3682a4849f36a491bc562fbe77446b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3682a4849f36a491bc562fbe77446b74">FMPI2C_OAR1_OA1MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff1160914e7fc8a47491f6631fc8183e">FMPI2C_OAR1_OA1MODE_Msk</a></td></tr>
<tr class="memitem:gab35d9fd54e3e39190732731e1091707b" id="r_gab35d9fd54e3e39190732731e1091707b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35d9fd54e3e39190732731e1091707b">FMPI2C_OAR1_OA1EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gaf4c38efa540be3fc2f48ee993b0d4dba" id="r_gaf4c38efa540be3fc2f48ee993b0d4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c38efa540be3fc2f48ee993b0d4dba">FMPI2C_OAR1_OA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab35d9fd54e3e39190732731e1091707b">FMPI2C_OAR1_OA1EN_Pos</a>)</td></tr>
<tr class="memitem:gaacfe33057fad6c7f46935ce4d75e16b1" id="r_gaacfe33057fad6c7f46935ce4d75e16b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfe33057fad6c7f46935ce4d75e16b1">FMPI2C_OAR1_OA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c38efa540be3fc2f48ee993b0d4dba">FMPI2C_OAR1_OA1EN_Msk</a></td></tr>
<tr class="memitem:ga34220ae72a06b07b40ff2f5a0869dcb9" id="r_ga34220ae72a06b07b40ff2f5a0869dcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34220ae72a06b07b40ff2f5a0869dcb9">FMPI2C_OAR2_OA2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e" id="r_ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e">FMPI2C_OAR2_OA2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34220ae72a06b07b40ff2f5a0869dcb9">FMPI2C_OAR2_OA2_Pos</a>)</td></tr>
<tr class="memitem:ga58beb12b2da966598dc1e56e4c5b79ac" id="r_ga58beb12b2da966598dc1e56e4c5b79ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58beb12b2da966598dc1e56e4c5b79ac">FMPI2C_OAR2_OA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e">FMPI2C_OAR2_OA2_Msk</a></td></tr>
<tr class="memitem:ga55ffc7ff1072bb424502849e4e833e82" id="r_ga55ffc7ff1072bb424502849e4e833e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55ffc7ff1072bb424502849e4e833e82">FMPI2C_OAR2_OA2MSK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaa331cfaa1a3e92f4a33c3037f3684010" id="r_gaa331cfaa1a3e92f4a33c3037f3684010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa331cfaa1a3e92f4a33c3037f3684010">FMPI2C_OAR2_OA2MSK_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55ffc7ff1072bb424502849e4e833e82">FMPI2C_OAR2_OA2MSK_Pos</a>)</td></tr>
<tr class="memitem:gac4a49f2eed820cf71cccbf13b3c1e173" id="r_gac4a49f2eed820cf71cccbf13b3c1e173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a49f2eed820cf71cccbf13b3c1e173">FMPI2C_OAR2_OA2MSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa331cfaa1a3e92f4a33c3037f3684010">FMPI2C_OAR2_OA2MSK_Msk</a></td></tr>
<tr class="memitem:ga85607bd1900761f151b87c59ae1129d8" id="r_ga85607bd1900761f151b87c59ae1129d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85607bd1900761f151b87c59ae1129d8">FMPI2C_OAR2_OA2EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga88918b4520e80158cc607567efca6b98" id="r_ga88918b4520e80158cc607567efca6b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88918b4520e80158cc607567efca6b98">FMPI2C_OAR2_OA2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85607bd1900761f151b87c59ae1129d8">FMPI2C_OAR2_OA2EN_Pos</a>)</td></tr>
<tr class="memitem:ga6784eb712e9d12b2933ec8dce4a8feb1" id="r_ga6784eb712e9d12b2933ec8dce4a8feb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6784eb712e9d12b2933ec8dce4a8feb1">FMPI2C_OAR2_OA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88918b4520e80158cc607567efca6b98">FMPI2C_OAR2_OA2EN_Msk</a></td></tr>
<tr class="memitem:ga9318b11beddc6708ae4151fc33706cd8" id="r_ga9318b11beddc6708ae4151fc33706cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9318b11beddc6708ae4151fc33706cd8">FMPI2C_TIMINGR_SCLL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga04dd6e84ecc77cc8c87045a92a20bcd2" id="r_ga04dd6e84ecc77cc8c87045a92a20bcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04dd6e84ecc77cc8c87045a92a20bcd2">FMPI2C_TIMINGR_SCLL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9318b11beddc6708ae4151fc33706cd8">FMPI2C_TIMINGR_SCLL_Pos</a>)</td></tr>
<tr class="memitem:ga98e18d359ee31ba516293a894e8e1819" id="r_ga98e18d359ee31ba516293a894e8e1819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98e18d359ee31ba516293a894e8e1819">FMPI2C_TIMINGR_SCLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04dd6e84ecc77cc8c87045a92a20bcd2">FMPI2C_TIMINGR_SCLL_Msk</a></td></tr>
<tr class="memitem:ga3dca5187a8b31be45a9242d7f8824dd9" id="r_ga3dca5187a8b31be45a9242d7f8824dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dca5187a8b31be45a9242d7f8824dd9">FMPI2C_TIMINGR_SCLH_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaa9fa9e35aec4882f0e71635123f10929" id="r_gaa9fa9e35aec4882f0e71635123f10929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9fa9e35aec4882f0e71635123f10929">FMPI2C_TIMINGR_SCLH_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dca5187a8b31be45a9242d7f8824dd9">FMPI2C_TIMINGR_SCLH_Pos</a>)</td></tr>
<tr class="memitem:gaaabedf2aae941addf1e0d04a6e1e01fb" id="r_gaaabedf2aae941addf1e0d04a6e1e01fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaabedf2aae941addf1e0d04a6e1e01fb">FMPI2C_TIMINGR_SCLH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9fa9e35aec4882f0e71635123f10929">FMPI2C_TIMINGR_SCLH_Msk</a></td></tr>
<tr class="memitem:ga29ce74f9d54d7c97a5fdee51802f468b" id="r_ga29ce74f9d54d7c97a5fdee51802f468b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29ce74f9d54d7c97a5fdee51802f468b">FMPI2C_TIMINGR_SDADEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga9eea3aeeb0ac86de9d2d74e44cc98122" id="r_ga9eea3aeeb0ac86de9d2d74e44cc98122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eea3aeeb0ac86de9d2d74e44cc98122">FMPI2C_TIMINGR_SDADEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29ce74f9d54d7c97a5fdee51802f468b">FMPI2C_TIMINGR_SDADEL_Pos</a>)</td></tr>
<tr class="memitem:gab6d3654184a1f4d02e46438e84c245a2" id="r_gab6d3654184a1f4d02e46438e84c245a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6d3654184a1f4d02e46438e84c245a2">FMPI2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eea3aeeb0ac86de9d2d74e44cc98122">FMPI2C_TIMINGR_SDADEL_Msk</a></td></tr>
<tr class="memitem:ga8d20c124a9d3732bc52bb0d0a40f902d" id="r_ga8d20c124a9d3732bc52bb0d0a40f902d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d20c124a9d3732bc52bb0d0a40f902d">FMPI2C_TIMINGR_SCLDEL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga1ec5c4fa3a4595b196de4be906ee152b" id="r_ga1ec5c4fa3a4595b196de4be906ee152b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec5c4fa3a4595b196de4be906ee152b">FMPI2C_TIMINGR_SCLDEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d20c124a9d3732bc52bb0d0a40f902d">FMPI2C_TIMINGR_SCLDEL_Pos</a>)</td></tr>
<tr class="memitem:ga55363061e0543a988828e060fba87f52" id="r_ga55363061e0543a988828e060fba87f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55363061e0543a988828e060fba87f52">FMPI2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec5c4fa3a4595b196de4be906ee152b">FMPI2C_TIMINGR_SCLDEL_Msk</a></td></tr>
<tr class="memitem:gad6a5f743c1ca8d744187e94e69654cb3" id="r_gad6a5f743c1ca8d744187e94e69654cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6a5f743c1ca8d744187e94e69654cb3">FMPI2C_TIMINGR_PRESC_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga8e2d0f04bc0483a42b0515bb614c12e3" id="r_ga8e2d0f04bc0483a42b0515bb614c12e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2d0f04bc0483a42b0515bb614c12e3">FMPI2C_TIMINGR_PRESC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6a5f743c1ca8d744187e94e69654cb3">FMPI2C_TIMINGR_PRESC_Pos</a>)</td></tr>
<tr class="memitem:ga5a8af9e5b88854ece8e9b02c4e9d65f8" id="r_ga5a8af9e5b88854ece8e9b02c4e9d65f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8af9e5b88854ece8e9b02c4e9d65f8">FMPI2C_TIMINGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2d0f04bc0483a42b0515bb614c12e3">FMPI2C_TIMINGR_PRESC_Msk</a></td></tr>
<tr class="memitem:ga94d1e3b27a2d97749caad08ac93dd27a" id="r_ga94d1e3b27a2d97749caad08ac93dd27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94d1e3b27a2d97749caad08ac93dd27a">FMPI2C_TIMEOUTR_TIMEOUTA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gadd2d64493b9895f5c498e3f2def6ef6c" id="r_gadd2d64493b9895f5c498e3f2def6ef6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd2d64493b9895f5c498e3f2def6ef6c">FMPI2C_TIMEOUTR_TIMEOUTA_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94d1e3b27a2d97749caad08ac93dd27a">FMPI2C_TIMEOUTR_TIMEOUTA_Pos</a>)</td></tr>
<tr class="memitem:ga76538aba7e8ce6b001363281def3aabd" id="r_ga76538aba7e8ce6b001363281def3aabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76538aba7e8ce6b001363281def3aabd">FMPI2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd2d64493b9895f5c498e3f2def6ef6c">FMPI2C_TIMEOUTR_TIMEOUTA_Msk</a></td></tr>
<tr class="memitem:ga27494d1fcaede6cd478100a26874a3cb" id="r_ga27494d1fcaede6cd478100a26874a3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27494d1fcaede6cd478100a26874a3cb">FMPI2C_TIMEOUTR_TIDLE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gad6ff301102ef037642a483e618935798" id="r_gad6ff301102ef037642a483e618935798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ff301102ef037642a483e618935798">FMPI2C_TIMEOUTR_TIDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27494d1fcaede6cd478100a26874a3cb">FMPI2C_TIMEOUTR_TIDLE_Pos</a>)</td></tr>
<tr class="memitem:ga6693fe94dea75e10713e61946a0f274b" id="r_ga6693fe94dea75e10713e61946a0f274b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6693fe94dea75e10713e61946a0f274b">FMPI2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ff301102ef037642a483e618935798">FMPI2C_TIMEOUTR_TIDLE_Msk</a></td></tr>
<tr class="memitem:ga1995eb8810173d008ec30480f667bbf5" id="r_ga1995eb8810173d008ec30480f667bbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1995eb8810173d008ec30480f667bbf5">FMPI2C_TIMEOUTR_TIMOUTEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga74fc0e5f52d805d1c82152743d9e192c" id="r_ga74fc0e5f52d805d1c82152743d9e192c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74fc0e5f52d805d1c82152743d9e192c">FMPI2C_TIMEOUTR_TIMOUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1995eb8810173d008ec30480f667bbf5">FMPI2C_TIMEOUTR_TIMOUTEN_Pos</a>)</td></tr>
<tr class="memitem:ga3f4bb7d6e7be042b4d099d5259d9ae82" id="r_ga3f4bb7d6e7be042b4d099d5259d9ae82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f4bb7d6e7be042b4d099d5259d9ae82">FMPI2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74fc0e5f52d805d1c82152743d9e192c">FMPI2C_TIMEOUTR_TIMOUTEN_Msk</a></td></tr>
<tr class="memitem:ga774320ed8fe748fe7406e6c97e6e1830" id="r_ga774320ed8fe748fe7406e6c97e6e1830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga774320ed8fe748fe7406e6c97e6e1830">FMPI2C_TIMEOUTR_TIMEOUTB_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga86c49d7d33e308dae306bd95b056312b" id="r_ga86c49d7d33e308dae306bd95b056312b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c49d7d33e308dae306bd95b056312b">FMPI2C_TIMEOUTR_TIMEOUTB_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga774320ed8fe748fe7406e6c97e6e1830">FMPI2C_TIMEOUTR_TIMEOUTB_Pos</a>)</td></tr>
<tr class="memitem:gafc282b70d313ee7c6f28e500e2fb6107" id="r_gafc282b70d313ee7c6f28e500e2fb6107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc282b70d313ee7c6f28e500e2fb6107">FMPI2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86c49d7d33e308dae306bd95b056312b">FMPI2C_TIMEOUTR_TIMEOUTB_Msk</a></td></tr>
<tr class="memitem:ga0524c4f7dc69ca0a1d5eb30061a91f77" id="r_ga0524c4f7dc69ca0a1d5eb30061a91f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0524c4f7dc69ca0a1d5eb30061a91f77">FMPI2C_TIMEOUTR_TEXTEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga404c33b4da5e47004719d2a86dbad6b1" id="r_ga404c33b4da5e47004719d2a86dbad6b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404c33b4da5e47004719d2a86dbad6b1">FMPI2C_TIMEOUTR_TEXTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0524c4f7dc69ca0a1d5eb30061a91f77">FMPI2C_TIMEOUTR_TEXTEN_Pos</a>)</td></tr>
<tr class="memitem:ga2e7a38484856a35f2009098b306de618" id="r_ga2e7a38484856a35f2009098b306de618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7a38484856a35f2009098b306de618">FMPI2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga404c33b4da5e47004719d2a86dbad6b1">FMPI2C_TIMEOUTR_TEXTEN_Msk</a></td></tr>
<tr class="memitem:ga8dc0a7d154981e1d2fe69b2fb3554dec" id="r_ga8dc0a7d154981e1d2fe69b2fb3554dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc0a7d154981e1d2fe69b2fb3554dec">FMPI2C_ISR_TXE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga804046c8e10c8458d35a1d8143029958" id="r_ga804046c8e10c8458d35a1d8143029958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804046c8e10c8458d35a1d8143029958">FMPI2C_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc0a7d154981e1d2fe69b2fb3554dec">FMPI2C_ISR_TXE_Pos</a>)</td></tr>
<tr class="memitem:ga58cbee59a489a0cbc273dab605206cbf" id="r_ga58cbee59a489a0cbc273dab605206cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58cbee59a489a0cbc273dab605206cbf">FMPI2C_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804046c8e10c8458d35a1d8143029958">FMPI2C_ISR_TXE_Msk</a></td></tr>
<tr class="memitem:ga527cac418a7e7a5fc188c94faa748d68" id="r_ga527cac418a7e7a5fc188c94faa748d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527cac418a7e7a5fc188c94faa748d68">FMPI2C_ISR_TXIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga573897acf59c6658b103942e5154b68e" id="r_ga573897acf59c6658b103942e5154b68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga573897acf59c6658b103942e5154b68e">FMPI2C_ISR_TXIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga527cac418a7e7a5fc188c94faa748d68">FMPI2C_ISR_TXIS_Pos</a>)</td></tr>
<tr class="memitem:ga1b31e65661cc846c551c0d488d6aa689" id="r_ga1b31e65661cc846c551c0d488d6aa689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b31e65661cc846c551c0d488d6aa689">FMPI2C_ISR_TXIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga573897acf59c6658b103942e5154b68e">FMPI2C_ISR_TXIS_Msk</a></td></tr>
<tr class="memitem:ga6ade6524d4a0e942629d907100991631" id="r_ga6ade6524d4a0e942629d907100991631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ade6524d4a0e942629d907100991631">FMPI2C_ISR_RXNE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaee7748efab39b5be743e3a518a89d359" id="r_gaee7748efab39b5be743e3a518a89d359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7748efab39b5be743e3a518a89d359">FMPI2C_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ade6524d4a0e942629d907100991631">FMPI2C_ISR_RXNE_Pos</a>)</td></tr>
<tr class="memitem:gab34eb8cb9bfa45b6c2cc118cd511aa1d" id="r_gab34eb8cb9bfa45b6c2cc118cd511aa1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab34eb8cb9bfa45b6c2cc118cd511aa1d">FMPI2C_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee7748efab39b5be743e3a518a89d359">FMPI2C_ISR_RXNE_Msk</a></td></tr>
<tr class="memitem:gaef8f772d58b4a4ac19d682009953a1c6" id="r_gaef8f772d58b4a4ac19d682009953a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8f772d58b4a4ac19d682009953a1c6">FMPI2C_ISR_ADDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga3166cf5e6550526e10820e01d2d4874e" id="r_ga3166cf5e6550526e10820e01d2d4874e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3166cf5e6550526e10820e01d2d4874e">FMPI2C_ISR_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef8f772d58b4a4ac19d682009953a1c6">FMPI2C_ISR_ADDR_Pos</a>)</td></tr>
<tr class="memitem:ga474a4e5a343c32d60ad15a7411667788" id="r_ga474a4e5a343c32d60ad15a7411667788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga474a4e5a343c32d60ad15a7411667788">FMPI2C_ISR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3166cf5e6550526e10820e01d2d4874e">FMPI2C_ISR_ADDR_Msk</a></td></tr>
<tr class="memitem:gaee6b1eb994c2a555c71795956c811168" id="r_gaee6b1eb994c2a555c71795956c811168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6b1eb994c2a555c71795956c811168">FMPI2C_ISR_NACKF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga2ad8bda891c666f97d34b4fdbdb5bba6" id="r_ga2ad8bda891c666f97d34b4fdbdb5bba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad8bda891c666f97d34b4fdbdb5bba6">FMPI2C_ISR_NACKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee6b1eb994c2a555c71795956c811168">FMPI2C_ISR_NACKF_Pos</a>)</td></tr>
<tr class="memitem:gafa2a3ee43c23331ce72ef579641c5ee6" id="r_gafa2a3ee43c23331ce72ef579641c5ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a3ee43c23331ce72ef579641c5ee6">FMPI2C_ISR_NACKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad8bda891c666f97d34b4fdbdb5bba6">FMPI2C_ISR_NACKF_Msk</a></td></tr>
<tr class="memitem:ga6db3d20a330366a24f5db69da922c600" id="r_ga6db3d20a330366a24f5db69da922c600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db3d20a330366a24f5db69da922c600">FMPI2C_ISR_STOPF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3b1c026f4dd61b699e783d1d6ef56822" id="r_ga3b1c026f4dd61b699e783d1d6ef56822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1c026f4dd61b699e783d1d6ef56822">FMPI2C_ISR_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6db3d20a330366a24f5db69da922c600">FMPI2C_ISR_STOPF_Pos</a>)</td></tr>
<tr class="memitem:gad4f496efeee126c6e67db214497aa0a6" id="r_gad4f496efeee126c6e67db214497aa0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f496efeee126c6e67db214497aa0a6">FMPI2C_ISR_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1c026f4dd61b699e783d1d6ef56822">FMPI2C_ISR_STOPF_Msk</a></td></tr>
<tr class="memitem:ga90f6c01272cb1280c086d574feee2109" id="r_ga90f6c01272cb1280c086d574feee2109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f6c01272cb1280c086d574feee2109">FMPI2C_ISR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaaa2dd49f38e140c81170f4e6fca02fcb" id="r_gaaa2dd49f38e140c81170f4e6fca02fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2dd49f38e140c81170f4e6fca02fcb">FMPI2C_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90f6c01272cb1280c086d574feee2109">FMPI2C_ISR_TC_Pos</a>)</td></tr>
<tr class="memitem:ga19277a061b0efb4f97ad2fc926ddb980" id="r_ga19277a061b0efb4f97ad2fc926ddb980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19277a061b0efb4f97ad2fc926ddb980">FMPI2C_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2dd49f38e140c81170f4e6fca02fcb">FMPI2C_ISR_TC_Msk</a></td></tr>
<tr class="memitem:ga4ad24bec5aaa92da4c6f76dd07e09662" id="r_ga4ad24bec5aaa92da4c6f76dd07e09662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad24bec5aaa92da4c6f76dd07e09662">FMPI2C_ISR_TCR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga577cae1072b6d055e42638c63fceba5b" id="r_ga577cae1072b6d055e42638c63fceba5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577cae1072b6d055e42638c63fceba5b">FMPI2C_ISR_TCR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad24bec5aaa92da4c6f76dd07e09662">FMPI2C_ISR_TCR_Pos</a>)</td></tr>
<tr class="memitem:ga647069988dc38a9fb63eea9a1bcea58d" id="r_ga647069988dc38a9fb63eea9a1bcea58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647069988dc38a9fb63eea9a1bcea58d">FMPI2C_ISR_TCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga577cae1072b6d055e42638c63fceba5b">FMPI2C_ISR_TCR_Msk</a></td></tr>
<tr class="memitem:gabb62619895eec42eb2815bbbaf53367a" id="r_gabb62619895eec42eb2815bbbaf53367a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb62619895eec42eb2815bbbaf53367a">FMPI2C_ISR_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga46e6f43ae485aad83b366982e91821db" id="r_ga46e6f43ae485aad83b366982e91821db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e6f43ae485aad83b366982e91821db">FMPI2C_ISR_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb62619895eec42eb2815bbbaf53367a">FMPI2C_ISR_BERR_Pos</a>)</td></tr>
<tr class="memitem:ga24be9d7a81eda326ba69feff7d4723a7" id="r_ga24be9d7a81eda326ba69feff7d4723a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24be9d7a81eda326ba69feff7d4723a7">FMPI2C_ISR_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e6f43ae485aad83b366982e91821db">FMPI2C_ISR_BERR_Msk</a></td></tr>
<tr class="memitem:ga3b808e54f350ed5b2fce925dbee5eb13" id="r_ga3b808e54f350ed5b2fce925dbee5eb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b808e54f350ed5b2fce925dbee5eb13">FMPI2C_ISR_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga5e9149373723724d83097c856a5c553e" id="r_ga5e9149373723724d83097c856a5c553e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9149373723724d83097c856a5c553e">FMPI2C_ISR_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b808e54f350ed5b2fce925dbee5eb13">FMPI2C_ISR_ARLO_Pos</a>)</td></tr>
<tr class="memitem:ga6244bfbada699d6d6ec8625849626723" id="r_ga6244bfbada699d6d6ec8625849626723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6244bfbada699d6d6ec8625849626723">FMPI2C_ISR_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9149373723724d83097c856a5c553e">FMPI2C_ISR_ARLO_Msk</a></td></tr>
<tr class="memitem:gaa767ebfc084c87d07bd103f7d16b7af2" id="r_gaa767ebfc084c87d07bd103f7d16b7af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa767ebfc084c87d07bd103f7d16b7af2">FMPI2C_ISR_OVR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga190d1eb3fe52c59e2e5dfd71957cce9e" id="r_ga190d1eb3fe52c59e2e5dfd71957cce9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga190d1eb3fe52c59e2e5dfd71957cce9e">FMPI2C_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa767ebfc084c87d07bd103f7d16b7af2">FMPI2C_ISR_OVR_Pos</a>)</td></tr>
<tr class="memitem:ga2f3a4d094615dda254666163a757c130" id="r_ga2f3a4d094615dda254666163a757c130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3a4d094615dda254666163a757c130">FMPI2C_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga190d1eb3fe52c59e2e5dfd71957cce9e">FMPI2C_ISR_OVR_Msk</a></td></tr>
<tr class="memitem:ga1228def1f25b659673fde0706785f130" id="r_ga1228def1f25b659673fde0706785f130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1228def1f25b659673fde0706785f130">FMPI2C_ISR_PECERR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga2f112671c56c382dd0f82f855997821a" id="r_ga2f112671c56c382dd0f82f855997821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f112671c56c382dd0f82f855997821a">FMPI2C_ISR_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1228def1f25b659673fde0706785f130">FMPI2C_ISR_PECERR_Pos</a>)</td></tr>
<tr class="memitem:ga5fe8fd1e03167588aac5c90bc8ba14fd" id="r_ga5fe8fd1e03167588aac5c90bc8ba14fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe8fd1e03167588aac5c90bc8ba14fd">FMPI2C_ISR_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f112671c56c382dd0f82f855997821a">FMPI2C_ISR_PECERR_Msk</a></td></tr>
<tr class="memitem:ga9b42f95ffbbe1341e841576bd8bcec8a" id="r_ga9b42f95ffbbe1341e841576bd8bcec8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b42f95ffbbe1341e841576bd8bcec8a">FMPI2C_ISR_TIMEOUT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga9b3c77663ec3aff65b00c3b0c51651f2" id="r_ga9b3c77663ec3aff65b00c3b0c51651f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b3c77663ec3aff65b00c3b0c51651f2">FMPI2C_ISR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b42f95ffbbe1341e841576bd8bcec8a">FMPI2C_ISR_TIMEOUT_Pos</a>)</td></tr>
<tr class="memitem:ga49a48fd52690f7bfbc6f234c63434f26" id="r_ga49a48fd52690f7bfbc6f234c63434f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a48fd52690f7bfbc6f234c63434f26">FMPI2C_ISR_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b3c77663ec3aff65b00c3b0c51651f2">FMPI2C_ISR_TIMEOUT_Msk</a></td></tr>
<tr class="memitem:ga1a8c7c68a151b7d552db61d6aaec4683" id="r_ga1a8c7c68a151b7d552db61d6aaec4683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8c7c68a151b7d552db61d6aaec4683">FMPI2C_ISR_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga7dc5c44fbf6042a6b807878219f1e157" id="r_ga7dc5c44fbf6042a6b807878219f1e157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5c44fbf6042a6b807878219f1e157">FMPI2C_ISR_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8c7c68a151b7d552db61d6aaec4683">FMPI2C_ISR_ALERT_Pos</a>)</td></tr>
<tr class="memitem:gaea37cd15425d2cced2c902571d435b15" id="r_gaea37cd15425d2cced2c902571d435b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea37cd15425d2cced2c902571d435b15">FMPI2C_ISR_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5c44fbf6042a6b807878219f1e157">FMPI2C_ISR_ALERT_Msk</a></td></tr>
<tr class="memitem:ga05fb45cd6340c1b0b85a5aa3bb24d421" id="r_ga05fb45cd6340c1b0b85a5aa3bb24d421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05fb45cd6340c1b0b85a5aa3bb24d421">FMPI2C_ISR_BUSY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gabe6393c09f768ccee84999542c047523" id="r_gabe6393c09f768ccee84999542c047523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe6393c09f768ccee84999542c047523">FMPI2C_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05fb45cd6340c1b0b85a5aa3bb24d421">FMPI2C_ISR_BUSY_Pos</a>)</td></tr>
<tr class="memitem:ga6490718615f11dce75d48b7bcc825661" id="r_ga6490718615f11dce75d48b7bcc825661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6490718615f11dce75d48b7bcc825661">FMPI2C_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe6393c09f768ccee84999542c047523">FMPI2C_ISR_BUSY_Msk</a></td></tr>
<tr class="memitem:gaea0cb50336eb9597a8016209f709efd5" id="r_gaea0cb50336eb9597a8016209f709efd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0cb50336eb9597a8016209f709efd5">FMPI2C_ISR_DIR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga5aa55bd80032cc8199f5e759c643d785" id="r_ga5aa55bd80032cc8199f5e759c643d785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa55bd80032cc8199f5e759c643d785">FMPI2C_ISR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea0cb50336eb9597a8016209f709efd5">FMPI2C_ISR_DIR_Pos</a>)</td></tr>
<tr class="memitem:ga9d5dc4fe4425f7740bf8b79f25ca31da" id="r_ga9d5dc4fe4425f7740bf8b79f25ca31da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5dc4fe4425f7740bf8b79f25ca31da">FMPI2C_ISR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa55bd80032cc8199f5e759c643d785">FMPI2C_ISR_DIR_Msk</a></td></tr>
<tr class="memitem:ga39b256b9a2d50777df5a100c44d3663b" id="r_ga39b256b9a2d50777df5a100c44d3663b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b256b9a2d50777df5a100c44d3663b">FMPI2C_ISR_ADDCODE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga07d652c504b21f34430ebe4e70847501" id="r_ga07d652c504b21f34430ebe4e70847501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d652c504b21f34430ebe4e70847501">FMPI2C_ISR_ADDCODE_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b256b9a2d50777df5a100c44d3663b">FMPI2C_ISR_ADDCODE_Pos</a>)</td></tr>
<tr class="memitem:gad70746b97fcbe84205ef02464a284f25" id="r_gad70746b97fcbe84205ef02464a284f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70746b97fcbe84205ef02464a284f25">FMPI2C_ISR_ADDCODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07d652c504b21f34430ebe4e70847501">FMPI2C_ISR_ADDCODE_Msk</a></td></tr>
<tr class="memitem:gaf000998cf922b17ffc2bb016d9bf55aa" id="r_gaf000998cf922b17ffc2bb016d9bf55aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf000998cf922b17ffc2bb016d9bf55aa">FMPI2C_ICR_ADDRCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gaef0869015824e9d55878aa7420597386" id="r_gaef0869015824e9d55878aa7420597386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0869015824e9d55878aa7420597386">FMPI2C_ICR_ADDRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf000998cf922b17ffc2bb016d9bf55aa">FMPI2C_ICR_ADDRCF_Pos</a>)</td></tr>
<tr class="memitem:ga7d75d7784ca33ee8753462500f1187f9" id="r_ga7d75d7784ca33ee8753462500f1187f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d75d7784ca33ee8753462500f1187f9">FMPI2C_ICR_ADDRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0869015824e9d55878aa7420597386">FMPI2C_ICR_ADDRCF_Msk</a></td></tr>
<tr class="memitem:ga0586135ef6ca0783792ed53a50a014d7" id="r_ga0586135ef6ca0783792ed53a50a014d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0586135ef6ca0783792ed53a50a014d7">FMPI2C_ICR_NACKCF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gac046ad672085546f0034fb2693621a2a" id="r_gac046ad672085546f0034fb2693621a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac046ad672085546f0034fb2693621a2a">FMPI2C_ICR_NACKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0586135ef6ca0783792ed53a50a014d7">FMPI2C_ICR_NACKCF_Pos</a>)</td></tr>
<tr class="memitem:gac70a63f9b671eee7e3a81686c1f5ed68" id="r_gac70a63f9b671eee7e3a81686c1f5ed68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac70a63f9b671eee7e3a81686c1f5ed68">FMPI2C_ICR_NACKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac046ad672085546f0034fb2693621a2a">FMPI2C_ICR_NACKCF_Msk</a></td></tr>
<tr class="memitem:ga729f6a9786aca07d78e8908ec5a2e39c" id="r_ga729f6a9786aca07d78e8908ec5a2e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f6a9786aca07d78e8908ec5a2e39c">FMPI2C_ICR_STOPCF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga19bd15d44cfa7295b94b38924b0fa9b3" id="r_ga19bd15d44cfa7295b94b38924b0fa9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19bd15d44cfa7295b94b38924b0fa9b3">FMPI2C_ICR_STOPCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga729f6a9786aca07d78e8908ec5a2e39c">FMPI2C_ICR_STOPCF_Pos</a>)</td></tr>
<tr class="memitem:gabe2cd91e854126ce4c5daffbc5b2095b" id="r_gabe2cd91e854126ce4c5daffbc5b2095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe2cd91e854126ce4c5daffbc5b2095b">FMPI2C_ICR_STOPCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19bd15d44cfa7295b94b38924b0fa9b3">FMPI2C_ICR_STOPCF_Msk</a></td></tr>
<tr class="memitem:ga7082956323ecb0dd1ca3b979f4a0ee5a" id="r_ga7082956323ecb0dd1ca3b979f4a0ee5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082956323ecb0dd1ca3b979f4a0ee5a">FMPI2C_ICR_BERRCF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga912cec7eebd7bf2f902fd580bf0ea78d" id="r_ga912cec7eebd7bf2f902fd580bf0ea78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga912cec7eebd7bf2f902fd580bf0ea78d">FMPI2C_ICR_BERRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7082956323ecb0dd1ca3b979f4a0ee5a">FMPI2C_ICR_BERRCF_Pos</a>)</td></tr>
<tr class="memitem:ga115c3441a24e8abfc333481a059e138d" id="r_ga115c3441a24e8abfc333481a059e138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga115c3441a24e8abfc333481a059e138d">FMPI2C_ICR_BERRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga912cec7eebd7bf2f902fd580bf0ea78d">FMPI2C_ICR_BERRCF_Msk</a></td></tr>
<tr class="memitem:gabc0db50a4f326a7799cf37d803c715a9" id="r_gabc0db50a4f326a7799cf37d803c715a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc0db50a4f326a7799cf37d803c715a9">FMPI2C_ICR_ARLOCF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaae7bb5bed707cee19d1b3acf865c4e92" id="r_gaae7bb5bed707cee19d1b3acf865c4e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7bb5bed707cee19d1b3acf865c4e92">FMPI2C_ICR_ARLOCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc0db50a4f326a7799cf37d803c715a9">FMPI2C_ICR_ARLOCF_Pos</a>)</td></tr>
<tr class="memitem:gadd72fb4af92c373f7ddb58e5a2ccbd63" id="r_gadd72fb4af92c373f7ddb58e5a2ccbd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd72fb4af92c373f7ddb58e5a2ccbd63">FMPI2C_ICR_ARLOCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7bb5bed707cee19d1b3acf865c4e92">FMPI2C_ICR_ARLOCF_Msk</a></td></tr>
<tr class="memitem:ga06c350fdfc9642351bd7c92eb6fe53fd" id="r_ga06c350fdfc9642351bd7c92eb6fe53fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c350fdfc9642351bd7c92eb6fe53fd">FMPI2C_ICR_OVRCF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga9f2604ab920d38dccb2ba8f8b42e3c6e" id="r_ga9f2604ab920d38dccb2ba8f8b42e3c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2604ab920d38dccb2ba8f8b42e3c6e">FMPI2C_ICR_OVRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06c350fdfc9642351bd7c92eb6fe53fd">FMPI2C_ICR_OVRCF_Pos</a>)</td></tr>
<tr class="memitem:ga3c2df4733ce39bdc36fc48b27401ab26" id="r_ga3c2df4733ce39bdc36fc48b27401ab26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2df4733ce39bdc36fc48b27401ab26">FMPI2C_ICR_OVRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2604ab920d38dccb2ba8f8b42e3c6e">FMPI2C_ICR_OVRCF_Msk</a></td></tr>
<tr class="memitem:gacf4935959bacd68bbca21a227bae032a" id="r_gacf4935959bacd68bbca21a227bae032a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf4935959bacd68bbca21a227bae032a">FMPI2C_ICR_PECCF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga7ebcae8bf1f25568ee9542a7b110ecd1" id="r_ga7ebcae8bf1f25568ee9542a7b110ecd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebcae8bf1f25568ee9542a7b110ecd1">FMPI2C_ICR_PECCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf4935959bacd68bbca21a227bae032a">FMPI2C_ICR_PECCF_Pos</a>)</td></tr>
<tr class="memitem:gad5c54f382efd5e4ea12773b5039f0a02" id="r_gad5c54f382efd5e4ea12773b5039f0a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5c54f382efd5e4ea12773b5039f0a02">FMPI2C_ICR_PECCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebcae8bf1f25568ee9542a7b110ecd1">FMPI2C_ICR_PECCF_Msk</a></td></tr>
<tr class="memitem:ga0fea70713e769efd3f88143e81f0bedb" id="r_ga0fea70713e769efd3f88143e81f0bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fea70713e769efd3f88143e81f0bedb">FMPI2C_ICR_TIMOUTCF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga583d0eebb5117f35d762b1112a191a3b" id="r_ga583d0eebb5117f35d762b1112a191a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga583d0eebb5117f35d762b1112a191a3b">FMPI2C_ICR_TIMOUTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fea70713e769efd3f88143e81f0bedb">FMPI2C_ICR_TIMOUTCF_Pos</a>)</td></tr>
<tr class="memitem:gab2f4151575ac8db2ae9a2c7c9b9fc0c9" id="r_gab2f4151575ac8db2ae9a2c7c9b9fc0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2f4151575ac8db2ae9a2c7c9b9fc0c9">FMPI2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga583d0eebb5117f35d762b1112a191a3b">FMPI2C_ICR_TIMOUTCF_Msk</a></td></tr>
<tr class="memitem:gadc7453e5dbc74ce802682dc335ad8c04" id="r_gadc7453e5dbc74ce802682dc335ad8c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc7453e5dbc74ce802682dc335ad8c04">FMPI2C_ICR_ALERTCF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga13a928dfa752253e3e703452d4a083c5" id="r_ga13a928dfa752253e3e703452d4a083c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a928dfa752253e3e703452d4a083c5">FMPI2C_ICR_ALERTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc7453e5dbc74ce802682dc335ad8c04">FMPI2C_ICR_ALERTCF_Pos</a>)</td></tr>
<tr class="memitem:ga01679a81bc0aafcd4ad3bb9b6a085ed1" id="r_ga01679a81bc0aafcd4ad3bb9b6a085ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01679a81bc0aafcd4ad3bb9b6a085ed1">FMPI2C_ICR_ALERTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13a928dfa752253e3e703452d4a083c5">FMPI2C_ICR_ALERTCF_Msk</a></td></tr>
<tr class="memitem:gaac970aded8a4c9db617e7821cf41c892" id="r_gaac970aded8a4c9db617e7821cf41c892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac970aded8a4c9db617e7821cf41c892">FMPI2C_PECR_PEC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4620cc60dbb38286114dd1c6862fcc35" id="r_ga4620cc60dbb38286114dd1c6862fcc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4620cc60dbb38286114dd1c6862fcc35">FMPI2C_PECR_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac970aded8a4c9db617e7821cf41c892">FMPI2C_PECR_PEC_Pos</a>)</td></tr>
<tr class="memitem:gaab81b7c7087a8dfca904ec1e09aeacd1" id="r_gaab81b7c7087a8dfca904ec1e09aeacd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab81b7c7087a8dfca904ec1e09aeacd1">FMPI2C_PECR_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4620cc60dbb38286114dd1c6862fcc35">FMPI2C_PECR_PEC_Msk</a></td></tr>
<tr class="memitem:ga0b516fae5233aa23f586a494967fa294" id="r_ga0b516fae5233aa23f586a494967fa294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b516fae5233aa23f586a494967fa294">FMPI2C_RXDR_RXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2017eb237ed6e18b5ba3683d25c25d60" id="r_ga2017eb237ed6e18b5ba3683d25c25d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2017eb237ed6e18b5ba3683d25c25d60">FMPI2C_RXDR_RXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b516fae5233aa23f586a494967fa294">FMPI2C_RXDR_RXDATA_Pos</a>)</td></tr>
<tr class="memitem:ga15c2bc43e3a2fa00772bbd2aa5b61798" id="r_ga15c2bc43e3a2fa00772bbd2aa5b61798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c2bc43e3a2fa00772bbd2aa5b61798">FMPI2C_RXDR_RXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2017eb237ed6e18b5ba3683d25c25d60">FMPI2C_RXDR_RXDATA_Msk</a></td></tr>
<tr class="memitem:ga844ac599b7f65a0c21d5a093c876efc2" id="r_ga844ac599b7f65a0c21d5a093c876efc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844ac599b7f65a0c21d5a093c876efc2">FMPI2C_TXDR_TXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga07acbb4b5e8252f9643794ef9b508c2f" id="r_ga07acbb4b5e8252f9643794ef9b508c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07acbb4b5e8252f9643794ef9b508c2f">FMPI2C_TXDR_TXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga844ac599b7f65a0c21d5a093c876efc2">FMPI2C_TXDR_TXDATA_Pos</a>)</td></tr>
<tr class="memitem:ga5bc1869239a92498c5a0822f5f8bee17" id="r_ga5bc1869239a92498c5a0822f5f8bee17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc1869239a92498c5a0822f5f8bee17">FMPI2C_TXDR_TXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07acbb4b5e8252f9643794ef9b508c2f">FMPI2C_TXDR_TXDATA_Msk</a></td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c" id="r_ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e" id="r_ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>)</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2" id="r_ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7" id="r_ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff" id="r_ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090" id="r_ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76" id="r_ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e" id="r_gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9" id="r_ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618" id="r_ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12" id="r_ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>)</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033" id="r_ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1" id="r_ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96" id="r_ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>)</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554" id="r_ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec" id="r_ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28" id="r_gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>)</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232" id="r_gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="memitem:gaeff985ca572b03cb2b8fb57d72f04163" id="r_gaeff985ca572b03cb2b8fb57d72f04163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163">PWR_CR_LPDS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga15a3e5d29f5816a97918b938fe9882d8" id="r_ga15a3e5d29f5816a97918b938fe9882d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163">PWR_CR_LPDS_Pos</a>)</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66" id="r_ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e" id="r_gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05" id="r_gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>)</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115" id="r_ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f" id="r_ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a" id="r_ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>)</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7" id="r_ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09" id="r_ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912" id="r_ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>)</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a" id="r_gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3" id="r_gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad" id="r_ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>)</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5" id="r_ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef" id="r_ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7" id="r_ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435" id="r_gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e" id="r_gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623" id="r_gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52" id="r_ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216" id="r_gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818" id="r_ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e" id="r_ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174" id="r_ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;0x00000060U</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85" id="r_ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2" id="r_ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf" id="r_gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b" id="r_ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e" id="r_gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8" id="r_gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>)</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718" id="r_gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="memitem:gaa7d09308d258629a5feea487cf8746c3" id="r_gaa7d09308d258629a5feea487cf8746c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga86e13d0b0eb3f05a11893752cc372677" id="r_ga86e13d0b0eb3f05a11893752cc372677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677">PWR_CR_FPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d09308d258629a5feea487cf8746c3">PWR_CR_FPDS_Pos</a>)</td></tr>
<tr class="memitem:gafc01f8b6d4bd0294f745fde6d8e57002" id="r_gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677">PWR_CR_FPDS_Msk</a></td></tr>
<tr class="memitem:ga665e37f571f0a5dd7094f451bb9392b3" id="r_ga665e37f571f0a5dd7094f451bb9392b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga9da4ac8ebb5a8e8b25549c976b19846d" id="r_ga9da4ac8ebb5a8e8b25549c976b19846d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d">PWR_CR_LPLVDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga665e37f571f0a5dd7094f451bb9392b3">PWR_CR_LPLVDS_Pos</a>)</td></tr>
<tr class="memitem:ga6e37ea5ff0bd06d0d5aa7b2f15d63495" id="r_ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d">PWR_CR_LPLVDS_Msk</a></td></tr>
<tr class="memitem:gaa659a4863e33eb0e499271d37854b22a" id="r_gaa659a4863e33eb0e499271d37854b22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga6262d1ec4de8436a758f687a031d5b2a" id="r_ga6262d1ec4de8436a758f687a031d5b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a">PWR_CR_MRLVDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa659a4863e33eb0e499271d37854b22a">PWR_CR_MRLVDS_Pos</a>)</td></tr>
<tr class="memitem:ga40e8c390899e9e836f1c52d90b64488d" id="r_ga40e8c390899e9e836f1c52d90b64488d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a">PWR_CR_MRLVDS_Msk</a></td></tr>
<tr class="memitem:gac27d9db3ed85c5fe64b7e68a32feceb7" id="r_gac27d9db3ed85c5fe64b7e68a32feceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27d9db3ed85c5fe64b7e68a32feceb7">PWR_CR_ADCDC1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga2b4f121622dfe445dd8c6951207f2ebf" id="r_ga2b4f121622dfe445dd8c6951207f2ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf">PWR_CR_ADCDC1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac27d9db3ed85c5fe64b7e68a32feceb7">PWR_CR_ADCDC1_Pos</a>)</td></tr>
<tr class="memitem:ga977b89f2739e32b704194a6995d3d33d" id="r_ga977b89f2739e32b704194a6995d3d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d">PWR_CR_ADCDC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf">PWR_CR_ADCDC1_Msk</a></td></tr>
<tr class="memitem:ga2f4f27bd20dad692917746ce1f184d28" id="r_ga2f4f27bd20dad692917746ce1f184d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga3e94ecdd78a53924cc35417d24fc974a" id="r_ga3e94ecdd78a53924cc35417d24fc974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>)</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030" id="r_gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a></td></tr>
<tr class="memitem:ga27b4e08a8936aa9828c5d683fde2fb59" id="r_ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memitem:gac3093c26b256c965cebec3b2e388a3b4" id="r_gac3093c26b256c965cebec3b2e388a3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memitem:ga7a4dd962d29e9c62931ffda58f269166" id="r_ga7a4dd962d29e9c62931ffda58f269166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4dd962d29e9c62931ffda58f269166">PWR_CR_FMSSR_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gaf5920e72e4b2106ae4b1b25388823ce3" id="r_gaf5920e72e4b2106ae4b1b25388823ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5920e72e4b2106ae4b1b25388823ce3">PWR_CR_FMSSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4dd962d29e9c62931ffda58f269166">PWR_CR_FMSSR_Pos</a>)</td></tr>
<tr class="memitem:ga7a4454070b891307e331c97d342e35db" id="r_ga7a4454070b891307e331c97d342e35db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4454070b891307e331c97d342e35db">PWR_CR_FMSSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5920e72e4b2106ae4b1b25388823ce3">PWR_CR_FMSSR_Msk</a></td></tr>
<tr class="memitem:ga3f6f83c7a63cd6851a74b179ebe64b1f" id="r_ga3f6f83c7a63cd6851a74b179ebe64b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f6f83c7a63cd6851a74b179ebe64b1f">PWR_CR_FISSR_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gabe2d045025d8bce2d3719720355fcfb6" id="r_gabe2d045025d8bce2d3719720355fcfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d045025d8bce2d3719720355fcfb6">PWR_CR_FISSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f6f83c7a63cd6851a74b179ebe64b1f">PWR_CR_FISSR_Pos</a>)</td></tr>
<tr class="memitem:ga36967ef7baeaedfc30f125092ee59b30" id="r_ga36967ef7baeaedfc30f125092ee59b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36967ef7baeaedfc30f125092ee59b30">PWR_CR_FISSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d045025d8bce2d3719720355fcfb6">PWR_CR_FISSR_Msk</a></td></tr>
<tr class="memitem:ga56b78f2f76a841d2e8ddd56299b8d3e2" id="r_ga56b78f2f76a841d2e8ddd56299b8d3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2">PWR_CR_PMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305" id="r_gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24" id="r_ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>)</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6" id="r_ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f" id="r_ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783" id="r_gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>)</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb" id="r_gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532" id="r_gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548" id="r_ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>)</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c" id="r_ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="memitem:gaa51171d8f6200d89b50ebd63f678b7c1" id="r_gaa51171d8f6200d89b50ebd63f678b7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51171d8f6200d89b50ebd63f678b7c1">PWR_CSR_BRR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga06752058548d6fbcc57dbc032fdde76d" id="r_ga06752058548d6fbcc57dbc032fdde76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d">PWR_CSR_BRR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa51171d8f6200d89b50ebd63f678b7c1">PWR_CSR_BRR_Pos</a>)</td></tr>
<tr class="memitem:ga939410de980c5bc297ff04bcf30875cc" id="r_ga939410de980c5bc297ff04bcf30875cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d">PWR_CSR_BRR_Msk</a></td></tr>
<tr class="memitem:gaec9598f751259b27a5967793cfd1ab1d" id="r_gaec9598f751259b27a5967793cfd1ab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">PWR_CSR_EWUP3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaa650acf3f7b0bf3ded924e79584ad9d8" id="r_gaa650acf3f7b0bf3ded924e79584ad9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">PWR_CSR_EWUP3_Pos</a>)</td></tr>
<tr class="memitem:ga58d9b871a8a67cc724b836cc96a8d7d3" id="r_ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a></td></tr>
<tr class="memitem:ga7032dac315e9188e494f50445c365db4" id="r_ga7032dac315e9188e494f50445c365db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">PWR_CSR_EWUP2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gae6542ceecd4f7dfa8c2f885e28b89364" id="r_gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">PWR_CSR_EWUP2_Pos</a>)</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc" id="r_ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a></td></tr>
<tr class="memitem:gad000d48ade30c66daac554ab4a993c5c" id="r_gad000d48ade30c66daac554ab4a993c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">PWR_CSR_EWUP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaac5a2cca97f4ab70db773d9b023bade7" id="r_gaac5a2cca97f4ab70db773d9b023bade7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">PWR_CSR_EWUP1_Pos</a>)</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19" id="r_ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a></td></tr>
<tr class="memitem:gaa593af0ab76fabc71e48dce7b04f8acf" id="r_gaa593af0ab76fabc71e48dce7b04f8acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa593af0ab76fabc71e48dce7b04f8acf">PWR_CSR_BRE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gacaed35bfe3de356d9e6def115ef87b9d" id="r_gacaed35bfe3de356d9e6def115ef87b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d">PWR_CSR_BRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa593af0ab76fabc71e48dce7b04f8acf">PWR_CSR_BRE_Pos</a>)</td></tr>
<tr class="memitem:ga0f99becaceb185431dbf46fb22718d0a" id="r_ga0f99becaceb185431dbf46fb22718d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d">PWR_CSR_BRE_Msk</a></td></tr>
<tr class="memitem:gad2938c00bca7b4425b8289498e781b48" id="r_gad2938c00bca7b4425b8289498e781b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2938c00bca7b4425b8289498e781b48">PWR_CSR_VOSRDY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gaac90d2b7cd8836e014ee405815273ba9" id="r_gaac90d2b7cd8836e014ee405815273ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9">PWR_CSR_VOSRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2938c00bca7b4425b8289498e781b48">PWR_CSR_VOSRDY_Pos</a>)</td></tr>
<tr class="memitem:ga4126ed19cce54a5411ff8dd440171695" id="r_ga4126ed19cce54a5411ff8dd440171695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9">PWR_CSR_VOSRDY_Msk</a></td></tr>
<tr class="memitem:ga017220a84cc5ab813eee18edd6309827" id="r_ga017220a84cc5ab813eee18edd6309827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017220a84cc5ab813eee18edd6309827">PWR_CSR_REGRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a></td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585" id="r_ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0" id="r_ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>)</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474" id="r_gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9" id="r_ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947" id="r_ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>)</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" id="r_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="memitem:ga1eb6ab7cdd2569af23f9688384d577bb" id="r_ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga47c875ded980268c8d87803fde1d3add" id="r_ga47c875ded980268c8d87803fde1d3add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70" id="r_ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td></tr>
<tr class="memitem:gaab999bbbc1d365d0100d34eaa9f426eb" id="r_gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:ga569d6a29d774e0f125b0c2b3671fae3c" id="r_ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:ga10d80d64137e36f5183f6aa7002de6f5" id="r_ga10d80d64137e36f5183f6aa7002de6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:gafe20245d2d971238dba9ee371a299ba9" id="r_gafe20245d2d971238dba9ee371a299ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:ga1f9ab2e93a0b9b70d33812bcc5e920c1" id="r_ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>)</td></tr>
<tr class="memitem:gaaca19ae5be8263a15a6122f80820ddab" id="r_gaaca19ae5be8263a15a6122f80820ddab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga6b0cd0084e6349428abdb91755f0a3d3" id="r_ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3" id="r_ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td></tr>
<tr class="memitem:gad7daa7754e54d65916ddc54f37274d3a" id="r_gad7daa7754e54d65916ddc54f37274d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:ga78054087161dee567cadbb4b4b96fb08" id="r_ga78054087161dee567cadbb4b4b96fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:gab0c4bac85beb7de5916897f88150dc3f" id="r_gab0c4bac85beb7de5916897f88150dc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:ga03f71cd53f075e9d35fcbfe7ed3f6e12" id="r_ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:gaf26eb00e1872a3754f200a3c32019e50" id="r_gaf26eb00e1872a3754f200a3c32019e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:ga4c5b733061a3c4c6d69a7a15cbcb0b87" id="r_ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:gaee2d6b30ee4bf41d2b171adf273a6ee7" id="r_gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:gab42d5e412867df093ec2ea4b8dc2bf29" id="r_gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>)</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a" id="r_gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1" id="r_ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>)</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d" id="r_gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285" id="r_ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64" id="r_ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>)</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4" id="r_ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9" id="r_gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45" id="r_gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>)</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55" id="r_gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa" id="r_gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5" id="r_gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a>)</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd" id="r_gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3" id="r_ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87" id="r_ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>)</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e" id="r_gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4" id="r_gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df" id="r_ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>)</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888" id="r_gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="memitem:ga681f0ec251dffb419df8fa23137fe810" id="r_ga681f0ec251dffb419df8fa23137fe810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga04d893187396788d18a3eb1cc7028686" id="r_ga04d893187396788d18a3eb1cc7028686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1" id="r_ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">RCC_PLLCFGR_PLLM_Msk</a></td></tr>
<tr class="memitem:ga813e3d6b41b4338ae5aea47a2bdbab01" id="r_ga813e3d6b41b4338ae5aea47a2bdbab01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga84ae6e7405926717249a9852acda1f10" id="r_ga84ae6e7405926717249a9852acda1f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga989f5ea1ac0275a2c15bf09408c8a4c6" id="r_ga989f5ea1ac0275a2c15bf09408c8a4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga9cdeab6a08889692656228ab1186e28c" id="r_ga9cdeab6a08889692656228ab1186e28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga20af5f07ceef21b957db9391fd8bd898" id="r_ga20af5f07ceef21b957db9391fd8bd898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga195dfe1b9b158aa00996867bebd9c225" id="r_ga195dfe1b9b158aa00996867bebd9c225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>)</td></tr>
<tr class="memitem:ga78a5913e3fc53a740fe874ece04b2d84" id="r_ga78a5913e3fc53a740fe874ece04b2d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gafc41ec903faa2ebee1356f88451a70be" id="r_gafc41ec903faa2ebee1356f88451a70be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a" id="r_ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">RCC_PLLCFGR_PLLN_Msk</a></td></tr>
<tr class="memitem:gade84dfb497ed82c0cbbc40049ef3da2c" id="r_gade84dfb497ed82c0cbbc40049ef3da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">RCC_PLLCFGR_PLLN_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gad54b80f8edb3a1f34d390382580edaf3" id="r_gad54b80f8edb3a1f34d390382580edaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">RCC_PLLCFGR_PLLN_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:ga6c165a47d134f31f9dff12d1e6f709f3" id="r_ga6c165a47d134f31f9dff12d1e6f709f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">RCC_PLLCFGR_PLLN_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:ga5b19e3e1f2dbe4c2327ebee7e9647365" id="r_ga5b19e3e1f2dbe4c2327ebee7e9647365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">RCC_PLLCFGR_PLLN_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gaeb4707942496f45d3cf85acfdeb37475" id="r_gaeb4707942496f45d3cf85acfdeb37475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">RCC_PLLCFGR_PLLN_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gaefb9ac3678faab95ddc7d42b2316b8ab" id="r_gaefb9ac3678faab95ddc7d42b2316b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">RCC_PLLCFGR_PLLN_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gaddfba8f0f4b9b772986a0d214dcced39" id="r_gaddfba8f0f4b9b772986a0d214dcced39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:ga0df4b12cec2263d6acec32015035fe54" id="r_ga0df4b12cec2263d6acec32015035fe54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gaff473b6dc417ef6fa361017b2f107c06" id="r_gaff473b6dc417ef6fa361017b2f107c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06">RCC_PLLCFGR_PLLN_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)</td></tr>
<tr class="memitem:gaa67d9c488f8ce7cc078b2c7ca607d742" id="r_gaa67d9c488f8ce7cc078b2c7ca607d742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga944643170311f50335c87c581ee11eca" id="r_ga944643170311f50335c87c581ee11eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d" id="r_ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">RCC_PLLCFGR_PLLP_Msk</a></td></tr>
<tr class="memitem:ga46e5cb0fc1122e12425c26b5ed91bcfd" id="r_ga46e5cb0fc1122e12425c26b5ed91bcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="memitem:gaba4ddc9eb3b629852127551eeae77f73" id="r_gaba4ddc9eb3b629852127551eeae77f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)</td></tr>
<tr class="memitem:gae44f5b0b3eaa9d6f11eac2a8b1328cd7" id="r_gae44f5b0b3eaa9d6f11eac2a8b1328cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga30516f483e85323f76dab980af3be393" id="r_ga30516f483e85323f76dab980af3be393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">RCC_PLLCFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e" id="r_ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">RCC_PLLCFGR_PLLSRC_Msk</a></td></tr>
<tr class="memitem:ga21e65d80de700a9c5f202f1c7c777679" id="r_ga21e65d80de700a9c5f202f1c7c777679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga858f2c21bc43e423136f370f6c410909" id="r_ga858f2c21bc43e423136f370f6c410909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">RCC_PLLCFGR_PLLSRC_HSE_Pos</a>)</td></tr>
<tr class="memitem:gae3a86c3918526efe2258ecbb34b91587" id="r_gae3a86c3918526efe2258ecbb34b91587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">RCC_PLLCFGR_PLLSRC_HSE_Msk</a></td></tr>
<tr class="memitem:gadf688c4f038f29247cc0280dbdda24a7" id="r_gadf688c4f038f29247cc0280dbdda24a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gac574324eee39c3dcee75b37d7728c9ae" id="r_gac574324eee39c3dcee75b37d7728c9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga61e97c300a1e833572204b270398158f" id="r_ga61e97c300a1e833572204b270398158f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">RCC_PLLCFGR_PLLQ_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="memitem:ga546495f69f570cb4b81d4a59054c7ed1" id="r_ga546495f69f570cb4b81d4a59054c7ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">RCC_PLLCFGR_PLLQ_Msk</a></td></tr>
<tr class="memitem:ga56fe140a22f66d2dd7250bb1f39ab451" id="r_ga56fe140a22f66d2dd7250bb1f39ab451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="memitem:ga7703def670b8ef3ec634f8f09a56ce00" id="r_ga7703def670b8ef3ec634f8f09a56ce00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="memitem:ga45ab5c1d1a26d34915a53de7013f6cf6" id="r_ga45ab5c1d1a26d34915a53de7013f6cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="memitem:ga182a9e6e5d5e1c63a1d20daf9b1874b5" id="r_ga182a9e6e5d5e1c63a1d20daf9b1874b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)</td></tr>
<tr class="memitem:ga1e5a4a68e46c5762fbf153302e87e435" id="r_ga1e5a4a68e46c5762fbf153302e87e435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a4a68e46c5762fbf153302e87e435">RCC_PLLR_I2S_CLKSOURCE_SUPPORT</a></td></tr>
<tr class="memitem:ga6a5d83613de06413fea907a5a4df341b" id="r_ga6a5d83613de06413fea907a5a4df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gacf714d3c7a4109d65005b727a8e1d359" id="r_gacf714d3c7a4109d65005b727a8e1d359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">RCC_PLLCFGR_PLLR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="memitem:gaf94ebe400d76dd3d34e78244a8ceb050" id="r_gaf94ebe400d76dd3d34e78244a8ceb050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">RCC_PLLCFGR_PLLR_Msk</a></td></tr>
<tr class="memitem:ga027e178a5cc3e86c8f1994b1a182781e" id="r_ga027e178a5cc3e86c8f1994b1a182781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="memitem:ga9e60c52e5aab5a5edbccac0f55283c7f" id="r_ga9e60c52e5aab5a5edbccac0f55283c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="memitem:ga2c459dbcfa99d3854861a87cdcf75a39" id="r_ga2c459dbcfa99d3854861a87cdcf75a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>)</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160" id="r_ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa" id="r_ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1" id="r_ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd" id="r_ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f" id="r_ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb" id="r_gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705" id="r_gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487" id="r_ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d" id="r_gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25" id="r_gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9" id="r_ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f" id="r_ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379" id="r_gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a" id="r_ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08" id="r_gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c" id="r_ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90" id="r_ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460" id="r_ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea" id="r_gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172" id="r_ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599" id="r_gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3" id="r_gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286" id="r_ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84" id="r_ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea" id="r_gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91" id="r_gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;0x00000090U</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058" id="r_gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815" id="r_ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;0x000000B0U</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370" id="r_ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab" id="r_ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;0x000000D0U</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b" id="r_ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0" id="r_gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memitem:gab848345d47b37469052ef5fac7cf561d" id="r_gab848345d47b37469052ef5fac7cf561d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab848345d47b37469052ef5fac7cf561d">RCC_CFGR_MCO1EN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga726c356479a16dfeb202ae63de1c64d7" id="r_ga726c356479a16dfeb202ae63de1c64d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga726c356479a16dfeb202ae63de1c64d7">RCC_CFGR_MCO1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab848345d47b37469052ef5fac7cf561d">RCC_CFGR_MCO1EN_Pos</a>)</td></tr>
<tr class="memitem:gaa6b9ef1e8691a7701dd662207f6ebe45" id="r_gaa6b9ef1e8691a7701dd662207f6ebe45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b9ef1e8691a7701dd662207f6ebe45">RCC_CFGR_MCO1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga726c356479a16dfeb202ae63de1c64d7">RCC_CFGR_MCO1EN_Msk</a></td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca" id="r_gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773" id="r_ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412" id="r_ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7" id="r_ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2" id="r_gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f" id="r_ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11" id="r_gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d" id="r_gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae" id="r_ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x00001400U</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72" id="r_ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;0x00001800U</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f" id="r_ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;0x00001C00U</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6" id="r_ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67" id="r_ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311" id="r_gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9" id="r_ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f" id="r_gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db" id="r_ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a" id="r_ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b" id="r_ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715" id="r_ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;0x0000A000U</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552" id="r_ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;0x0000C000U</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9" id="r_gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memitem:ga2eaafc6a34ae561f23f1139a746cbfd8" id="r_ga2eaafc6a34ae561f23f1139a746cbfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga850304b36d321ade71b90ca011ee5f74" id="r_ga850304b36d321ade71b90ca011ee5f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74">RCC_CFGR_RTCPRE_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:gad7c067c52ecd135252c691aad32c0b83" id="r_gad7c067c52ecd135252c691aad32c0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74">RCC_CFGR_RTCPRE_Msk</a></td></tr>
<tr class="memitem:ga702f887571365eeb42d74b9b9cc6fe0d" id="r_ga702f887571365eeb42d74b9b9cc6fe0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:ga1191ba4a2e089f9921d77be57394dec4" id="r_ga1191ba4a2e089f9921d77be57394dec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:gae62885f29418cc83a57964fe631282cb" id="r_gae62885f29418cc83a57964fe631282cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:ga9c703b8d9827f58e7ea783c6a9b74e41" id="r_ga9c703b8d9827f58e7ea783c6a9b74e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:ga02b93e5154259a1a201bbb9c9b903c0a" id="r_ga02b93e5154259a1a201bbb9c9b903c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eaafc6a34ae561f23f1139a746cbfd8">RCC_CFGR_RTCPRE_Pos</a>)</td></tr>
<tr class="memitem:gaf44071a1145774e7c5a5ea41cc709c42" id="r_gaf44071a1145774e7c5a5ea41cc709c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga83b21a49230470856ce978e05fb9c47b" id="r_ga83b21a49230470856ce978e05fb9c47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b">RCC_CFGR_MCO1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="memitem:ga26eb4a66eeff0ba17e9d2a06cf937ca4" id="r_ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b">RCC_CFGR_MCO1_Msk</a></td></tr>
<tr class="memitem:gafe73b3ad484eeecfa1556021677ecf4a" id="r_gafe73b3ad484eeecfa1556021677ecf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="memitem:ga1c7e8d1da534f052ce835f06227a9b7a" id="r_ga1c7e8d1da534f052ce835f06227a9b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44071a1145774e7c5a5ea41cc709c42">RCC_CFGR_MCO1_Pos</a>)</td></tr>
<tr class="memitem:ga12578e7f44e1e03ec5c4fd5987303b1e" id="r_ga12578e7f44e1e03ec5c4fd5987303b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gada571dab4e704e380153b6e901b60ba8" id="r_gada571dab4e704e380153b6e901b60ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8">RCC_CFGR_MCO1PRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="memitem:ga23171ca70972a106109a6e0804385ec5" id="r_ga23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8">RCC_CFGR_MCO1PRE_Msk</a></td></tr>
<tr class="memitem:gac8007a9d6ee3fd88912aaf290746ae0e" id="r_gac8007a9d6ee3fd88912aaf290746ae0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="memitem:gaaf7c1280f61d56b4897f9c876987e092" id="r_gaaf7c1280f61d56b4897f9c876987e092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="memitem:ga11e1d10d1b55e0d88d24212ea2c8ba6e" id="r_ga11e1d10d1b55e0d88d24212ea2c8ba6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12578e7f44e1e03ec5c4fd5987303b1e">RCC_CFGR_MCO1PRE_Pos</a>)</td></tr>
<tr class="memitem:ga1d6ccde3c82ee001935b7cf3d5273923" id="r_ga1d6ccde3c82ee001935b7cf3d5273923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga56af08fd6ae55e0047d84c2e5cb44877" id="r_ga56af08fd6ae55e0047d84c2e5cb44877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877">RCC_CFGR_MCO2PRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="memitem:gae387252f29b6f98cc1fffc4fa0719b6e" id="r_gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877">RCC_CFGR_MCO2PRE_Msk</a></td></tr>
<tr class="memitem:ga83dfcd5a1ce89869c82723f7eb9223ed" id="r_ga83dfcd5a1ce89869c82723f7eb9223ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed">RCC_CFGR_MCO2PRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="memitem:ga0e8d7cb746efc7511fa97ddfef2df793" id="r_ga0e8d7cb746efc7511fa97ddfef2df793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793">RCC_CFGR_MCO2PRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="memitem:gac8773dfae91e6576d490fbee4aa2a639" id="r_gac8773dfae91e6576d490fbee4aa2a639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6ccde3c82ee001935b7cf3d5273923">RCC_CFGR_MCO2PRE_Pos</a>)</td></tr>
<tr class="memitem:ga06b28dad6a8c9bd84cf1f659ddb976a8" id="r_ga06b28dad6a8c9bd84cf1f659ddb976a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga193bf927828d92f9249975a792c738d5" id="r_ga193bf927828d92f9249975a792c738d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5">RCC_CFGR_MCO2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="memitem:ga022248a1167714f4d847b89243dc5244" id="r_ga022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5">RCC_CFGR_MCO2_Msk</a></td></tr>
<tr class="memitem:ga203156a3f57e2c4498999c7901e0defd" id="r_ga203156a3f57e2c4498999c7901e0defd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="memitem:ga2fdba9682ff474255248f84e6851932a" id="r_ga2fdba9682ff474255248f84e6851932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06b28dad6a8c9bd84cf1f659ddb976a8">RCC_CFGR_MCO2_Pos</a>)</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2" id="r_ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">RCC_CIR_LSIRDYF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091" id="r_gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">RCC_CIR_LSIRDYF_Pos</a>)</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb" id="r_gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3" id="r_ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">RCC_CIR_LSERDYF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f" id="r_ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">RCC_CIR_LSERDYF_Pos</a>)</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe" id="r_gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147" id="r_gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">RCC_CIR_HSIRDYF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6" id="r_ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">RCC_CIR_HSIRDYF_Pos</a>)</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163" id="r_gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0" id="r_ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">RCC_CIR_HSERDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e" id="r_ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">RCC_CIR_HSERDYF_Pos</a>)</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6" id="r_ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5" id="r_ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">RCC_CIR_PLLRDYF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c" id="r_ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">RCC_CIR_PLLRDYF_Pos</a>)</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec" id="r_ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c" id="r_gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">RCC_CIR_CSSF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb" id="r_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">RCC_CIR_CSSF_Pos</a>)</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f" id="r_gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5" id="r_ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">RCC_CIR_LSIRDYIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a" id="r_ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">RCC_CIR_LSIRDYIE_Pos</a>)</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56" id="r_ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225" id="r_ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">RCC_CIR_LSERDYIE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822" id="r_ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">RCC_CIR_LSERDYIE_Pos</a>)</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8" id="r_ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1" id="r_gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">RCC_CIR_HSIRDYIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e" id="r_gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">RCC_CIR_HSIRDYIE_Pos</a>)</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580" id="r_gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289" id="r_ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">RCC_CIR_HSERDYIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9" id="r_ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">RCC_CIR_HSERDYIE_Pos</a>)</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11" id="r_ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b" id="r_ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">RCC_CIR_PLLRDYIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5" id="r_ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">RCC_CIR_PLLRDYIE_Pos</a>)</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95" id="r_ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2" id="r_ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">RCC_CIR_LSIRDYC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9" id="r_ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">RCC_CIR_LSIRDYC_Pos</a>)</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704" id="r_ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e" id="r_ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">RCC_CIR_LSERDYC_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426" id="r_gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">RCC_CIR_LSERDYC_Pos</a>)</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa" id="r_ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3" id="r_gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">RCC_CIR_HSIRDYC_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a" id="r_ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">RCC_CIR_HSIRDYC_Pos</a>)</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2" id="r_gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e" id="r_ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">RCC_CIR_HSERDYC_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713" id="r_ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">RCC_CIR_HSERDYC_Pos</a>)</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238" id="r_ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d" id="r_ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">RCC_CIR_PLLRDYC_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1" id="r_ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">RCC_CIR_PLLRDYC_Pos</a>)</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396" id="r_ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153" id="r_ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">RCC_CIR_CSSC_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e" id="r_ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">RCC_CIR_CSSC_Pos</a>)</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f" id="r_ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="memitem:gac1a30c30184844a5d3a71f73669375e7" id="r_gac1a30c30184844a5d3a71f73669375e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a30c30184844a5d3a71f73669375e7">RCC_AHB1RSTR_GPIOARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1ca733a89ed0ddeb8c6ad7d4df334baf" id="r_ga1ca733a89ed0ddeb8c6ad7d4df334baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf">RCC_AHB1RSTR_GPIOARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1a30c30184844a5d3a71f73669375e7">RCC_AHB1RSTR_GPIOARST_Pos</a>)</td></tr>
<tr class="memitem:ga6c171937e46c2b9a58f16ee82010509e" id="r_ga6c171937e46c2b9a58f16ee82010509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf">RCC_AHB1RSTR_GPIOARST_Msk</a></td></tr>
<tr class="memitem:ga3154d462e29e472394d62113b4a3fadc" id="r_ga3154d462e29e472394d62113b4a3fadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3154d462e29e472394d62113b4a3fadc">RCC_AHB1RSTR_GPIOBRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga70a227671a2b417929ad0959d9e899c8" id="r_ga70a227671a2b417929ad0959d9e899c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8">RCC_AHB1RSTR_GPIOBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3154d462e29e472394d62113b4a3fadc">RCC_AHB1RSTR_GPIOBRST_Pos</a>)</td></tr>
<tr class="memitem:ga8e60d32cb67768339fc47a2ba11b7a97" id="r_ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8">RCC_AHB1RSTR_GPIOBRST_Msk</a></td></tr>
<tr class="memitem:ga23de6a59e935f9e205e35aa713204d77" id="r_ga23de6a59e935f9e205e35aa713204d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23de6a59e935f9e205e35aa713204d77">RCC_AHB1RSTR_GPIOCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga1f25d081a1bb38f34f8d11fc32bdc7d7" id="r_ga1f25d081a1bb38f34f8d11fc32bdc7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7">RCC_AHB1RSTR_GPIOCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23de6a59e935f9e205e35aa713204d77">RCC_AHB1RSTR_GPIOCRST_Pos</a>)</td></tr>
<tr class="memitem:ga8d02a09e1dafda744c7b27dca99fa3ef" id="r_ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7">RCC_AHB1RSTR_GPIOCRST_Msk</a></td></tr>
<tr class="memitem:gada3768676df15e5d248404ba29df27ce" id="r_gada3768676df15e5d248404ba29df27ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada3768676df15e5d248404ba29df27ce">RCC_AHB1RSTR_GPIOHRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gaa6853aabc577ec17d0d7f894e520a693" id="r_gaa6853aabc577ec17d0d7f894e520a693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693">RCC_AHB1RSTR_GPIOHRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada3768676df15e5d248404ba29df27ce">RCC_AHB1RSTR_GPIOHRST_Pos</a>)</td></tr>
<tr class="memitem:ga587e3e32701cbd127d2afb19b9bff5fd" id="r_ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693">RCC_AHB1RSTR_GPIOHRST_Msk</a></td></tr>
<tr class="memitem:ga250ad2c8a4d0fbfd4360afcdce858075" id="r_ga250ad2c8a4d0fbfd4360afcdce858075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075">RCC_AHB1RSTR_CRCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaaf0f9e76b934af78155abddaacf568e4" id="r_gaaf0f9e76b934af78155abddaacf568e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">RCC_AHB1RSTR_CRCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075">RCC_AHB1RSTR_CRCRST_Pos</a>)</td></tr>
<tr class="memitem:ga94f45f591e5e217833c6ab36a958543b" id="r_ga94f45f591e5e217833c6ab36a958543b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">RCC_AHB1RSTR_CRCRST_Msk</a></td></tr>
<tr class="memitem:ga577ac0ee66f5e320ea4450234e709a03" id="r_ga577ac0ee66f5e320ea4450234e709a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03">RCC_AHB1RSTR_DMA1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga9c336fca84fc656b8412d0a0dab8317e" id="r_ga9c336fca84fc656b8412d0a0dab8317e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">RCC_AHB1RSTR_DMA1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03">RCC_AHB1RSTR_DMA1RST_Pos</a>)</td></tr>
<tr class="memitem:ga4d1655ddfb777fce28b1d6b9a9c2d0e0" id="r_ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">RCC_AHB1RSTR_DMA1RST_Msk</a></td></tr>
<tr class="memitem:ga16e38f17a99cc2e1f91d622f11ac8c89" id="r_ga16e38f17a99cc2e1f91d622f11ac8c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89">RCC_AHB1RSTR_DMA2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gae5e2d5af9f21f5df26e53863392f46ce" id="r_gae5e2d5af9f21f5df26e53863392f46ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">RCC_AHB1RSTR_DMA2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89">RCC_AHB1RSTR_DMA2RST_Pos</a>)</td></tr>
<tr class="memitem:ga827aea44c35a0c3eb815a5d7d8546c7b" id="r_ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">RCC_AHB1RSTR_DMA2RST_Msk</a></td></tr>
<tr class="memitem:gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1" id="r_gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1">RCC_AHB1RSTR_RNGRST_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:gaccab0aeaaa29ce26551617fa7b06e6bc" id="r_gaccab0aeaaa29ce26551617fa7b06e6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccab0aeaaa29ce26551617fa7b06e6bc">RCC_AHB1RSTR_RNGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1">RCC_AHB1RSTR_RNGRST_Pos</a>)</td></tr>
<tr class="memitem:ga396684d8bdf0072943d8f325a8a547ea" id="r_ga396684d8bdf0072943d8f325a8a547ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396684d8bdf0072943d8f325a8a547ea">RCC_AHB1RSTR_RNGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccab0aeaaa29ce26551617fa7b06e6bc">RCC_AHB1RSTR_RNGRST_Msk</a></td></tr>
<tr class="memitem:ga6ec5440469b072778617b76dd55faf23" id="r_ga6ec5440469b072778617b76dd55faf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23">RCC_APB1RSTR_TIM5RST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga9a5cfd79c37096bf00916e7bda1df220" id="r_ga9a5cfd79c37096bf00916e7bda1df220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23">RCC_APB1RSTR_TIM5RST_Pos</a>)</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552" id="r_ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">RCC_APB1RSTR_TIM5RST_Msk</a></td></tr>
<tr class="memitem:ga4f910529f471272ed5218c5067115cc8" id="r_ga4f910529f471272ed5218c5067115cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">RCC_APB1RSTR_TIM6RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga4f222bd16fca5ae0a0475a83f9a69d0f" id="r_ga4f222bd16fca5ae0a0475a83f9a69d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">RCC_APB1RSTR_TIM6RST_Pos</a>)</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383" id="r_ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a></td></tr>
<tr class="memitem:gac1beacdfb28d05f8a6a5ee00eb981c09" id="r_gac1beacdfb28d05f8a6a5ee00eb981c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09">RCC_APB1RSTR_LPTIM1RST_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga07dd89df01db3ff353845cfa9cbc1f70" id="r_ga07dd89df01db3ff353845cfa9cbc1f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70">RCC_APB1RSTR_LPTIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09">RCC_APB1RSTR_LPTIM1RST_Pos</a>)</td></tr>
<tr class="memitem:gac7b977a38a14a40073d7855a5439af69" id="r_gac7b977a38a14a40073d7855a5439af69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69">RCC_APB1RSTR_LPTIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70">RCC_APB1RSTR_LPTIM1RST_Msk</a></td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69" id="r_gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748" id="r_ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>)</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94" id="r_ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="memitem:ga148b63aa15907eac1bd4894a7c157100" id="r_ga148b63aa15907eac1bd4894a7c157100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gae378c28cf590c56f5487bd92705d6d54" id="r_gae378c28cf590c56f5487bd92705d6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>)</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea" id="r_ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a></td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119" id="r_gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43" id="r_ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>)</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5" id="r_ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882" id="r_gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214" id="r_ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>)</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93" id="r_gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="memitem:ga0a1c1f07b2b2cc274c0b297d779b936f" id="r_ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga914a46fcb3b028610d9badb471c82bd3" id="r_ga914a46fcb3b028610d9badb471c82bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>)</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3" id="r_ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a></td></tr>
<tr class="memitem:gad510d3660184db6f9e1ff7f1b2b8a110" id="r_gad510d3660184db6f9e1ff7f1b2b8a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad510d3660184db6f9e1ff7f1b2b8a110">RCC_APB1RSTR_FMPI2C1RST_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gaf4cdef23c3f0aba0315c5b3b0d731096" id="r_gaf4cdef23c3f0aba0315c5b3b0d731096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4cdef23c3f0aba0315c5b3b0d731096">RCC_APB1RSTR_FMPI2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad510d3660184db6f9e1ff7f1b2b8a110">RCC_APB1RSTR_FMPI2C1RST_Pos</a>)</td></tr>
<tr class="memitem:gad7aa10696951f7b50d50809795ba423f" id="r_gad7aa10696951f7b50d50809795ba423f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aa10696951f7b50d50809795ba423f">RCC_APB1RSTR_FMPI2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4cdef23c3f0aba0315c5b3b0d731096">RCC_APB1RSTR_FMPI2C1RST_Msk</a></td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0" id="r_ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a" id="r_gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>)</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a" id="r_ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="memitem:ga0612cbad1c01508c2c3acd8502a16f76" id="r_ga0612cbad1c01508c2c3acd8502a16f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">RCC_APB1RSTR_DACRST_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:ga09759c3881f10d9210653490a651f995" id="r_ga09759c3881f10d9210653490a651f995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">RCC_APB1RSTR_DACRST_Pos</a>)</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564" id="r_ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a></td></tr>
<tr class="memitem:gae3439757d01e0c351ad8bc0193e3d90e" id="r_gae3439757d01e0c351ad8bc0193e3d90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">RCC_APB2RSTR_TIM1RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga6fc9f88241816d51a87a8b4a537c5a2e" id="r_ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">RCC_APB2RSTR_TIM1RST_Pos</a>)</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6" id="r_ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237" id="r_gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005" id="r_ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>)</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41" id="r_gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="memitem:ga1aa2e760b59afddec0efc53fd80e60bf" id="r_ga1aa2e760b59afddec0efc53fd80e60bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa2e760b59afddec0efc53fd80e60bf">RCC_APB2RSTR_USART6RST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga63e37e8ac731047e3df29ca5c7e553cc" id="r_ga63e37e8ac731047e3df29ca5c7e553cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc">RCC_APB2RSTR_USART6RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa2e760b59afddec0efc53fd80e60bf">RCC_APB2RSTR_USART6RST_Pos</a>)</td></tr>
<tr class="memitem:gada1df682293e15ed44b081d626220178" id="r_gada1df682293e15ed44b081d626220178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc">RCC_APB2RSTR_USART6RST_Msk</a></td></tr>
<tr class="memitem:gafb93c28e2b44e753d961ee83fb829ad0" id="r_gafb93c28e2b44e753d961ee83fb829ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1a4836f2cd9be43193d6eb4d19d5dde6" id="r_ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>)</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67" id="r_ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a></td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946" id="r_ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689" id="r_ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>)</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb" id="r_ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="memitem:ga613a32917030cbb38e7897bdec0cad47" id="r_ga613a32917030cbb38e7897bdec0cad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga89f656408c45d2f67a99cc1c093d3e45" id="r_ga89f656408c45d2f67a99cc1c093d3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>)</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d" id="r_ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td></tr>
<tr class="memitem:gaed9b13161f4dbf0f960abe15c7f9f045" id="r_gaed9b13161f4dbf0f960abe15c7f9f045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045">RCC_APB2RSTR_TIM9RST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gad71d516052c6afded3292ada76c392a2" id="r_gad71d516052c6afded3292ada76c392a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045">RCC_APB2RSTR_TIM9RST_Pos</a>)</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af" id="r_gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">RCC_APB2RSTR_TIM9RST_Msk</a></td></tr>
<tr class="memitem:ga8d1b402b6082b891cf838cc69119b2a1" id="r_ga8d1b402b6082b891cf838cc69119b2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1">RCC_APB2RSTR_TIM11RST_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga6ffe8d460fb9abc55ec65d00d39564b3" id="r_ga6ffe8d460fb9abc55ec65d00d39564b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1">RCC_APB2RSTR_TIM11RST_Pos</a>)</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c" id="r_ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">RCC_APB2RSTR_TIM11RST_Msk</a></td></tr>
<tr class="memitem:gaccb0c84386772e6cbe70355f94a8372d" id="r_gaccb0c84386772e6cbe70355f94a8372d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb0c84386772e6cbe70355f94a8372d">RCC_APB2RSTR_SPI5RST_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gabeac507b2304aa377f4766233c73377b" id="r_gabeac507b2304aa377f4766233c73377b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeac507b2304aa377f4766233c73377b">RCC_APB2RSTR_SPI5RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaccb0c84386772e6cbe70355f94a8372d">RCC_APB2RSTR_SPI5RST_Pos</a>)</td></tr>
<tr class="memitem:ga2a739f8154dffb6b14aa3338de8d2cfe" id="r_ga2a739f8154dffb6b14aa3338de8d2cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeac507b2304aa377f4766233c73377b">RCC_APB2RSTR_SPI5RST_Msk</a></td></tr>
<tr class="memitem:ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7" id="r_ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7">RCC_AHB1ENR_GPIOAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa1610c0bcc3f778000c9ffe4ceaaf7a8" id="r_gaa1610c0bcc3f778000c9ffe4ceaaf7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8">RCC_AHB1ENR_GPIOAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7">RCC_AHB1ENR_GPIOAEN_Pos</a>)</td></tr>
<tr class="memitem:ga6ff46fb3b30fc6792e4fd18fcb0941b5" id="r_ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8">RCC_AHB1ENR_GPIOAEN_Msk</a></td></tr>
<tr class="memitem:ga9e283561bd4c7f47c8ba5a3affae294a" id="r_ga9e283561bd4c7f47c8ba5a3affae294a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e283561bd4c7f47c8ba5a3affae294a">RCC_AHB1ENR_GPIOBEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga79f6e5e212dee1b54f1103aa6c5b63c8" id="r_ga79f6e5e212dee1b54f1103aa6c5b63c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8">RCC_AHB1ENR_GPIOBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e283561bd4c7f47c8ba5a3affae294a">RCC_AHB1ENR_GPIOBEN_Pos</a>)</td></tr>
<tr class="memitem:gad7f408f92e7fd49b0957b8cb4ff31ca5" id="r_gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8">RCC_AHB1ENR_GPIOBEN_Msk</a></td></tr>
<tr class="memitem:ga2b008be82ceb7ff8fc8b5b89c42d5956" id="r_ga2b008be82ceb7ff8fc8b5b89c42d5956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b008be82ceb7ff8fc8b5b89c42d5956">RCC_AHB1ENR_GPIOCEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga6d7e8d23a1214b25dca4d0838324371b" id="r_ga6d7e8d23a1214b25dca4d0838324371b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b">RCC_AHB1ENR_GPIOCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b008be82ceb7ff8fc8b5b89c42d5956">RCC_AHB1ENR_GPIOCEN_Pos</a>)</td></tr>
<tr class="memitem:gae8a8b42e33aef2a7bc2d41ad9d231733" id="r_gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b">RCC_AHB1ENR_GPIOCEN_Msk</a></td></tr>
<tr class="memitem:ga37d856370c08a4704127d615939510e8" id="r_ga37d856370c08a4704127d615939510e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37d856370c08a4704127d615939510e8">RCC_AHB1ENR_GPIOHEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gaee11e4e6ddeff9db3ddd22873d1ca8d5" id="r_gaee11e4e6ddeff9db3ddd22873d1ca8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5">RCC_AHB1ENR_GPIOHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37d856370c08a4704127d615939510e8">RCC_AHB1ENR_GPIOHEN_Pos</a>)</td></tr>
<tr class="memitem:gadb16afc550121895822ebb22108196b6" id="r_gadb16afc550121895822ebb22108196b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5">RCC_AHB1ENR_GPIOHEN_Msk</a></td></tr>
<tr class="memitem:gadf0c26180146aedeec41861fd765a05c" id="r_gadf0c26180146aedeec41861fd765a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c">RCC_AHB1ENR_CRCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga3b467a2c6329ecb8ca42c1d9e1116035" id="r_ga3b467a2c6329ecb8ca42c1d9e1116035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">RCC_AHB1ENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c">RCC_AHB1ENR_CRCEN_Pos</a>)</td></tr>
<tr class="memitem:gafa3d41f31401e812f839defee241df83" id="r_gafa3d41f31401e812f839defee241df83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">RCC_AHB1ENR_CRCEN_Msk</a></td></tr>
<tr class="memitem:ga0114d8249d989c5ab3feac252e30509e" id="r_ga0114d8249d989c5ab3feac252e30509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e">RCC_AHB1ENR_DMA1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gab04b66dc0d69d098db894416722e9871" id="r_gab04b66dc0d69d098db894416722e9871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">RCC_AHB1ENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e">RCC_AHB1ENR_DMA1EN_Pos</a>)</td></tr>
<tr class="memitem:gae07b00778a51a4e52b911aeccb897aba" id="r_gae07b00778a51a4e52b911aeccb897aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">RCC_AHB1ENR_DMA1EN_Msk</a></td></tr>
<tr class="memitem:gaf754f312ede73c0d5d35e1a08b614f94" id="r_gaf754f312ede73c0d5d35e1a08b614f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94">RCC_AHB1ENR_DMA2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaeb95b569d5ea1d4c9483fbfd7df37f3a" id="r_gaeb95b569d5ea1d4c9483fbfd7df37f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">RCC_AHB1ENR_DMA2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94">RCC_AHB1ENR_DMA2EN_Pos</a>)</td></tr>
<tr class="memitem:ga664a5d572a39a0c084e4ee7c1cf7df0d" id="r_ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">RCC_AHB1ENR_DMA2EN_Msk</a></td></tr>
<tr class="memitem:ga2f53f53a7780332bbfbb0f671a7a866f" id="r_ga2f53f53a7780332bbfbb0f671a7a866f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f53f53a7780332bbfbb0f671a7a866f">RCC_AHB1ENR_RNGEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga3a6aa1e4008da8c0be2ecdc7800928e3" id="r_ga3a6aa1e4008da8c0be2ecdc7800928e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6aa1e4008da8c0be2ecdc7800928e3">RCC_AHB1ENR_RNGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f53f53a7780332bbfbb0f671a7a866f">RCC_AHB1ENR_RNGEN_Pos</a>)</td></tr>
<tr class="memitem:gab097ac91b1a7be25fdefd39c1e254b6a" id="r_gab097ac91b1a7be25fdefd39c1e254b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab097ac91b1a7be25fdefd39c1e254b6a">RCC_AHB1ENR_RNGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6aa1e4008da8c0be2ecdc7800928e3">RCC_AHB1ENR_RNGEN_Msk</a></td></tr>
<tr class="memitem:ga9022ea1b9729864c70216a4f04326f22" id="r_ga9022ea1b9729864c70216a4f04326f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22">RCC_APB1ENR_TIM5EN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga50e3f7f788191131f045cd40594e5c15" id="r_ga50e3f7f788191131f045cd40594e5c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22">RCC_APB1ENR_TIM5EN_Pos</a>)</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4" id="r_ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">RCC_APB1ENR_TIM5EN_Msk</a></td></tr>
<tr class="memitem:gae48475ae28539f1a2ce3852fbd7c1e71" id="r_gae48475ae28539f1a2ce3852fbd7c1e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">RCC_APB1ENR_TIM6EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga34240ad1a5f4eb5ed19e7104da631d1e" id="r_ga34240ad1a5f4eb5ed19e7104da631d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">RCC_APB1ENR_TIM6EN_Pos</a>)</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c" id="r_gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a></td></tr>
<tr class="memitem:gaa3e021d6bb1829a8fdd66d20ddcbe26c" id="r_gaa3e021d6bb1829a8fdd66d20ddcbe26c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c">RCC_APB1ENR_LPTIM1EN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaa6b2504f9c373fc76eec4addce38ed0a" id="r_gaa6b2504f9c373fc76eec4addce38ed0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a">RCC_APB1ENR_LPTIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c">RCC_APB1ENR_LPTIM1EN_Pos</a>)</td></tr>
<tr class="memitem:ga96545470b7558c4d833f1811b683f5fd" id="r_ga96545470b7558c4d833f1811b683f5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">RCC_APB1ENR_LPTIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a">RCC_APB1ENR_LPTIM1EN_Msk</a></td></tr>
<tr class="memitem:gac5576dfea77b84bf5fc6cff8d983383c" id="r_gac5576dfea77b84bf5fc6cff8d983383c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5576dfea77b84bf5fc6cff8d983383c">RCC_APB1ENR_RTCAPBEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga9eb32988c58cc2eb05f40ac13ee3d84e" id="r_ga9eb32988c58cc2eb05f40ac13ee3d84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb32988c58cc2eb05f40ac13ee3d84e">RCC_APB1ENR_RTCAPBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5576dfea77b84bf5fc6cff8d983383c">RCC_APB1ENR_RTCAPBEN_Pos</a>)</td></tr>
<tr class="memitem:gaea7f158cc8c230ef35d960e3d56da51e" id="r_gaea7f158cc8c230ef35d960e3d56da51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7f158cc8c230ef35d960e3d56da51e">RCC_APB1ENR_RTCAPBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb32988c58cc2eb05f40ac13ee3d84e">RCC_APB1ENR_RTCAPBEN_Msk</a></td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a" id="r_gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798" id="r_ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>)</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733" id="r_gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="memitem:gaea7eb0710266a43edcd813440b159f8e" id="r_gaea7eb0710266a43edcd813440b159f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga5fd0ff191b4b6253b499258e4625cc65" id="r_ga5fd0ff191b4b6253b499258e4625cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>)</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be" id="r_gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a></td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6" id="r_ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf" id="r_ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>)</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d" id="r_gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918" id="r_ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee" id="r_ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>)</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e" id="r_ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="memitem:ga94ad0c869b4e644dacba6b170797fcf6" id="r_ga94ad0c869b4e644dacba6b170797fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gadb344f4fbe0d1286860e8c47f73339ce" id="r_gadb344f4fbe0d1286860e8c47f73339ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>)</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6" id="r_gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a></td></tr>
<tr class="memitem:gaf40b2faa49bdcd1213d16902d28fc164" id="r_gaf40b2faa49bdcd1213d16902d28fc164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40b2faa49bdcd1213d16902d28fc164">RCC_APB1ENR_FMPI2C1EN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga194c4f0b974b7231cd54f079568da866" id="r_ga194c4f0b974b7231cd54f079568da866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194c4f0b974b7231cd54f079568da866">RCC_APB1ENR_FMPI2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf40b2faa49bdcd1213d16902d28fc164">RCC_APB1ENR_FMPI2C1EN_Pos</a>)</td></tr>
<tr class="memitem:ga5fb69291c935ca12f8dc741b0f893677" id="r_ga5fb69291c935ca12f8dc741b0f893677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb69291c935ca12f8dc741b0f893677">RCC_APB1ENR_FMPI2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194c4f0b974b7231cd54f079568da866">RCC_APB1ENR_FMPI2C1EN_Msk</a></td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c" id="r_ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad" id="r_ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>)</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60" id="r_ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="memitem:gac7982505dca41bc51c29dcdcc03eb789" id="r_gac7982505dca41bc51c29dcdcc03eb789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">RCC_APB1ENR_DACEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:gacd51394bb1f7c10cef36c5dd2e19766d" id="r_gacd51394bb1f7c10cef36c5dd2e19766d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">RCC_APB1ENR_DACEN_Pos</a>)</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132" id="r_ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a></td></tr>
<tr class="memitem:ga5b330cc86756aa87e3f7466e82eaf64b" id="r_ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">RCC_APB2ENR_TIM1EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1216bf89d48094b55a4abcc859b037fa" id="r_ga1216bf89d48094b55a4abcc859b037fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">RCC_APB2ENR_TIM1EN_Pos</a>)</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc" id="r_ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b" id="r_ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b" id="r_ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>)</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3" id="r_ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="memitem:ga7e600f524eab6bd8a909babd0dde5466" id="r_ga7e600f524eab6bd8a909babd0dde5466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e600f524eab6bd8a909babd0dde5466">RCC_APB2ENR_USART6EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3d196a71620aa24b125657dfdc9c85bf" id="r_ga3d196a71620aa24b125657dfdc9c85bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf">RCC_APB2ENR_USART6EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e600f524eab6bd8a909babd0dde5466">RCC_APB2ENR_USART6EN_Pos</a>)</td></tr>
<tr class="memitem:ga0569d91f3b18ae130b7a09e0100c4459" id="r_ga0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf">RCC_APB2ENR_USART6EN_Msk</a></td></tr>
<tr class="memitem:gabad54999d05c830541de19027fb92c97" id="r_gabad54999d05c830541de19027fb92c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97">RCC_APB2ENR_ADC1EN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga11c50e2378b7a8d15c9a2eb89f561efe" id="r_ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97">RCC_APB2ENR_ADC1EN_Pos</a>)</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42" id="r_ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a></td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309" id="r_ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b" id="r_gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>)</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f" id="r_gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="memitem:ga2e61727e044998a6ebee3dcf48614554" id="r_ga2e61727e044998a6ebee3dcf48614554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga781c030e54df45c8f190c9f03d20f4a5" id="r_ga781c030e54df45c8f190c9f03d20f4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>)</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da" id="r_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a></td></tr>
<tr class="memitem:gad102c00add26772eaeb32436e75620d0" id="r_gad102c00add26772eaeb32436e75620d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad102c00add26772eaeb32436e75620d0">RCC_APB2ENR_EXTITEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gadc001a079ad95e4f751c493ca8579a55" id="r_gadc001a079ad95e4f751c493ca8579a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc001a079ad95e4f751c493ca8579a55">RCC_APB2ENR_EXTITEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad102c00add26772eaeb32436e75620d0">RCC_APB2ENR_EXTITEN_Pos</a>)</td></tr>
<tr class="memitem:gabaf1299a791ca8a0a6b310a27fc775ca" id="r_gabaf1299a791ca8a0a6b310a27fc775ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaf1299a791ca8a0a6b310a27fc775ca">RCC_APB2ENR_EXTITEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc001a079ad95e4f751c493ca8579a55">RCC_APB2ENR_EXTITEN_Msk</a></td></tr>
<tr class="memitem:gac1023b40804156535a7fd0b0fd17da26" id="r_gac1023b40804156535a7fd0b0fd17da26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26">RCC_APB2ENR_TIM9EN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gad7973b960b45268bd0160c1f5f21acf2" id="r_gad7973b960b45268bd0160c1f5f21acf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26">RCC_APB2ENR_TIM9EN_Pos</a>)</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065" id="r_ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">RCC_APB2ENR_TIM9EN_Msk</a></td></tr>
<tr class="memitem:ga4175c4afc573a7bdd6fa19faaaf9f735" id="r_ga4175c4afc573a7bdd6fa19faaaf9f735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735">RCC_APB2ENR_TIM11EN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gaa5273bcf1abc8db0bf1617c747bab5ec" id="r_gaa5273bcf1abc8db0bf1617c747bab5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735">RCC_APB2ENR_TIM11EN_Pos</a>)</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188" id="r_gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">RCC_APB2ENR_TIM11EN_Msk</a></td></tr>
<tr class="memitem:ga866110f063c12154d4da0f2658934253" id="r_ga866110f063c12154d4da0f2658934253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga866110f063c12154d4da0f2658934253">RCC_APB2ENR_SPI5EN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga70d5a698eff0fcfb8c79d8c013393396" id="r_ga70d5a698eff0fcfb8c79d8c013393396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d5a698eff0fcfb8c79d8c013393396">RCC_APB2ENR_SPI5EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga866110f063c12154d4da0f2658934253">RCC_APB2ENR_SPI5EN_Pos</a>)</td></tr>
<tr class="memitem:gaa03ceeb67bbc312dedb16ca516e0d1ea" id="r_gaa03ceeb67bbc312dedb16ca516e0d1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d5a698eff0fcfb8c79d8c013393396">RCC_APB2ENR_SPI5EN_Msk</a></td></tr>
<tr class="memitem:gacded6b0f52a7b9ef3bde81ce8d4cd657" id="r_gacded6b0f52a7b9ef3bde81ce8d4cd657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacded6b0f52a7b9ef3bde81ce8d4cd657">RCC_AHB1LPENR_GPIOALPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab01076ddb6708e4c0ff9d6c4f22fa809" id="r_gab01076ddb6708e4c0ff9d6c4f22fa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809">RCC_AHB1LPENR_GPIOALPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacded6b0f52a7b9ef3bde81ce8d4cd657">RCC_AHB1LPENR_GPIOALPEN_Pos</a>)</td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb" id="r_gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809">RCC_AHB1LPENR_GPIOALPEN_Msk</a></td></tr>
<tr class="memitem:ga1408e65a8ca8d481d713a171adb4a8b9" id="r_ga1408e65a8ca8d481d713a171adb4a8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1408e65a8ca8d481d713a171adb4a8b9">RCC_AHB1LPENR_GPIOBLPEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gad765dcf02bb5f215ff3a77a63c16f746" id="r_gad765dcf02bb5f215ff3a77a63c16f746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746">RCC_AHB1LPENR_GPIOBLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1408e65a8ca8d481d713a171adb4a8b9">RCC_AHB1LPENR_GPIOBLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545" id="r_ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746">RCC_AHB1LPENR_GPIOBLPEN_Msk</a></td></tr>
<tr class="memitem:ga30cd4b8a99bb64ebbcac917ea64ccacc" id="r_ga30cd4b8a99bb64ebbcac917ea64ccacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cd4b8a99bb64ebbcac917ea64ccacc">RCC_AHB1LPENR_GPIOCLPEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga26ff370d6adef4823a87bd98c5767a42" id="r_ga26ff370d6adef4823a87bd98c5767a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42">RCC_AHB1LPENR_GPIOCLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30cd4b8a99bb64ebbcac917ea64ccacc">RCC_AHB1LPENR_GPIOCLPEN_Pos</a>)</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1" id="r_gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42">RCC_AHB1LPENR_GPIOCLPEN_Msk</a></td></tr>
<tr class="memitem:ga64e54771be85afdd10ad93c3acdef080" id="r_ga64e54771be85afdd10ad93c3acdef080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64e54771be85afdd10ad93c3acdef080">RCC_AHB1LPENR_GPIOHLPEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga5420182a12449790d9316927e05bab4b" id="r_ga5420182a12449790d9316927e05bab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b">RCC_AHB1LPENR_GPIOHLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64e54771be85afdd10ad93c3acdef080">RCC_AHB1LPENR_GPIOHLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9" id="r_ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b">RCC_AHB1LPENR_GPIOHLPEN_Msk</a></td></tr>
<tr class="memitem:ga2fb1b796b4ad84e3dd60b14b958d6f98" id="r_ga2fb1b796b4ad84e3dd60b14b958d6f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb1b796b4ad84e3dd60b14b958d6f98">RCC_AHB1LPENR_CRCLPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga87b177e8246a207541fbce277d4f48ab" id="r_ga87b177e8246a207541fbce277d4f48ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab">RCC_AHB1LPENR_CRCLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb1b796b4ad84e3dd60b14b958d6f98">RCC_AHB1LPENR_CRCLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052" id="r_ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab">RCC_AHB1LPENR_CRCLPEN_Msk</a></td></tr>
<tr class="memitem:ga07b410fb7c23f0ee3f8d100c5a409078" id="r_ga07b410fb7c23f0ee3f8d100c5a409078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b410fb7c23f0ee3f8d100c5a409078">RCC_AHB1LPENR_FLITFLPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gaafb7485a44d40e2da16270de53aa8171" id="r_gaafb7485a44d40e2da16270de53aa8171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171">RCC_AHB1LPENR_FLITFLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b410fb7c23f0ee3f8d100c5a409078">RCC_AHB1LPENR_FLITFLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796" id="r_ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171">RCC_AHB1LPENR_FLITFLPEN_Msk</a></td></tr>
<tr class="memitem:gab1719fa2c00b2554e679b7bd52e648b3" id="r_gab1719fa2c00b2554e679b7bd52e648b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1719fa2c00b2554e679b7bd52e648b3">RCC_AHB1LPENR_SRAM1LPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga3165c825e9a88a606803cd08a85d9dd9" id="r_ga3165c825e9a88a606803cd08a85d9dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9">RCC_AHB1LPENR_SRAM1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1719fa2c00b2554e679b7bd52e648b3">RCC_AHB1LPENR_SRAM1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c" id="r_ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9">RCC_AHB1LPENR_SRAM1LPEN_Msk</a></td></tr>
<tr class="memitem:ga014095a10051377b3cbdd6e5392d4625" id="r_ga014095a10051377b3cbdd6e5392d4625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014095a10051377b3cbdd6e5392d4625">RCC_AHB1LPENR_DMA1LPEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga8c9b77b3b402f07fd5196bc6ced33032" id="r_ga8c9b77b3b402f07fd5196bc6ced33032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032">RCC_AHB1LPENR_DMA1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014095a10051377b3cbdd6e5392d4625">RCC_AHB1LPENR_DMA1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77" id="r_ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032">RCC_AHB1LPENR_DMA1LPEN_Msk</a></td></tr>
<tr class="memitem:ga7b8cac0542554d72d2b230feed936194" id="r_ga7b8cac0542554d72d2b230feed936194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8cac0542554d72d2b230feed936194">RCC_AHB1LPENR_DMA2LPEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga8a4daa369b439dbff3744661225897bc" id="r_ga8a4daa369b439dbff3744661225897bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc">RCC_AHB1LPENR_DMA2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8cac0542554d72d2b230feed936194">RCC_AHB1LPENR_DMA2LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207" id="r_ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc">RCC_AHB1LPENR_DMA2LPEN_Msk</a></td></tr>
<tr class="memitem:ga0edd2ad91c0f1e4de9d653953838d66d" id="r_ga0edd2ad91c0f1e4de9d653953838d66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edd2ad91c0f1e4de9d653953838d66d">RCC_AHB1LPENR_RNGLPEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:gaecd530af7ffbef14a27b4638b46c002c" id="r_gaecd530af7ffbef14a27b4638b46c002c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd530af7ffbef14a27b4638b46c002c">RCC_AHB1LPENR_RNGLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0edd2ad91c0f1e4de9d653953838d66d">RCC_AHB1LPENR_RNGLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga57a5f9719a9cf3b5e5bb69db1bde915c" id="r_ga57a5f9719a9cf3b5e5bb69db1bde915c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57a5f9719a9cf3b5e5bb69db1bde915c">RCC_AHB1LPENR_RNGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd530af7ffbef14a27b4638b46c002c">RCC_AHB1LPENR_RNGLPEN_Msk</a></td></tr>
<tr class="memitem:ga93219e40400c9b6541b633c0412ac43c" id="r_ga93219e40400c9b6541b633c0412ac43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c">RCC_APB1LPENR_TIM5LPEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga73c7205ba8d0f5e12584ccf932efbc74" id="r_ga73c7205ba8d0f5e12584ccf932efbc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c">RCC_APB1LPENR_TIM5LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9" id="r_ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">RCC_APB1LPENR_TIM5LPEN_Msk</a></td></tr>
<tr class="memitem:ga36d3ba67d01b7993c45c0888a25ba77c" id="r_ga36d3ba67d01b7993c45c0888a25ba77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d3ba67d01b7993c45c0888a25ba77c">RCC_APB1LPENR_TIM6LPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaec6b200cfb1a2c2d2dd473b4d19213b7" id="r_gaec6b200cfb1a2c2d2dd473b4d19213b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7">RCC_APB1LPENR_TIM6LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36d3ba67d01b7993c45c0888a25ba77c">RCC_APB1LPENR_TIM6LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89" id="r_ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7">RCC_APB1LPENR_TIM6LPEN_Msk</a></td></tr>
<tr class="memitem:ga07afceb4035bc2df0a275f418de2c7f3" id="r_ga07afceb4035bc2df0a275f418de2c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07afceb4035bc2df0a275f418de2c7f3">RCC_APB1LPENR_LPTIM1LPEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga320c41cb3ec7e839f0268efd0ebf60d6" id="r_ga320c41cb3ec7e839f0268efd0ebf60d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320c41cb3ec7e839f0268efd0ebf60d6">RCC_APB1LPENR_LPTIM1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07afceb4035bc2df0a275f418de2c7f3">RCC_APB1LPENR_LPTIM1LPEN_Pos</a>)</td></tr>
<tr class="memitem:gafe553b52172fc5c5423f5d5e11a145f0" id="r_gafe553b52172fc5c5423f5d5e11a145f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0">RCC_APB1LPENR_LPTIM1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga320c41cb3ec7e839f0268efd0ebf60d6">RCC_APB1LPENR_LPTIM1LPEN_Msk</a></td></tr>
<tr class="memitem:ga777852a357e5d2fb97af6bf39a155507" id="r_ga777852a357e5d2fb97af6bf39a155507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777852a357e5d2fb97af6bf39a155507">RCC_APB1LPENR_RTCAPBLPEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga10d904d7a0ac32d7a1d52690e85c58c9" id="r_ga10d904d7a0ac32d7a1d52690e85c58c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d904d7a0ac32d7a1d52690e85c58c9">RCC_APB1LPENR_RTCAPBLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga777852a357e5d2fb97af6bf39a155507">RCC_APB1LPENR_RTCAPBLPEN_Pos</a>)</td></tr>
<tr class="memitem:gacae7ae503f901be3be5fd64bc46be851" id="r_gacae7ae503f901be3be5fd64bc46be851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae7ae503f901be3be5fd64bc46be851">RCC_APB1LPENR_RTCAPBLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10d904d7a0ac32d7a1d52690e85c58c9">RCC_APB1LPENR_RTCAPBLPEN_Msk</a></td></tr>
<tr class="memitem:ga96ef3e58ec8ebab942b958e1efc365a2" id="r_ga96ef3e58ec8ebab942b958e1efc365a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2">RCC_APB1LPENR_WWDGLPEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga24b3760635c135839bffebcdce62aa90" id="r_ga24b3760635c135839bffebcdce62aa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2">RCC_APB1LPENR_WWDGLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b" id="r_ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">RCC_APB1LPENR_WWDGLPEN_Msk</a></td></tr>
<tr class="memitem:ga6c7bc3dcdc95f9245977cc4de874bb1f" id="r_ga6c7bc3dcdc95f9245977cc4de874bb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f">RCC_APB1LPENR_SPI2LPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gada9dd21c62e16d73115a855bffc5a98a" id="r_gada9dd21c62e16d73115a855bffc5a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f">RCC_APB1LPENR_SPI2LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb" id="r_ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">RCC_APB1LPENR_SPI2LPEN_Msk</a></td></tr>
<tr class="memitem:ga36666e20226da8c9ddb2cbeb2aef1330" id="r_ga36666e20226da8c9ddb2cbeb2aef1330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330">RCC_APB1LPENR_USART2LPEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gaaffb3fa84a480055b7b9547cc09ed8cb" id="r_gaaffb3fa84a480055b7b9547cc09ed8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330">RCC_APB1LPENR_USART2LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671" id="r_ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">RCC_APB1LPENR_USART2LPEN_Msk</a></td></tr>
<tr class="memitem:ga3a099cd3cde1ab16cb0a8805d15df425" id="r_ga3a099cd3cde1ab16cb0a8805d15df425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425">RCC_APB1LPENR_I2C1LPEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga1afe0c2a2e36921403357bb10f168790" id="r_ga1afe0c2a2e36921403357bb10f168790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425">RCC_APB1LPENR_I2C1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7" id="r_ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">RCC_APB1LPENR_I2C1LPEN_Msk</a></td></tr>
<tr class="memitem:gaede8bc79a31bfe414f4c9bb6829b5804" id="r_gaede8bc79a31bfe414f4c9bb6829b5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804">RCC_APB1LPENR_I2C2LPEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga76e2c1200c865395531d57931327097d" id="r_ga76e2c1200c865395531d57931327097d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804">RCC_APB1LPENR_I2C2LPEN_Pos</a>)</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637" id="r_gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">RCC_APB1LPENR_I2C2LPEN_Msk</a></td></tr>
<tr class="memitem:ga19b7262204370336e6a0e543eba440bc" id="r_ga19b7262204370336e6a0e543eba440bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b7262204370336e6a0e543eba440bc">RCC_APB1LPENR_FMPI2C1LPEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga6e993b031e3412edba0cc9f68073dcde" id="r_ga6e993b031e3412edba0cc9f68073dcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e993b031e3412edba0cc9f68073dcde">RCC_APB1LPENR_FMPI2C1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19b7262204370336e6a0e543eba440bc">RCC_APB1LPENR_FMPI2C1LPEN_Pos</a></td></tr>
<tr class="memitem:ga677c5564f3a3ddde8b43e8fab100efff" id="r_ga677c5564f3a3ddde8b43e8fab100efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677c5564f3a3ddde8b43e8fab100efff">RCC_APB1LPENR_FMPI2C1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e993b031e3412edba0cc9f68073dcde">RCC_APB1LPENR_FMPI2C1LPEN_Msk</a></td></tr>
<tr class="memitem:ga67fd356139c695e461be99af8aafa297" id="r_ga67fd356139c695e461be99af8aafa297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297">RCC_APB1LPENR_PWRLPEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga653ef9d97213f971b3ace653a8f7f4f0" id="r_ga653ef9d97213f971b3ace653a8f7f4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297">RCC_APB1LPENR_PWRLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4" id="r_ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">RCC_APB1LPENR_PWRLPEN_Msk</a></td></tr>
<tr class="memitem:gad83f868ee37a8885c4ff2e293e4df4f6" id="r_gad83f868ee37a8885c4ff2e293e4df4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83f868ee37a8885c4ff2e293e4df4f6">RCC_APB1LPENR_DACLPEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:gaecbfaa2f91227a9bdb7c6dcabddb75c7" id="r_gaecbfaa2f91227a9bdb7c6dcabddb75c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7">RCC_APB1LPENR_DACLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad83f868ee37a8885c4ff2e293e4df4f6">RCC_APB1LPENR_DACLPEN_Pos</a>)</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4" id="r_gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7">RCC_APB1LPENR_DACLPEN_Msk</a></td></tr>
<tr class="memitem:ga5ac0ea3808afc94624b680e8b3749a66" id="r_ga5ac0ea3808afc94624b680e8b3749a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac0ea3808afc94624b680e8b3749a66">RCC_APB2LPENR_TIM1LPEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga858c7e6effbead8e2953c8af89451f05" id="r_ga858c7e6effbead8e2953c8af89451f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05">RCC_APB2LPENR_TIM1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac0ea3808afc94624b680e8b3749a66">RCC_APB2LPENR_TIM1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd" id="r_ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05">RCC_APB2LPENR_TIM1LPEN_Msk</a></td></tr>
<tr class="memitem:ga4bcb3fc3f4b2e68f667724cdd2e04ce8" id="r_ga4bcb3fc3f4b2e68f667724cdd2e04ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcb3fc3f4b2e68f667724cdd2e04ce8">RCC_APB2LPENR_USART1LPEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga294b9579075d948ff613d153a7a3c3ca" id="r_ga294b9579075d948ff613d153a7a3c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcb3fc3f4b2e68f667724cdd2e04ce8">RCC_APB2LPENR_USART1LPEN_Pos</a>)</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98" id="r_gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">RCC_APB2LPENR_USART1LPEN_Msk</a></td></tr>
<tr class="memitem:gaa70231e7e2fbbac64535106f4aa48e3f" id="r_gaa70231e7e2fbbac64535106f4aa48e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70231e7e2fbbac64535106f4aa48e3f">RCC_APB2LPENR_USART6LPEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga4262d6ef04c2c0ebe14c133021f0ae03" id="r_ga4262d6ef04c2c0ebe14c133021f0ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03">RCC_APB2LPENR_USART6LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70231e7e2fbbac64535106f4aa48e3f">RCC_APB2LPENR_USART6LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d" id="r_ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03">RCC_APB2LPENR_USART6LPEN_Msk</a></td></tr>
<tr class="memitem:gae30aac03ac0c319cc528d35e7f459997" id="r_gae30aac03ac0c319cc528d35e7f459997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997">RCC_APB2LPENR_ADC1LPEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga116ac44e1a83643de5be822458c9f42b" id="r_ga116ac44e1a83643de5be822458c9f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997">RCC_APB2LPENR_ADC1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab" id="r_ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">RCC_APB2LPENR_ADC1LPEN_Msk</a></td></tr>
<tr class="memitem:ga2ddb35d5536b1e28be09ba48b0726721" id="r_ga2ddb35d5536b1e28be09ba48b0726721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721">RCC_APB2LPENR_SPI1LPEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gae3b71e51ae5bffdaf53ceb522f147892" id="r_gae3b71e51ae5bffdaf53ceb522f147892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721">RCC_APB2LPENR_SPI1LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa" id="r_ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">RCC_APB2LPENR_SPI1LPEN_Msk</a></td></tr>
<tr class="memitem:gaa4bb28885c56bf8b04da2633393c5b47" id="r_gaa4bb28885c56bf8b04da2633393c5b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47">RCC_APB2LPENR_SYSCFGLPEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gab4d070a25b830752decd55b74a452cda" id="r_gab4d070a25b830752decd55b74a452cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47">RCC_APB2LPENR_SYSCFGLPEN_Pos</a>)</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e" id="r_gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">RCC_APB2LPENR_SYSCFGLPEN_Msk</a></td></tr>
<tr class="memitem:gaae98a413db11f22c92a4ff47127cd133" id="r_gaae98a413db11f22c92a4ff47127cd133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae98a413db11f22c92a4ff47127cd133">RCC_APB2LPENR_EXTITLPEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga705cd5003455437c93268ee089c6e5ef" id="r_ga705cd5003455437c93268ee089c6e5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga705cd5003455437c93268ee089c6e5ef">RCC_APB2LPENR_EXTITLPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae98a413db11f22c92a4ff47127cd133">RCC_APB2LPENR_EXTITLPEN_Pos</a>)</td></tr>
<tr class="memitem:ga3552f8e5606df7790bd2bbfe77607f49" id="r_ga3552f8e5606df7790bd2bbfe77607f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3552f8e5606df7790bd2bbfe77607f49">RCC_APB2LPENR_EXTITLPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga705cd5003455437c93268ee089c6e5ef">RCC_APB2LPENR_EXTITLPEN_Msk</a></td></tr>
<tr class="memitem:gae087736e445764bceba754d1d424f8d1" id="r_gae087736e445764bceba754d1d424f8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1">RCC_APB2LPENR_TIM9LPEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gae3d30a083acde66ba393ef2e7e2d3424" id="r_gae3d30a083acde66ba393ef2e7e2d3424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1">RCC_APB2LPENR_TIM9LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1" id="r_ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">RCC_APB2LPENR_TIM9LPEN_Msk</a></td></tr>
<tr class="memitem:gabcc3b8ef34620fa6f4e82cbbf527fc27" id="r_gabcc3b8ef34620fa6f4e82cbbf527fc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27">RCC_APB2LPENR_TIM11LPEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga4cabf028115d0694b1bba23610d23da8" id="r_ga4cabf028115d0694b1bba23610d23da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27">RCC_APB2LPENR_TIM11LPEN_Pos</a>)</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94" id="r_gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">RCC_APB2LPENR_TIM11LPEN_Msk</a></td></tr>
<tr class="memitem:ga9a0bcc8f1adce7ba1d036f1e80833022" id="r_ga9a0bcc8f1adce7ba1d036f1e80833022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0bcc8f1adce7ba1d036f1e80833022">RCC_APB2LPENR_SPI5LPEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga0135552913f555553edd5edd303b01c4" id="r_ga0135552913f555553edd5edd303b01c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0135552913f555553edd5edd303b01c4">RCC_APB2LPENR_SPI5LPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0bcc8f1adce7ba1d036f1e80833022">RCC_APB2LPENR_SPI5LPEN_Pos</a>)</td></tr>
<tr class="memitem:ga328b8ccda77ab9f0ce965888646df17c" id="r_ga328b8ccda77ab9f0ce965888646df17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0135552913f555553edd5edd303b01c4">RCC_APB2LPENR_SPI5LPEN_Msk</a></td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68" id="r_ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4" id="r_ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a>)</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead" id="r_ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02" id="r_ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c" id="r_ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>)</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c" id="r_gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4" id="r_ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2" id="r_ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a>)</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0" id="r_ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="memitem:gab5399f67ff89c95c253b8eebe8286a50" id="r_gab5399f67ff89c95c253b8eebe8286a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5399f67ff89c95c253b8eebe8286a50">RCC_BDCR_LSEMOD_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga8ad3c85ebce592816329da96dbb30a6c" id="r_ga8ad3c85ebce592816329da96dbb30a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad3c85ebce592816329da96dbb30a6c">RCC_BDCR_LSEMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5399f67ff89c95c253b8eebe8286a50">RCC_BDCR_LSEMOD_Pos</a>)</td></tr>
<tr class="memitem:gafe360ffbda460aef12c42651a2b17583" id="r_gafe360ffbda460aef12c42651a2b17583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583">RCC_BDCR_LSEMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad3c85ebce592816329da96dbb30a6c">RCC_BDCR_LSEMOD_Msk</a></td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d" id="r_ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e" id="r_ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40" id="r_gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0" id="r_ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4" id="r_gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">RCC_BDCR_RTCSEL_Pos</a>)</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d" id="r_gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2" id="r_gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a>)</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53" id="r_ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e" id="r_gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17" id="r_ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a>)</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2" id="r_ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8" id="r_gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248" id="r_gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>)</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b" id="r_ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55" id="r_ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373" id="r_ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>)</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb" id="r_gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4" id="r_gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c" id="r_ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>)</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716" id="r_gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="memitem:ga9c08aed9f0628271098706c4b46be813" id="r_ga9c08aed9f0628271098706c4b46be813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813">RCC_CSR_BORRSTF_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga55345f6a3e5c36cad82d85c3c7c9114c" id="r_ga55345f6a3e5c36cad82d85c3c7c9114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">RCC_CSR_BORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813">RCC_CSR_BORRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga6685c7bd94a46c82c7ca69afa1707c39" id="r_ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">RCC_CSR_BORRSTF_Msk</a></td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227" id="r_ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6" id="r_ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1" id="r_ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4" id="r_gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd" id="r_ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf" id="r_ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af" id="r_ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225" id="r_ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f" id="r_ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3" id="r_ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97" id="r_gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f" id="r_ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81" id="r_gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d" id="r_ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>)</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826" id="r_gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0" id="r_ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a" id="r_ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>)</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf" id="r_ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="memitem:gaf600bc53fc80265347f6c76c6b8b728a" id="r_gaf600bc53fc80265347f6c76c6b8b728a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf600bc53fc80265347f6c76c6b8b728a">RCC_CSR_PADRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></td></tr>
<tr class="memitem:ga1507e79ffc475547f2a9c9238965b57f" id="r_ga1507e79ffc475547f2a9c9238965b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1507e79ffc475547f2a9c9238965b57f">RCC_CSR_WDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></td></tr>
<tr class="memitem:ga76dd9dc93a74d66a6cb8241d11fb2bf5" id="r_ga76dd9dc93a74d66a6cb8241d11fb2bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76dd9dc93a74d66a6cb8241d11fb2bf5">RCC_SSCGR_MODPER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa4446b54ba7ada897a42e3311b946182" id="r_gaa4446b54ba7ada897a42e3311b946182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182">RCC_SSCGR_MODPER_Msk</a>&#160;&#160;&#160;(0x1FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76dd9dc93a74d66a6cb8241d11fb2bf5">RCC_SSCGR_MODPER_Pos</a>)</td></tr>
<tr class="memitem:gaf6fd9fde5cf03700de4c304b9c5dfb7c" id="r_gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182">RCC_SSCGR_MODPER_Msk</a></td></tr>
<tr class="memitem:ga0dee22588439c5aa7bc9ee69cb89cce9" id="r_ga0dee22588439c5aa7bc9ee69cb89cce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gaea77ceb4a2430c2d297ac24a7ad9303d" id="r_gaea77ceb4a2430c2d297ac24a7ad9303d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d">RCC_SSCGR_INCSTEP_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>)</td></tr>
<tr class="memitem:ga0f801e25eb841262467f54e7325b7806" id="r_ga0f801e25eb841262467f54e7325b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d">RCC_SSCGR_INCSTEP_Msk</a></td></tr>
<tr class="memitem:ga25f92667802ad9c8dc1549d65666a03f" id="r_ga25f92667802ad9c8dc1549d65666a03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f92667802ad9c8dc1549d65666a03f">RCC_SSCGR_SPREADSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga0a8dce731d21ecb6c8bcb873023b979b" id="r_ga0a8dce731d21ecb6c8bcb873023b979b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b">RCC_SSCGR_SPREADSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25f92667802ad9c8dc1549d65666a03f">RCC_SSCGR_SPREADSEL_Pos</a>)</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687" id="r_ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b">RCC_SSCGR_SPREADSEL_Msk</a></td></tr>
<tr class="memitem:gae934eed92c2081acbeee062e1932943d" id="r_gae934eed92c2081acbeee062e1932943d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934eed92c2081acbeee062e1932943d">RCC_SSCGR_SSCGEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga77656e179e5741014ea95703f65a4f99" id="r_ga77656e179e5741014ea95703f65a4f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99">RCC_SSCGR_SSCGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae934eed92c2081acbeee062e1932943d">RCC_SSCGR_SSCGEN_Pos</a>)</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0" id="r_ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99">RCC_SSCGR_SSCGEN_Msk</a></td></tr>
<tr class="memitem:ga943fa37ef2ecaa07d9b0d7b215382a03" id="r_ga943fa37ef2ecaa07d9b0d7b215382a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943fa37ef2ecaa07d9b0d7b215382a03">RCC_DCKCFGR_TIMPRE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga1e5d925a89776aa0bee03e7ab374c6bc" id="r_ga1e5d925a89776aa0bee03e7ab374c6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc">RCC_DCKCFGR_TIMPRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga943fa37ef2ecaa07d9b0d7b215382a03">RCC_DCKCFGR_TIMPRE_Pos</a>)</td></tr>
<tr class="memitem:ga78cc4107f023df9a3168daf04ba1c2da" id="r_ga78cc4107f023df9a3168daf04ba1c2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cc4107f023df9a3168daf04ba1c2da">RCC_DCKCFGR_TIMPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc">RCC_DCKCFGR_TIMPRE_Msk</a></td></tr>
<tr class="memitem:ga341458a97649d41a2ff2228244600e7a" id="r_ga341458a97649d41a2ff2228244600e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341458a97649d41a2ff2228244600e7a">RCC_DCKCFGR_I2SSRC_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:gadb707ab40bda124ad7103680161fa8ac" id="r_gadb707ab40bda124ad7103680161fa8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb707ab40bda124ad7103680161fa8ac">RCC_DCKCFGR_I2SSRC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga341458a97649d41a2ff2228244600e7a">RCC_DCKCFGR_I2SSRC_Pos</a>)</td></tr>
<tr class="memitem:ga7f8f3d3ae3a6535634701ec93d4d4bc0" id="r_ga7f8f3d3ae3a6535634701ec93d4d4bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f8f3d3ae3a6535634701ec93d4d4bc0">RCC_DCKCFGR_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb707ab40bda124ad7103680161fa8ac">RCC_DCKCFGR_I2SSRC_Msk</a></td></tr>
<tr class="memitem:gacae0f89edd4d326b8b3da43573b87594" id="r_gacae0f89edd4d326b8b3da43573b87594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae0f89edd4d326b8b3da43573b87594">RCC_DCKCFGR_I2SSRC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga341458a97649d41a2ff2228244600e7a">RCC_DCKCFGR_I2SSRC_Pos</a>)</td></tr>
<tr class="memitem:gaed0352ec0b0fdf801f1a54686a5034a2" id="r_gaed0352ec0b0fdf801f1a54686a5034a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed0352ec0b0fdf801f1a54686a5034a2">RCC_DCKCFGR_I2SSRC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga341458a97649d41a2ff2228244600e7a">RCC_DCKCFGR_I2SSRC_Pos</a>)</td></tr>
<tr class="memitem:ga981cca112d16a8b1e6711680a75b1123" id="r_ga981cca112d16a8b1e6711680a75b1123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga981cca112d16a8b1e6711680a75b1123">RCC_DCKCFGR2_FMPI2C1SEL_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga6bc1851283ee3aaa73e42b3049f8f3b3" id="r_ga6bc1851283ee3aaa73e42b3049f8f3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc1851283ee3aaa73e42b3049f8f3b3">RCC_DCKCFGR2_FMPI2C1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981cca112d16a8b1e6711680a75b1123">RCC_DCKCFGR2_FMPI2C1SEL_Pos</a>)</td></tr>
<tr class="memitem:ga46adf51f6538936e667eaf5411d2bfd4" id="r_ga46adf51f6538936e667eaf5411d2bfd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46adf51f6538936e667eaf5411d2bfd4">RCC_DCKCFGR2_FMPI2C1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc1851283ee3aaa73e42b3049f8f3b3">RCC_DCKCFGR2_FMPI2C1SEL_Msk</a></td></tr>
<tr class="memitem:ga802a1fdb239c60b5ad5b7b341801829f" id="r_ga802a1fdb239c60b5ad5b7b341801829f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga802a1fdb239c60b5ad5b7b341801829f">RCC_DCKCFGR2_FMPI2C1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981cca112d16a8b1e6711680a75b1123">RCC_DCKCFGR2_FMPI2C1SEL_Pos</a>)</td></tr>
<tr class="memitem:ga61a89da8a27ac7d821690eb66bafa0e3" id="r_ga61a89da8a27ac7d821690eb66bafa0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61a89da8a27ac7d821690eb66bafa0e3">RCC_DCKCFGR2_FMPI2C1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981cca112d16a8b1e6711680a75b1123">RCC_DCKCFGR2_FMPI2C1SEL_Pos</a>)</td></tr>
<tr class="memitem:ga38f65e896609909d9dfae35fd80569ce" id="r_ga38f65e896609909d9dfae35fd80569ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f65e896609909d9dfae35fd80569ce">RCC_DCKCFGR2_LPTIM1SEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:ga36f99d465d3c22241e66e42ccca50c8a" id="r_ga36f99d465d3c22241e66e42ccca50c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f99d465d3c22241e66e42ccca50c8a">RCC_DCKCFGR2_LPTIM1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f65e896609909d9dfae35fd80569ce">RCC_DCKCFGR2_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="memitem:ga475ba3a1e935e2ea57c2a8be8d76c035" id="r_ga475ba3a1e935e2ea57c2a8be8d76c035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f99d465d3c22241e66e42ccca50c8a">RCC_DCKCFGR2_LPTIM1SEL_Msk</a></td></tr>
<tr class="memitem:ga8a2e6a583ba629648c1ac361c172a84a" id="r_ga8a2e6a583ba629648c1ac361c172a84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2e6a583ba629648c1ac361c172a84a">RCC_DCKCFGR2_LPTIM1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f65e896609909d9dfae35fd80569ce">RCC_DCKCFGR2_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="memitem:ga961ad0ca54cc350e91030f49c2d51d2c" id="r_ga961ad0ca54cc350e91030f49c2d51d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961ad0ca54cc350e91030f49c2d51d2c">RCC_DCKCFGR2_LPTIM1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f65e896609909d9dfae35fd80569ce">RCC_DCKCFGR2_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="memitem:gaf2013ef5a17240897df5b7bf00b7b290" id="r_gaf2013ef5a17240897df5b7bf00b7b290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">RNG_CR_RNGEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaeee66d4dd5c33fa16a98b001dd63bd73" id="r_gaeee66d4dd5c33fa16a98b001dd63bd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">RNG_CR_RNGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">RNG_CR_RNGEN_Pos</a>)</td></tr>
<tr class="memitem:ga6ee81827bb1d78e84e78a74449c8d56a" id="r_ga6ee81827bb1d78e84e78a74449c8d56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a">RNG_CR_RNGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">RNG_CR_RNGEN_Msk</a></td></tr>
<tr class="memitem:ga8d1a529728903ae8659aa26f869f6537" id="r_ga8d1a529728903ae8659aa26f869f6537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">RNG_CR_IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga8253017bd1f0d7652f107266ffb0297b" id="r_ga8253017bd1f0d7652f107266ffb0297b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">RNG_CR_IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">RNG_CR_IE_Pos</a>)</td></tr>
<tr class="memitem:ga27424b682bcee7fff22f92a2dbcea57a" id="r_ga27424b682bcee7fff22f92a2dbcea57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a">RNG_CR_IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">RNG_CR_IE_Msk</a></td></tr>
<tr class="memitem:ga17cb7add2587efeea18a208c76d73727" id="r_ga17cb7add2587efeea18a208c76d73727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">RNG_SR_DRDY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gafd19bcfa8894faf2ac5f57d287f00a8b" id="r_gafd19bcfa8894faf2ac5f57d287f00a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">RNG_SR_DRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">RNG_SR_DRDY_Pos</a>)</td></tr>
<tr class="memitem:ga54434ed74bdb00fd0f13422d3e85a2fc" id="r_ga54434ed74bdb00fd0f13422d3e85a2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc">RNG_SR_DRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">RNG_SR_DRDY_Msk</a></td></tr>
<tr class="memitem:ga164b5050473dff67a5cd6ca400bb5a89" id="r_ga164b5050473dff67a5cd6ca400bb5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">RNG_SR_CECS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga699d24eb133814c5be46fe6e588cc093" id="r_ga699d24eb133814c5be46fe6e588cc093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">RNG_SR_CECS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">RNG_SR_CECS_Pos</a>)</td></tr>
<tr class="memitem:ga4bb49d327474c3c61877bb20290f51d0" id="r_ga4bb49d327474c3c61877bb20290f51d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0">RNG_SR_CECS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">RNG_SR_CECS_Msk</a></td></tr>
<tr class="memitem:ga51e0238194c400f9c6ac0b34826e55eb" id="r_ga51e0238194c400f9c6ac0b34826e55eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">RNG_SR_SECS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga8a312837097b7b3c2528e17a2cfc5f7d" id="r_ga8a312837097b7b3c2528e17a2cfc5f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">RNG_SR_SECS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">RNG_SR_SECS_Pos</a>)</td></tr>
<tr class="memitem:ga5562bc13afe295893dc3997a4917fee2" id="r_ga5562bc13afe295893dc3997a4917fee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2">RNG_SR_SECS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">RNG_SR_SECS_Msk</a></td></tr>
<tr class="memitem:ga341c152f61c352b96fb0c3c245e3d958" id="r_ga341c152f61c352b96fb0c3c245e3d958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">RNG_SR_CEIS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3efcca0c0381982a8044d09aaa6b6df9" id="r_ga3efcca0c0381982a8044d09aaa6b6df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">RNG_SR_CEIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">RNG_SR_CEIS_Pos</a>)</td></tr>
<tr class="memitem:ga3b89a08bcc8a7a6078bd9f5f2f34bb53" id="r_ga3b89a08bcc8a7a6078bd9f5f2f34bb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53">RNG_SR_CEIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">RNG_SR_CEIS_Msk</a></td></tr>
<tr class="memitem:gaecf22f4de968dc9aa29d55760ebdb980" id="r_gaecf22f4de968dc9aa29d55760ebdb980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">RNG_SR_SEIS_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga1d78e80e064c7746b98ed89304aab367" id="r_ga1d78e80e064c7746b98ed89304aab367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">RNG_SR_SEIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">RNG_SR_SEIS_Pos</a>)</td></tr>
<tr class="memitem:gaa6b0e11930f20484f0d0aca79959d9b2" id="r_gaa6b0e11930f20484f0d0aca79959d9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2">RNG_SR_SEIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">RNG_SR_SEIS_Msk</a></td></tr>
<tr class="memitem:ga8c33bacdb5372bad482df029d77a9e5e" id="r_ga8c33bacdb5372bad482df029d77a9e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">RTC_TAMPER2_SUPPORT</a></td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73" id="r_ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679" id="r_gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>)</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9" id="r_ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c" id="r_ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94" id="r_gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655" id="r_gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866" id="r_ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121" id="r_ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14" id="r_ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63" id="r_ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5" id="r_gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be" id="r_gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63" id="r_gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d" id="r_ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca" id="r_ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a" id="r_gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f" id="r_ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a" id="r_ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc" id="r_ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7" id="r_gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a" id="r_ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173" id="r_gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd" id="r_ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06" id="r_ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b" id="r_gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc" id="r_gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126" id="r_gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5" id="r_ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66" id="r_ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419" id="r_gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f" id="r_gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0" id="r_gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9" id="r_ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b" id="r_ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca" id="r_ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5" id="r_gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1" id="r_ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3" id="r_ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500" id="r_ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2" id="r_gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3" id="r_gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609" id="r_gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759" id="r_ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83" id="r_ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937" id="r_ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9" id="r_gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435" id="r_ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555" id="r_ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062" id="r_gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb" id="r_ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e" id="r_gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f" id="r_gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249" id="r_gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601" id="r_ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc" id="r_ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af" id="r_ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7" id="r_gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f" id="r_ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61" id="r_ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e" id="r_gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6" id="r_ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab" id="r_ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483" id="r_ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>)</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31" id="r_ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4" id="r_ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb" id="r_ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372" id="r_gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0" id="r_ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1" id="r_gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe" id="r_ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1" id="r_ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a" id="r_gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09" id="r_ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350" id="r_ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6" id="r_ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d" id="r_ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d" id="r_ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158" id="r_ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663" id="r_gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f" id="r_ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4" id="r_ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b" id="r_ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66" id="r_gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac" id="r_ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b" id="r_ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>)</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60" id="r_ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c" id="r_ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f" id="r_gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b" id="r_ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a" id="r_gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c" id="r_ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511" id="r_ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4" id="r_ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>)</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb" id="r_ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1" id="r_gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc" id="r_gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>)</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41" id="r_ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f" id="r_gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2" id="r_ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>)</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289" id="r_ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f" id="r_ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880" id="r_ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>)</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f" id="r_ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0" id="r_gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417" id="r_ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>)</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b" id="r_gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700" id="r_ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31" id="r_ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>)</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d" id="r_gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="memitem:ga1432b0a0a031fe1143d153fe3073d7d2" id="r_ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga83d862c5a5e56813b86246d22821ac9b" id="r_ga83d862c5a5e56813b86246d22821ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>)</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226" id="r_ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a></td></tr>
<tr class="memitem:gad21245a52288246fbca5b954f38c65e8" id="r_gad21245a52288246fbca5b954f38c65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga1e79f603f18cfbc266cc55162b739260" id="r_ga1e79f603f18cfbc266cc55162b739260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>)</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d" id="r_gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a></td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70" id="r_gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e" id="r_ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>)</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583" id="r_ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884" id="r_gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc" id="r_gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>)</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0" id="r_ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="memitem:gaf919254119ed634798f3b936dc01e66d" id="r_gaf919254119ed634798f3b936dc01e66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gac5b45d595cd44d31a7f34609b6e7bf1a" id="r_gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>)</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3" id="r_ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a></td></tr>
<tr class="memitem:gae534f6bb5933c05bc2b63aa70907bfb2" id="r_gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaae811bd5a731a4d12d5fabc1c1701e7a" id="r_gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>)</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586" id="r_ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a></td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b" id="r_ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40" id="r_ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>)</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584" id="r_ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="memitem:gab362e94b8e99714082eb0981045a28b7" id="r_gab362e94b8e99714082eb0981045a28b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7">RTC_CR_DCE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga005e60bfb5de91f5d9635d1e8e63f6d3" id="r_ga005e60bfb5de91f5d9635d1e8e63f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7">RTC_CR_DCE_Pos</a>)</td></tr>
<tr class="memitem:ga4ce7cb8b575142e125863d61ea4765ba" id="r_ga4ce7cb8b575142e125863d61ea4765ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">RTC_CR_DCE_Msk</a></td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e" id="r_ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347" id="r_ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>)</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3" id="r_gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130" id="r_gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c" id="r_ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>)</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054" id="r_ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c" id="r_gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54" id="r_gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>)</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021" id="r_ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b" id="r_ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e" id="r_ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>)</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7" id="r_gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="memitem:gad30da1c2029c23889c4dd29ee8fa7eea" id="r_gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad1961b22823e4f592ac8d1733e079e2a" id="r_gad1961b22823e4f592ac8d1733e079e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0" id="r_ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a></td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79" id="r_ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215" id="r_ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923" id="r_gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef" id="r_ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a></td></tr>
<tr class="memitem:gaa59397ca25b1fc9fbc43cfca986c14e4" id="r_gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga8ab18f49ac6ab32322ebb58131a456ea" id="r_ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>)</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9" id="r_ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a></td></tr>
<tr class="memitem:gaf18fa672ae72db52c7a6c5a2658a5190" id="r_gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga84bbb84dba6aef26a16b2410c3a3ec5d" id="r_ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>)</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0" id="r_gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a></td></tr>
<tr class="memitem:ga0347e70fa9f25a6a52d3ceac1713ccee" id="r_ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga436cbba9b17ad91735e876596c8a6914" id="r_ga436cbba9b17ad91735e876596c8a6914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>)</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845" id="r_gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a></td></tr>
<tr class="memitem:gaa38f2ee43244798276792a0c5a64f41e" id="r_gaa38f2ee43244798276792a0c5a64f41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga1a44c6cf950526be3f768c9175e3e62e" id="r_ga1a44c6cf950526be3f768c9175e3e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>)</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff" id="r_ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a></td></tr>
<tr class="memitem:ga09bb6ceebab0b76cd2121816e787749a" id="r_ga09bb6ceebab0b76cd2121816e787749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga8f5151d79a2761d423ddbc0b6c3cca1f" id="r_ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>)</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484" id="r_ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a></td></tr>
<tr class="memitem:gae6c5050a881336d0a8710d096fe4b01a" id="r_gae6c5050a881336d0a8710d096fe4b01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga53360cc2baf2a2142289493b2a16c372" id="r_ga53360cc2baf2a2142289493b2a16c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>)</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766" id="r_ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a></td></tr>
<tr class="memitem:ga4891bf442ab59fa4488bc0ed308c56c2" id="r_ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gac80e30a64a34bd547229f68b76d63a87" id="r_gac80e30a64a34bd547229f68b76d63a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>)</td></tr>
<tr class="memitem:ga7976972a5fc6705fede85536520367d6" id="r_ga7976972a5fc6705fede85536520367d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a></td></tr>
<tr class="memitem:ga4bbb887fab178f2ad6c26fe28bd16cd6" id="r_ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaf5aeb3a57686a3bca74ebce43559161e" id="r_gaf5aeb3a57686a3bca74ebce43559161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>)</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c" id="r_ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a></td></tr>
<tr class="memitem:gab9a0e0b639b59be3c662267184bddf69" id="r_gab9a0e0b639b59be3c662267184bddf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gae5e864e670cc4643c1e65b21da150c74" id="r_gae5e864e670cc4643c1e65b21da150c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>)</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a" id="r_gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a></td></tr>
<tr class="memitem:ga601564e925eefdbde3aafdcbf0a978c5" id="r_ga601564e925eefdbde3aafdcbf0a978c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6a29ce1f3e261024726679c17f42a9b1" id="r_ga6a29ce1f3e261024726679c17f42a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>)</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972" id="r_gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a></td></tr>
<tr class="memitem:ga8dd0bed53ed3cc1bbc70efa82bcac846" id="r_ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3f87ecd7737391a4ff0c236a17dbfd32" id="r_ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>)</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8" id="r_ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a></td></tr>
<tr class="memitem:gae6f7e11d89c6480d68013ce7c0478045" id="r_gae6f7e11d89c6480d68013ce7c0478045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga25131777233cef2dfffdc178667559e4" id="r_ga25131777233cef2dfffdc178667559e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>)</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292" id="r_ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a></td></tr>
<tr class="memitem:gad4312f68d569942ac8d1b6abfb0f5aad" id="r_gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga36cc41c7b626c5047f97fac12337395d" id="r_ga36cc41c7b626c5047f97fac12337395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>)</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9" id="r_ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a></td></tr>
<tr class="memitem:ga8d75a29fa323d93d3d0bb2cb60b24474" id="r_ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga673f0ff6267142391ca1d37289b305f2" id="r_ga673f0ff6267142391ca1d37289b305f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>)</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40" id="r_ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a></td></tr>
<tr class="memitem:ga011f9bc215e39c91f33f0472e0b59643" id="r_ga011f9bc215e39c91f33f0472e0b59643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga6cf9f3b0159c2f29749babdc55ef1a1b" id="r_ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>)</td></tr>
<tr class="memitem:ga5a0c34bff6dc9fce29e2be35d32d9d05" id="r_ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a></td></tr>
<tr class="memitem:gab296f795ad4fa25ad0cb3c92967f9565" id="r_gab296f795ad4fa25ad0cb3c92967f9565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac4d96dae4fdd343fe6e9ebc7c5f7d80d" id="r_gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>)</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e" id="r_ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a></td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe" id="r_gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15" id="r_ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>)</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711" id="r_gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf" id="r_ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab" id="r_ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>)</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb" id="r_ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="memitem:gae50a0fcd154d36aa0b506a875e8d100e" id="r_gae50a0fcd154d36aa0b506a875e8d100e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1c2d178daf42c0febdbf67583a83b6a0" id="r_ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>)</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb" id="r_ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a></td></tr>
<tr class="memitem:ga79b734efd7f580384b76364f8159ce2a" id="r_ga79b734efd7f580384b76364f8159ce2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a">RTC_CALIBR_DCS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gac975f6abc1ae98deb38d1c523a564431" id="r_gac975f6abc1ae98deb38d1c523a564431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a">RTC_CALIBR_DCS_Pos</a>)</td></tr>
<tr class="memitem:gaa63841fd7262fd307f211ee8e9e8a6f0" id="r_gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">RTC_CALIBR_DCS_Msk</a></td></tr>
<tr class="memitem:ga612c3ec0e88f91fd34cfb4910b5b46fb" id="r_ga612c3ec0e88f91fd34cfb4910b5b46fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb">RTC_CALIBR_DC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gabb0820dbde8c1188a5c045e6e264c1f8" id="r_gabb0820dbde8c1188a5c045e6e264c1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb">RTC_CALIBR_DC_Pos</a>)</td></tr>
<tr class="memitem:gab5523cf582ebc0a987c6a2c2007bc10d" id="r_gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">RTC_CALIBR_DC_Msk</a></td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb" id="r_gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500" id="r_ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>)</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9" id="r_ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649" id="r_gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b" id="r_gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>)</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92" id="r_ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436" id="r_gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f" id="r_ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b" id="r_ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc" id="r_ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58" id="r_ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622" id="r_gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1" id="r_ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf" id="r_ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9" id="r_ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd" id="r_ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a" id="r_gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297" id="r_ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b" id="r_ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e" id="r_ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>)</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3" id="r_ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f" id="r_ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a" id="r_ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>)</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900" id="r_gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2" id="r_gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37" id="r_gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb" id="r_ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453" id="r_ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77" id="r_gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222" id="r_ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201" id="r_ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142" id="r_ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c" id="r_ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef" id="r_ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35" id="r_gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a" id="r_ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30" id="r_gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409" id="r_gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>)</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc" id="r_ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450" id="r_gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e" id="r_gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297" id="r_ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6" id="r_ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968" id="r_ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d" id="r_gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93" id="r_gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2" id="r_gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845" id="r_ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f" id="r_gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66" id="r_ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374" id="r_gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772" id="r_ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52" id="r_gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb" id="r_ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>)</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1" id="r_ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd" id="r_ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0" id="r_ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a" id="r_ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca" id="r_gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a" id="r_ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97" id="r_ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3" id="r_ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866" id="r_ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b" id="r_gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe" id="r_gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c" id="r_ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f" id="r_ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2" id="r_gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga2383d51761039ce9b70e6a33bfde165a" id="r_ga2383d51761039ce9b70e6a33bfde165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga6359d5b79cd667e4f7f093e0d0ee8320" id="r_ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>)</td></tr>
<tr class="memitem:ga934df96e83f72268528e62c55c03b50d" id="r_ga934df96e83f72268528e62c55c03b50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a></td></tr>
<tr class="memitem:gac975a5ed682b832e8600dba67aa9ad37" id="r_gac975a5ed682b832e8600dba67aa9ad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memitem:gaff53d89da5c55043f8d32e800319b0c0" id="r_gaff53d89da5c55043f8d32e800319b0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>)</td></tr>
<tr class="memitem:ga3acc5db599b055a0c1eca04024bf0285" id="r_ga3acc5db599b055a0c1eca04024bf0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a></td></tr>
<tr class="memitem:gade6a75b6e4614f322bf046e07cabc022" id="r_gade6a75b6e4614f322bf046e07cabc022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memitem:gadf438133a0350e3c1f9e956ea59c165e" id="r_gadf438133a0350e3c1f9e956ea59c165e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga9f8662da4b5f9f0dc0cdd8eac037052b" id="r_ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a></td></tr>
<tr class="memitem:ga34531fadcc9d2a702b3b7138831fb4c8" id="r_ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="memitem:gabeb8410cfd578e600049846a694dc00d" id="r_gabeb8410cfd578e600049846a694dc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga553d2edb82ee8d85c71f795276bb4bba" id="r_ga553d2edb82ee8d85c71f795276bb4bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gaba5234dbab35f4bcc6b1a49b633c9d83" id="r_gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga0beeb5e7c9237d688d5784dba0a5c671" id="r_ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a></td></tr>
<tr class="memitem:gaf9886cb39e9c89c40ddc33c6e7659db5" id="r_gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga121e8284bdc7ebd634f71e5810dc4f85" id="r_ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga78b99f99d3666212ab673dbc9f7f3192" id="r_ga78b99f99d3666212ab673dbc9f7f3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga8551995a404be9f58511ea22dca71f1a" id="r_ga8551995a404be9f58511ea22dca71f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga2424f9d237a98722a6276d7effa078b7" id="r_ga2424f9d237a98722a6276d7effa078b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga8a10ef06416ab43ddcc978f7c484fd30" id="r_ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>)</td></tr>
<tr class="memitem:gaca7cd93178102c8769d0874d5b8394c4" id="r_gaca7cd93178102c8769d0874d5b8394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a></td></tr>
<tr class="memitem:ga7b091bf9f116760614f434cd54a8132e" id="r_ga7b091bf9f116760614f434cd54a8132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gafb73d11c2f8f01d03b143bf0eb50a3c1" id="r_gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>)</td></tr>
<tr class="memitem:ga4fc947f41bd2a091b13ffeff4312b67b" id="r_ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a></td></tr>
<tr class="memitem:gadbe2cd364c4d4701876832245cf20ce1" id="r_gadbe2cd364c4d4701876832245cf20ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gad1a64e9998a2032590d32d8e93ac89ad" id="r_gad1a64e9998a2032590d32d8e93ac89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga552fbb873fbab8cefd1c5c3536d0989d" id="r_ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a></td></tr>
<tr class="memitem:gabbddfb1b1ff41f1b76f5ccfb6eb29362" id="r_gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga3219c5b314ca459c8dcb93c140b210cb" id="r_ga3219c5b314ca459c8dcb93c140b210cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="memitem:gaf5880949c342cf52cc4596e73dc1f84e" id="r_gaf5880949c342cf52cc4596e73dc1f84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga16f950667f6001e8b23b88b355cc072a" id="r_ga16f950667f6001e8b23b88b355cc072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga1a01e42db93b9bc9097766d7ccf2d21d" id="r_ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a></td></tr>
<tr class="memitem:ga0223058b7ae0a4ae57a7a7997440385e" id="r_ga0223058b7ae0a4ae57a7a7997440385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga9a7c34c4e83f374790e3ed27a3e23443" id="r_ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="memitem:gad5e6d673134918e74d9a0f06ca4dc479" id="r_gad5e6d673134918e74d9a0f06ca4dc479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="memitem:gae538b44aa24031a294442dc47f6849f5" id="r_gae538b44aa24031a294442dc47f6849f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga757c08763995ee18cb34d7dd04a8f2d0" id="r_ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga8a678de5920eddb36f8edc45c992aa10" id="r_ga8a678de5920eddb36f8edc45c992aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>)</td></tr>
<tr class="memitem:ga124c24eb148681777758f1298776f5a1" id="r_ga124c24eb148681777758f1298776f5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a></td></tr>
<tr class="memitem:ga995f7d294d4b202db6a6c06c0c40b325" id="r_ga995f7d294d4b202db6a6c06c0c40b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga4abe6f205a3aafc2fdd5930b06ca5250" id="r_ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga05e2ef0960c04023b98a104202f44571" id="r_ga05e2ef0960c04023b98a104202f44571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a></td></tr>
<tr class="memitem:gaf1170e6bedeafe4da96568080fe3bbe3" id="r_gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga56977652001bc709e4c37fce5647eb40" id="r_ga56977652001bc709e4c37fce5647eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gafbdfd2b2b1fc039fe8efdd6df612b220" id="r_gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gabec1334e452f9f973603fa7de232ec93" id="r_gabec1334e452f9f973603fa7de232ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga14ee879ec288fff19824ee589b54972b" id="r_ga14ee879ec288fff19824ee589b54972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga3ca0feaf431b9f9dde4a9d97cae39056" id="r_ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a></td></tr>
<tr class="memitem:ga93830709da4736a2e8da1cf3a3596dda" id="r_ga93830709da4736a2e8da1cf3a3596dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gae9cab4a9df6a1e45e2a3212b357e1bef" id="r_gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga869e14a514b3d140a2dcad669e2ab3e0" id="r_ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gaec666ddc3d2c205d46d4e1e5bdcf9243" id="r_gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga46564dcbbf9eec8854fa091155045f90" id="r_ga46564dcbbf9eec8854fa091155045f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga7f741db655cf45b9b6b254c491f3738d" id="r_ga7f741db655cf45b9b6b254c491f3738d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>)</td></tr>
<tr class="memitem:gaa472193eb2ace80c95874c850236b489" id="r_gaa472193eb2ace80c95874c850236b489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a></td></tr>
<tr class="memitem:ga62ce834a2d4f2d1b2d338b1e8da054d5" id="r_ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga2c1a51469b2ad8675eeee8a39ea29ff7" id="r_ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="memitem:gad7a6c70156cd32b6aa855e4f2e32406c" id="r_gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a></td></tr>
<tr class="memitem:ga2514a54011c9ff7b48939e9cbd13f859" id="r_ga2514a54011c9ff7b48939e9cbd13f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="memitem:gad6b6e10efeaeac2898a754e2a360fb27" id="r_gad6b6e10efeaeac2898a754e2a360fb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga423e1673ab928b5e43e9fa9b65d2122c" id="r_ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="memitem:gaef14da4012b4e250c549154393537c3b" id="r_gaef14da4012b4e250c549154393537c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8b09e067d4a36bd9c6a85ec3193da6d2" id="r_ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="memitem:gae2fdd1ad6a4b7db36ece6145cba49ccf" id="r_gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a></td></tr>
<tr class="memitem:ga1aa325b93084bf6fdc494842e1f0b652" id="r_ga1aa325b93084bf6fdc494842e1f0b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga72ed3dd8ae6a59462a99f8c3d8c316e5" id="r_ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="memitem:gac21f97b7b207139ffb0d1e6ede81bb91" id="r_gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga9b548175b400ee92c11c2c446d6d129b" id="r_ga9b548175b400ee92c11c2c446d6d129b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846" id="r_ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1" id="r_ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>)</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07" id="r_ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7" id="r_gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304" id="r_ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>)</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed" id="r_ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318" id="r_ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86" id="r_ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>)</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450" id="r_ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f" id="r_gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63" id="r_ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>)</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2" id="r_ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6" id="r_ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a" id="r_ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>)</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0" id="r_ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379" id="r_ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba" id="r_gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a" id="r_ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325" id="r_ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf" id="r_ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11" id="r_gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375" id="r_ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846" id="r_gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d" id="r_ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7" id="r_ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3" id="r_ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7" id="r_ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23" id="r_gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597" id="r_ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73" id="r_ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce" id="r_gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83" id="r_gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5" id="r_ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8" id="r_gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57" id="r_ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9" id="r_ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44" id="r_gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c" id="r_ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e" id="r_ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0" id="r_gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74" id="r_ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9" id="r_ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15" id="r_ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32" id="r_ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a" id="r_ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13" id="r_gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4" id="r_ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4" id="r_gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a" id="r_gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e" id="r_ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4" id="r_gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587" id="r_ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb" id="r_ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33" id="r_gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf" id="r_gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f" id="r_ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1" id="r_ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91" id="r_ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852" id="r_ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98" id="r_ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da" id="r_gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>)</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7" id="r_ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539" id="r_ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e" id="r_ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4" id="r_ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35" id="r_ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692" id="r_ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5" id="r_gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827" id="r_gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8" id="r_ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811" id="r_gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e" id="r_ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533" id="r_ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f" id="r_ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c" id="r_ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde" id="r_ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a" id="r_gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad" id="r_ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce" id="r_gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059" id="r_ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8" id="r_ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f" id="r_gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd" id="r_ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>)</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9" id="r_ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d" id="r_ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24" id="r_ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>)</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528" id="r_ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c" id="r_ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e" id="r_gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>)</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557" id="r_ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9" id="r_ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2" id="r_gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>)</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583" id="r_ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6" id="r_ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8" id="r_ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663" id="r_ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd" id="r_gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff" id="r_ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6" id="r_gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90" id="r_gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b" id="r_ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375" id="r_gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834" id="r_gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683" id="r_gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a" id="r_ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="memitem:ga288c98bc30ac4f55ee038b66deef21eb" id="r_ga288c98bc30ac4f55ee038b66deef21eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb">RTC_TAFCR_ALARMOUTTYPE_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:ga070badc7e2d642aeff89371370f5cb7d" id="r_ga070badc7e2d642aeff89371370f5cb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb">RTC_TAFCR_ALARMOUTTYPE_Pos</a>)</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070" id="r_ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">RTC_TAFCR_ALARMOUTTYPE_Msk</a></td></tr>
<tr class="memitem:gab5a7a74b471a19d3b24624ed76c9123d" id="r_gab5a7a74b471a19d3b24624ed76c9123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a7a74b471a19d3b24624ed76c9123d">RTC_TAFCR_TSINSEL_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:gafffa3d4d97beee57ef7c1b80a20fee7e" id="r_gafffa3d4d97beee57ef7c1b80a20fee7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e">RTC_TAFCR_TSINSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5a7a74b471a19d3b24624ed76c9123d">RTC_TAFCR_TSINSEL_Pos</a>)</td></tr>
<tr class="memitem:ga872cbfe2e79e7fe2a4bfad6086f4ac49" id="r_ga872cbfe2e79e7fe2a4bfad6086f4ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49">RTC_TAFCR_TSINSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e">RTC_TAFCR_TSINSEL_Msk</a></td></tr>
<tr class="memitem:ga0b8c154291563140f9ab1b938b20e39a" id="r_ga0b8c154291563140f9ab1b938b20e39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8c154291563140f9ab1b938b20e39a">RTC_TAFCR_TAMP1INSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga6032dc793590fd715ea61340429b1848" id="r_ga6032dc793590fd715ea61340429b1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848">RTC_TAFCR_TAMP1INSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8c154291563140f9ab1b938b20e39a">RTC_TAFCR_TAMP1INSEL_Pos</a>)</td></tr>
<tr class="memitem:ga5934e2b2ada22a92862a9ea5356a2665" id="r_ga5934e2b2ada22a92862a9ea5356a2665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5934e2b2ada22a92862a9ea5356a2665">RTC_TAFCR_TAMP1INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848">RTC_TAFCR_TAMP1INSEL_Msk</a></td></tr>
<tr class="memitem:gad46c537f405a4424f17cf6f47a0bdc7c" id="r_gad46c537f405a4424f17cf6f47a0bdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">RTC_TAFCR_TAMPPUDIS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gabaa57d1e8d33a2b5c8ab6aad4ec6fba0" id="r_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">RTC_TAFCR_TAMPPUDIS_Pos</a>)</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72" id="r_ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">RTC_TAFCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="memitem:ga0650b78abfcc5a3a6b247fb9791b9292" id="r_ga0650b78abfcc5a3a6b247fb9791b9292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga76638587b6e5989ffe219851a96e4f8f" id="r_ga76638587b6e5989ffe219851a96e4f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222" id="r_ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">RTC_TAFCR_TAMPPRCH_Msk</a></td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546" id="r_gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41" id="r_ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">RTC_TAFCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="memitem:ga978ec86db46d77d83e1627a563e5a622" id="r_ga978ec86db46d77d83e1627a563e5a622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gacf978c259714ae9072766be91c8d982c" id="r_gacf978c259714ae9072766be91c8d982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67" id="r_gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">RTC_TAFCR_TAMPFLT_Msk</a></td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4" id="r_gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e" id="r_ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">RTC_TAFCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="memitem:ga487bd3ad7900df341c4fe63fb409d2bd" id="r_ga487bd3ad7900df341c4fe63fb409d2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga2e169834a26329219aa2271781756dfb" id="r_ga2e169834a26329219aa2271781756dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1" id="r_ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">RTC_TAFCR_TAMPFREQ_Msk</a></td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea" id="r_ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7" id="r_gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5" id="r_gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">RTC_TAFCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="memitem:ga73e4ad22e6610c5c39fbc548b621b244" id="r_ga73e4ad22e6610c5c39fbc548b621b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">RTC_TAFCR_TAMPTS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga195a1c8285f2826479b6afb75576ac3d" id="r_ga195a1c8285f2826479b6afb75576ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">RTC_TAFCR_TAMPTS_Pos</a>)</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49" id="r_gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">RTC_TAFCR_TAMPTS_Msk</a></td></tr>
<tr class="memitem:ga5d0e27811bd76fcf94c2f802df2a742f" id="r_ga5d0e27811bd76fcf94c2f802df2a742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">RTC_TAFCR_TAMP2TRG_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga92f7e43c7127ffa0dac5c94233360852" id="r_ga92f7e43c7127ffa0dac5c94233360852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">RTC_TAFCR_TAMP2TRG_Pos</a>)</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d" id="r_gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">RTC_TAFCR_TAMP2TRG_Msk</a></td></tr>
<tr class="memitem:gac46ab34c29b3dfa1dc0c3866cb52ce9f" id="r_gac46ab34c29b3dfa1dc0c3866cb52ce9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">RTC_TAFCR_TAMP2E_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gad539217084c83e84eb27ec76eca40152" id="r_gad539217084c83e84eb27ec76eca40152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">RTC_TAFCR_TAMP2E_Pos</a>)</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c" id="r_ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">RTC_TAFCR_TAMP2E_Msk</a></td></tr>
<tr class="memitem:ga9b58fa23a2a04d3a4a46d42fa4673ec5" id="r_ga9b58fa23a2a04d3a4a46d42fa4673ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">RTC_TAFCR_TAMPIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga028b4854bd356dc30a8b02ab5ed1eb48" id="r_ga028b4854bd356dc30a8b02ab5ed1eb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">RTC_TAFCR_TAMPIE_Pos</a>)</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085" id="r_gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">RTC_TAFCR_TAMPIE_Msk</a></td></tr>
<tr class="memitem:ga6904e60d49c241ecb2347a3da9df8054" id="r_ga6904e60d49c241ecb2347a3da9df8054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">RTC_TAFCR_TAMP1TRG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga81d7cfb15da3ed9689baa85471ff2f02" id="r_ga81d7cfb15da3ed9689baa85471ff2f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">RTC_TAFCR_TAMP1TRG_Pos</a>)</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33" id="r_ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">RTC_TAFCR_TAMP1TRG_Msk</a></td></tr>
<tr class="memitem:gae207869690b2ec429b0422006ecae9ee" id="r_gae207869690b2ec429b0422006ecae9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">RTC_TAFCR_TAMP1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad775a4255d5762b8871f79826d48e5cb" id="r_gad775a4255d5762b8871f79826d48e5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">RTC_TAFCR_TAMP1E_Pos</a>)</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852" id="r_gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">RTC_TAFCR_TAMP1E_Msk</a></td></tr>
<tr class="memitem:ga989cde7332b2ec0b3934cb909514938d" id="r_ga989cde7332b2ec0b3934cb909514938d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989cde7332b2ec0b3934cb909514938d">RTC_TAFCR_TAMPINSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5934e2b2ada22a92862a9ea5356a2665">RTC_TAFCR_TAMP1INSEL</a></td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63" id="r_ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936" id="r_ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c" id="r_ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b" id="r_gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57" id="r_gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870" id="r_ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0" id="r_gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be" id="r_gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229" id="r_gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>)</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203" id="r_ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="memitem:ga0bedfef79d265b81f561e7f2c5a6249a" id="r_ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga54f65537e9a664f30ca7f3099c6fcc5f" id="r_ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:gaf287b0ec7dbf8e9d436cb78da287b244" id="r_gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a></td></tr>
<tr class="memitem:gad4d60185d1ac432b24b0a95e2918902f" id="r_gad4d60185d1ac432b24b0a95e2918902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:ga9763a1a382e40cc2ebfa6d84369580df" id="r_ga9763a1a382e40cc2ebfa6d84369580df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:ga598283f8a8926f0dcb7916a2224f79bc" id="r_ga598283f8a8926f0dcb7916a2224f79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:gadf017c71fc7eb34519de3945a028677b" id="r_gadf017c71fc7eb34519de3945a028677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="memitem:ga2f2a25c58bddba6df25d75825eff3f76" id="r_ga2f2a25c58bddba6df25d75825eff3f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaaea93544826ca1a8e920ffd0f46c2bbe" id="r_gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>)</td></tr>
<tr class="memitem:ga33ae74f38392431aa631d397a7e7c305" id="r_ga33ae74f38392431aa631d397a7e7c305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a></td></tr>
<tr class="memitem:ga8d2a1d81a7e8f12510f865312caea186" id="r_ga8d2a1d81a7e8f12510f865312caea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga65152adac13a55042ab984b782cf785b" id="r_ga65152adac13a55042ab984b782cf785b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>)</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59" id="r_gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a></td></tr>
<tr class="memitem:gaa2eff670c07a820b705ec3745683dc75" id="r_gaa2eff670c07a820b705ec3745683dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1232543b3a22da7aac7131e173182686" id="r_ga1232543b3a22da7aac7131e173182686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>)</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56" id="r_gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a></td></tr>
<tr class="memitem:ga61b179787d35514914d2e103e3cc5388" id="r_ga61b179787d35514914d2e103e3cc5388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gafe778fc6aa04076af499bfe4eef8f5e1" id="r_gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>)</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89" id="r_ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a></td></tr>
<tr class="memitem:gad53baa189d917e48c2c274655adc9483" id="r_gad53baa189d917e48c2c274655adc9483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga6e99106bc39a8e81bf48352827d0ddaf" id="r_ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>)</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841" id="r_ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a></td></tr>
<tr class="memitem:gad62cbb0c17b02ce23ca2bdd29b0ed349" id="r_gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga64613b1fe898ececd40ffe481df742ab" id="r_ga64613b1fe898ececd40ffe481df742ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>)</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c" id="r_gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a></td></tr>
<tr class="memitem:ga025745144302ad1dd444f09687634674" id="r_ga025745144302ad1dd444f09687634674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">RTC_BKP5R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2335682b85414d8d53d4fffdfc3bf190" id="r_ga2335682b85414d8d53d4fffdfc3bf190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">RTC_BKP5R_Pos</a>)</td></tr>
<tr class="memitem:ga4e8954ab0ead8bb788d5d8eebf2f5c4c" id="r_ga4e8954ab0ead8bb788d5d8eebf2f5c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">RTC_BKP5R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">RTC_BKP5R_Msk</a></td></tr>
<tr class="memitem:gac2e7347300206d08a294ba300b9dcdfd" id="r_gac2e7347300206d08a294ba300b9dcdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">RTC_BKP6R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2cca326be267e10381f4d4f9d5951c32" id="r_ga2cca326be267e10381f4d4f9d5951c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">RTC_BKP6R_Pos</a>)</td></tr>
<tr class="memitem:ga4b9ee9eb5d024ccd5809fcc20fd51f5b" id="r_ga4b9ee9eb5d024ccd5809fcc20fd51f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">RTC_BKP6R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">RTC_BKP6R_Msk</a></td></tr>
<tr class="memitem:gab37f3f4b5f12182f8fd48431c5b5d9fb" id="r_gab37f3f4b5f12182f8fd48431c5b5d9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">RTC_BKP7R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf3ad5bf67535cba7d3de78d72ae79d79" id="r_gaf3ad5bf67535cba7d3de78d72ae79d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">RTC_BKP7R_Pos</a>)</td></tr>
<tr class="memitem:gab0f1ae07f7b1815bf58b464dc7366731" id="r_gab0f1ae07f7b1815bf58b464dc7366731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">RTC_BKP7R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">RTC_BKP7R_Msk</a></td></tr>
<tr class="memitem:ga0a01cc89fbe70d722025ba445143da77" id="r_ga0a01cc89fbe70d722025ba445143da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">RTC_BKP8R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga61ae366e9c0ad90225479d0d6d4e1544" id="r_ga61ae366e9c0ad90225479d0d6d4e1544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">RTC_BKP8R_Pos</a>)</td></tr>
<tr class="memitem:ga2bd10acb9e5ce5225af4ff895bd3bb82" id="r_ga2bd10acb9e5ce5225af4ff895bd3bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">RTC_BKP8R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">RTC_BKP8R_Msk</a></td></tr>
<tr class="memitem:gaf98c5146f622b5e7a9aef16b75f0a76f" id="r_gaf98c5146f622b5e7a9aef16b75f0a76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">RTC_BKP9R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf039d5e2bf31dc293bd3b84a186bd8c8" id="r_gaf039d5e2bf31dc293bd3b84a186bd8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">RTC_BKP9R_Pos</a>)</td></tr>
<tr class="memitem:ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e" id="r_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">RTC_BKP9R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">RTC_BKP9R_Msk</a></td></tr>
<tr class="memitem:ga68a6b8b6fd6e38bcbb396de36791b97d" id="r_ga68a6b8b6fd6e38bcbb396de36791b97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">RTC_BKP10R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga425836775a344f3d199760028c01b22f" id="r_ga425836775a344f3d199760028c01b22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">RTC_BKP10R_Pos</a>)</td></tr>
<tr class="memitem:ga2179063a3078a211c3b697ce012ab5a0" id="r_ga2179063a3078a211c3b697ce012ab5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">RTC_BKP10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">RTC_BKP10R_Msk</a></td></tr>
<tr class="memitem:ga71f7a489ec11b5547afa3470d76ea62a" id="r_ga71f7a489ec11b5547afa3470d76ea62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">RTC_BKP11R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga803ec730ae4020d5b80df83b21990b31" id="r_ga803ec730ae4020d5b80df83b21990b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">RTC_BKP11R_Pos</a>)</td></tr>
<tr class="memitem:gab250f9423dee41b165aa8f02d2fc1fe7" id="r_gab250f9423dee41b165aa8f02d2fc1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">RTC_BKP11R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">RTC_BKP11R_Msk</a></td></tr>
<tr class="memitem:ga2e64139e8db6dcca0efbb9e3a4e6a524" id="r_ga2e64139e8db6dcca0efbb9e3a4e6a524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">RTC_BKP12R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaaed050277146eb1c2fa2a8e8eb778888" id="r_gaaed050277146eb1c2fa2a8e8eb778888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">RTC_BKP12R_Pos</a>)</td></tr>
<tr class="memitem:gaefe1b6108ac49197b28c9bee31bbaf3b" id="r_gaefe1b6108ac49197b28c9bee31bbaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">RTC_BKP12R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">RTC_BKP12R_Msk</a></td></tr>
<tr class="memitem:ga704dac9c54b7afd7e51c026ef0093eed" id="r_ga704dac9c54b7afd7e51c026ef0093eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">RTC_BKP13R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2f1c04da88aaae10d0bcf45816608b8e" id="r_ga2f1c04da88aaae10d0bcf45816608b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">RTC_BKP13R_Pos</a>)</td></tr>
<tr class="memitem:ga0e77435e16bdebf3491eb0e30bd10b0d" id="r_ga0e77435e16bdebf3491eb0e30bd10b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">RTC_BKP13R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">RTC_BKP13R_Msk</a></td></tr>
<tr class="memitem:ga35ea3d3c00bb891b7702428ab6b13526" id="r_ga35ea3d3c00bb891b7702428ab6b13526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">RTC_BKP14R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaceeefc705b2bd138b6ec84bd606dbe86" id="r_gaceeefc705b2bd138b6ec84bd606dbe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">RTC_BKP14R_Pos</a>)</td></tr>
<tr class="memitem:ga5f07ee6d227deaa11e0ae035121185b0" id="r_ga5f07ee6d227deaa11e0ae035121185b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">RTC_BKP14R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">RTC_BKP14R_Msk</a></td></tr>
<tr class="memitem:gab300e7778a3b5f5e69b9e3c6a2f00244" id="r_gab300e7778a3b5f5e69b9e3c6a2f00244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">RTC_BKP15R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae55844e319f165ba23ba0b2d5a9ff2ee" id="r_gae55844e319f165ba23ba0b2d5a9ff2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">RTC_BKP15R_Pos</a>)</td></tr>
<tr class="memitem:gae543b0dd58f03c2f70bb6b3b65232863" id="r_gae543b0dd58f03c2f70bb6b3b65232863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">RTC_BKP15R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">RTC_BKP15R_Msk</a></td></tr>
<tr class="memitem:gae8a577b0955f75ea83804f5d16b7361a" id="r_gae8a577b0955f75ea83804f5d16b7361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">RTC_BKP16R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad53cd82e4d08160a2169cf0d6122ba7a" id="r_gad53cd82e4d08160a2169cf0d6122ba7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">RTC_BKP16R_Pos</a>)</td></tr>
<tr class="memitem:gaf0add0c768094f0de71bb4e50fbcce6e" id="r_gaf0add0c768094f0de71bb4e50fbcce6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">RTC_BKP16R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">RTC_BKP16R_Msk</a></td></tr>
<tr class="memitem:ga6036f283574a87f4d27610040c53eb1e" id="r_ga6036f283574a87f4d27610040c53eb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">RTC_BKP17R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaeb00d71ec7bae68636740347f971bb05" id="r_gaeb00d71ec7bae68636740347f971bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">RTC_BKP17R_Pos</a>)</td></tr>
<tr class="memitem:ga059aaedb55963f39e8724d50d55d5282" id="r_ga059aaedb55963f39e8724d50d55d5282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">RTC_BKP17R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">RTC_BKP17R_Msk</a></td></tr>
<tr class="memitem:gad55ca335d5c133a1b773affcb87e421c" id="r_gad55ca335d5c133a1b773affcb87e421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">RTC_BKP18R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad06553479e94b2bbd23fde19bbcf0667" id="r_gad06553479e94b2bbd23fde19bbcf0667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">RTC_BKP18R_Pos</a>)</td></tr>
<tr class="memitem:ga66154eb091275e87a4bd53e87ef9214e" id="r_ga66154eb091275e87a4bd53e87ef9214e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">RTC_BKP18R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">RTC_BKP18R_Msk</a></td></tr>
<tr class="memitem:ga5eee6977105e1d1972deedeeb87efe2c" id="r_ga5eee6977105e1d1972deedeeb87efe2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">RTC_BKP19R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga9dd25b421b61fc893df921c7ea4d58f1" id="r_ga9dd25b421b61fc893df921c7ea4d58f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">RTC_BKP19R_Pos</a>)</td></tr>
<tr class="memitem:gafa4c31e33d851fde2715059ea28dac6f" id="r_gafa4c31e33d851fde2715059ea28dac6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">RTC_BKP19R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">RTC_BKP19R_Msk</a></td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584" id="r_ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;0x000000014U</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a" id="r_ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522" id="r_ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>)</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3" id="r_ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be" id="r_gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0" id="r_ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>)</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124" id="r_ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71" id="r_ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d" id="r_gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>)</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55" id="r_ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9" id="r_gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23" id="r_gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936" id="r_ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321" id="r_gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46" id="r_ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622" id="r_ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284" id="r_ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb" id="r_ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>)</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9" id="r_gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27" id="r_ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e" id="r_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>)</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8" id="r_gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e" id="r_gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89" id="r_gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>)</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e" id="r_ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c" id="r_gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb" id="r_ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>)</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382" id="r_ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b" id="r_gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64" id="r_ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>)</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883" id="r_ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="memitem:ga5290662db14690d4bcf30ed9e4694462" id="r_ga5290662db14690d4bcf30ed9e4694462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga3a87fe55ac0f85e207a58fcd73610f46" id="r_ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>)</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd" id="r_ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a></td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7" id="r_ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816" id="r_gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>)</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250" id="r_ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac" id="r_ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3" id="r_ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>)</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b" id="r_gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d" id="r_ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca" id="r_ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>)</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f" id="r_ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711" id="r_gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15" id="r_gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>)</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e" id="r_ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021" id="r_ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e" id="r_gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>)</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da" id="r_gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81" id="r_ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678" id="r_ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>)</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210" id="r_ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896" id="r_gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1" id="r_ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>)</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd" id="r_gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222" id="r_gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1" id="r_ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>)</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2" id="r_ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7" id="r_ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92" id="r_ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>)</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b" id="r_gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971" id="r_gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44" id="r_ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>)</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea" id="r_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262" id="r_ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641" id="r_ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>)</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c" id="r_ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b" id="r_ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e" id="r_ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>)</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48" id="r_ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d" id="r_ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03" id="r_gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>)</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c" id="r_ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c" id="r_gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4" id="r_ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de" id="r_ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0" id="r_ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e" id="r_ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>)</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6" id="r_ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c" id="r_ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48" id="r_gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>)</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b" id="r_ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73" id="r_gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c" id="r_ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>)</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf" id="r_gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be" id="r_ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd" id="r_ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>)</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232" id="r_gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8" id="r_ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421" id="r_gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>)</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf" id="r_gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6" id="r_gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338" id="r_gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>)</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6" id="r_gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f" id="r_ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966" id="r_gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>)</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad" id="r_gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac" id="r_ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056" id="r_ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>)</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247" id="r_gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129" id="r_ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da" id="r_ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>)</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181" id="r_ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1" id="r_ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d" id="r_gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>)</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09" id="r_ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="memitem:ga7ea301a1a44423c53d2d388a9c7677bd" id="r_ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7a842b52587ad0e434153bf9df2ecc50" id="r_ga7a842b52587ad0e434153bf9df2ecc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>)</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f" id="r_ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a></td></tr>
<tr class="memitem:ga5a60bd1db55a2dfcf20a834e9ad05a66" id="r_ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gabbffb30650c0d4c84232813213271169" id="r_gabbffb30650c0d4c84232813213271169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae" id="r_gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a></td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa" id="r_gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412" id="r_gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="memitem:ga2bf83ceaefcb4190b2fb5ae09f659d8d" id="r_ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga7b3b7c3f4fc9a499410bff94553534f5" id="r_ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>)</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f" id="r_ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a></td></tr>
<tr class="memitem:ga8d794bb7f4327025db354ad26bf83986" id="r_ga8d794bb7f4327025db354ad26bf83986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaff08fac3bb90bd73b0bdadddb6a1411a" id="r_gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f" id="r_ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a></td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8" id="r_gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a" id="r_ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="memitem:gaf486d8ce50abc465f372b6fcc7a0704d" id="r_gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gaeecf52a47dc8d82d6e3d3951c51f4dc1" id="r_gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>)</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b" id="r_ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a></td></tr>
<tr class="memitem:ga7c7f5184bc8db838c594b07965e81619" id="r_ga7c7f5184bc8db838c594b07965e81619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d" id="r_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68" id="r_gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a></td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e" id="r_ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352" id="r_ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="memitem:ga967de848b594a623b10019d912266ed3" id="r_ga967de848b594a623b10019d912266ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gafefdd032e0fcf3d4d73f5bf167f74c6b" id="r_gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>)</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3" id="r_ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a></td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978" id="r_ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a" id="r_gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>)</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701" id="r_gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="memitem:gab840a9d53e7de5f0de74d20d5e11e0fa" id="r_gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1ae53c9d1c862f377fb76fb253324ac4" id="r_ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>)</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543" id="r_ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a></td></tr>
<tr class="memitem:gabfb7274ed8833e66663a995ca074c1d9" id="r_gabfb7274ed8833e66663a995ca074c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gad8892fa60c17ea6a9a645671d4d6ffdc" id="r_gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>)</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a" id="r_ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a></td></tr>
<tr class="memitem:ga1219b3f0097930dd635f434a019d38c6" id="r_ga1219b3f0097930dd635f434a019d38c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaa466ff1b4340cc07fd6362f7bfb173f4" id="r_gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>)</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0" id="r_ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a></td></tr>
<tr class="memitem:ga20a445ef41a942b3ec617cfce8297931" id="r_ga20a445ef41a942b3ec617cfce8297931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1309dcedba4fee11e085cdfaf974cc3d" id="r_ga1309dcedba4fee11e085cdfaf974cc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="memitem:ga3c05039ec67573c00da29f58b914f258" id="r_ga3c05039ec67573c00da29f58b914f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">SYSCFG_MEMRMP_MEM_MODE_Msk</a></td></tr>
<tr class="memitem:ga30d5f406535f94faea2e7f924d50201b" id="r_ga30d5f406535f94faea2e7f924d50201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="memitem:gab5d76e8b4d801b35c31ef352b33407be" id="r_gab5d76e8b4d801b35c31ef352b33407be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931">SYSCFG_MEMRMP_MEM_MODE_Pos</a>)</td></tr>
<tr class="memitem:gada815bbefb97e746d603dc0a4227fad7" id="r_gada815bbefb97e746d603dc0a4227fad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada815bbefb97e746d603dc0a4227fad7">SYSCFG_PMC_ADC1DC2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:gacda66074fdac84d2d88a486050891910" id="r_gacda66074fdac84d2d88a486050891910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910">SYSCFG_PMC_ADC1DC2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada815bbefb97e746d603dc0a4227fad7">SYSCFG_PMC_ADC1DC2_Pos</a>)</td></tr>
<tr class="memitem:ga69d0997434d521e50c9e7339d268482e" id="r_ga69d0997434d521e50c9e7339d268482e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e">SYSCFG_PMC_ADC1DC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910">SYSCFG_PMC_ADC1DC2_Msk</a></td></tr>
<tr class="memitem:gae40db3f75cc81dcb1b6b8c18194d07a8" id="r_gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7c2b219e4d77fac522233905dc0d8de8" id="r_ga7c2b219e4d77fac522233905dc0d8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884" id="r_ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="memitem:ga1e187825ececb74bc0dc9bb16a22e8af" id="r_ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gac033e65cf79968349e0fa5e52ebf4ccd" id="r_gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d" id="r_ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="memitem:ga283584ecd69e2dfd310b2b09d1028457" id="r_ga283584ecd69e2dfd310b2b09d1028457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1383ce11441c048c62e317e78eff0545" id="r_ga1383ce11441c048c62e317e78eff0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd" id="r_ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="memitem:ga08a505d92a83c5fc8d5d0c8202119f61" id="r_ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga90072fd2defc44f0975836484c9d9bbf" id="r_ga90072fd2defc44f0975836484c9d9bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4" id="r_gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1" id="r_ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <br /></td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69" id="r_gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51" id="r_ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memitem:ga766d0bf3501e207b0baa066cf756688f" id="r_ga766d0bf3501e207b0baa066cf756688f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d" id="r_gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <br /></td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6" id="r_ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a" id="r_gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="memitem:ga0ac69d7f391e837d8e8adce27704d87d" id="r_ga0ac69d7f391e837d8e8adce27704d87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1" id="r_ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <br /></td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5" id="r_ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e" id="r_ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memitem:gada5ffab92c39cbfc695ce57a4e6177e5" id="r_gada5ffab92c39cbfc695ce57a4e6177e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0" id="r_ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <br /></td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257" id="r_ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929" id="r_gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="memitem:gae49def2961bf528448a4fbb4aa9c9d94" id="r_gae49def2961bf528448a4fbb4aa9c9d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="memitem:gae2d0b453a61771de5591f5eb58ccb174" id="r_gae2d0b453a61771de5591f5eb58ccb174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf05f6030b07cf7ca730a2ea8325e7640" id="r_gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e" id="r_gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="memitem:gade15c38da4f70df1a360337abac37314" id="r_gade15c38da4f70df1a360337abac37314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaa47b595915b1cd571357a04f31c79656" id="r_gaa47b595915b1cd571357a04f31c79656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17" id="r_ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="memitem:gab355e39e166c83c356999c3da7fd7893" id="r_gab355e39e166c83c356999c3da7fd7893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaadbcd9e40a5da23a133cd3479d326c66" id="r_gaadbcd9e40a5da23a133cd3479d326c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b" id="r_ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="memitem:gaa503d2cda916e0b9d0f621317c3f1601" id="r_gaa503d2cda916e0b9d0f621317c3f1601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga97160d2262cb4ab1ae9098809391f52e" id="r_ga97160d2262cb4ab1ae9098809391f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950" id="r_ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889" id="r_ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <br /></td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47" id="r_ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613" id="r_ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memitem:ga339f8994c317190a387a96b857aa79d0" id="r_ga339f8994c317190a387a96b857aa79d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794" id="r_gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <br /></td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74" id="r_ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046" id="r_ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="memitem:ga4a06842a64138b5010186d980cb594f9" id="r_ga4a06842a64138b5010186d980cb594f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9" id="r_ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <br /></td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70" id="r_ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac" id="r_ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memitem:ga283486dccd660fbf830e8c44b0161a63" id="r_ga283486dccd660fbf830e8c44b0161a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a" id="r_ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <br /></td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7" id="r_gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a" id="r_gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="memitem:gab0ce56e15f4eb86a3e262deaa845cb99" id="r_gab0ce56e15f4eb86a3e262deaa845cb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="memitem:ga0e1169e4f50e721a7c6b9d9c2b722035" id="r_ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab693b7e686ba5646959113dd6b408673" id="r_gab693b7e686ba5646959113dd6b408673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935" id="r_gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="memitem:ga6f6d994a483df2e705db0343cb88fb53" id="r_ga6f6d994a483df2e705db0343cb88fb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8ea1b3c5cb074a305ad06709a7023689" id="r_ga8ea1b3c5cb074a305ad06709a7023689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575" id="r_ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="memitem:ga8d6efb981e6435ae15643e438196ffba" id="r_ga8d6efb981e6435ae15643e438196ffba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1803c2719fb53533547496e02c8b07d4" id="r_ga1803c2719fb53533547496e02c8b07d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80" id="r_ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="memitem:ga29b9c2241040cf831bbb18391cda402c" id="r_ga29b9c2241040cf831bbb18391cda402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga4c7d37c95e30bf30ac80d455bfa9a842" id="r_ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67" id="r_gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10" id="r_gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <br /></td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5" id="r_ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2" id="r_gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memitem:ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4" id="r_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4" id="r_ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <br /></td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260" id="r_gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48" id="r_ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="memitem:ga31fdedc4a90328881fe8817f4eef61b2" id="r_ga31fdedc4a90328881fe8817f4eef61b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee" id="r_ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <br /></td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e" id="r_gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484" id="r_ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memitem:ga791e7d2bd23ae969540e5509c6718255" id="r_ga791e7d2bd23ae969540e5509c6718255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366" id="r_ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <br /></td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8" id="r_gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5" id="r_ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="memitem:gaa58cfe5d03072c259582ba8fefa322bf" id="r_gaa58cfe5d03072c259582ba8fefa322bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="memitem:ga81bcb273eca8dad24924a1402c31411e" id="r_ga81bcb273eca8dad24924a1402c31411e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaabcd55b42c6aa84cdd8c36d7df16fcf5" id="r_gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1" id="r_ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="memitem:ga09cc7a3ec956c6849e56f0deb4bf94cc" id="r_ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gafaf1614a726586aeefae87ca1d803656" id="r_gafaf1614a726586aeefae87ca1d803656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1" id="r_ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="memitem:ga525a67279d0e7f222fd770de959a96d5" id="r_ga525a67279d0e7f222fd770de959a96d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga95bb6740c8bc08eb716e3ef71841e81a" id="r_ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa" id="r_gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="memitem:gaa2d829ebf74fc207970f57a960bd8b4a" id="r_gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a" id="r_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e" id="r_gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0" id="r_ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <br /></td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710" id="r_gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970" id="r_ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memitem:ga0b7baa5b844b78d3e05326607b2910a6" id="r_ga0b7baa5b844b78d3e05326607b2910a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6">SYSCFG_EXTICR4_EXTI12_PH</a>&#160;&#160;&#160;0x0007U</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b" id="r_ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <br /></td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff" id="r_ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14" id="r_ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="memitem:ga61214ec3d87450f54b959aab49ea65b6" id="r_ga61214ec3d87450f54b959aab49ea65b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6">SYSCFG_EXTICR4_EXTI13_PH</a>&#160;&#160;&#160;0x0070U</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9" id="r_ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <br /></td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617" id="r_gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19" id="r_ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memitem:ga07b38f38fa3957c6bc45ef4282b58377" id="r_ga07b38f38fa3957c6bc45ef4282b58377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377">SYSCFG_EXTICR4_EXTI14_PH</a>&#160;&#160;&#160;0x0700U</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2" id="r_gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;0x0000U</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <br /></td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09" id="r_ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148" id="r_ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="memitem:ga701c1065ec215a34329017bae69046c3" id="r_ga701c1065ec215a34329017bae69046c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3">SYSCFG_EXTICR4_EXTI15_PH</a>&#160;&#160;&#160;0x7000U</td></tr>
<tr class="memitem:gad1747204ad5b1221e47a6610e46790e9" id="r_gad1747204ad5b1221e47a6610e46790e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1747204ad5b1221e47a6610e46790e9">SYSCFG_CMPCR_CMP_PD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1ff39240a251120eebbc18e4955be5db" id="r_ga1ff39240a251120eebbc18e4955be5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db">SYSCFG_CMPCR_CMP_PD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1747204ad5b1221e47a6610e46790e9">SYSCFG_CMPCR_CMP_PD_Pos</a>)</td></tr>
<tr class="memitem:ga261292a3a7ca1f767915b2e2ec3a7806" id="r_ga261292a3a7ca1f767915b2e2ec3a7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db">SYSCFG_CMPCR_CMP_PD_Msk</a></td></tr>
<tr class="memitem:ga7d5884039c7c13bdef0f45090f48e275" id="r_ga7d5884039c7c13bdef0f45090f48e275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5884039c7c13bdef0f45090f48e275">SYSCFG_CMPCR_READY_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaa4d9717bd2df4c0742d09a2db4caa1ea" id="r_gaa4d9717bd2df4c0742d09a2db4caa1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea">SYSCFG_CMPCR_READY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5884039c7c13bdef0f45090f48e275">SYSCFG_CMPCR_READY_Pos</a>)</td></tr>
<tr class="memitem:gae16bcca9b727e68f11467b6b3dad6215" id="r_gae16bcca9b727e68f11467b6b3dad6215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea">SYSCFG_CMPCR_READY_Msk</a></td></tr>
<tr class="memitem:ga64079a79ff38ad2be84bf0fe286b428b" id="r_ga64079a79ff38ad2be84bf0fe286b428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64079a79ff38ad2be84bf0fe286b428b">SYSCFG_CFGR_FMPI2C1_SCL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa22fbd50a1b4d6b0f79480f057496325" id="r_gaa22fbd50a1b4d6b0f79480f057496325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa22fbd50a1b4d6b0f79480f057496325">SYSCFG_CFGR_FMPI2C1_SCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64079a79ff38ad2be84bf0fe286b428b">SYSCFG_CFGR_FMPI2C1_SCL_Pos</a>)</td></tr>
<tr class="memitem:ga63b46e6ee2e5de89a9a8baf68e9bda2b" id="r_ga63b46e6ee2e5de89a9a8baf68e9bda2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63b46e6ee2e5de89a9a8baf68e9bda2b">SYSCFG_CFGR_FMPI2C1_SCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa22fbd50a1b4d6b0f79480f057496325">SYSCFG_CFGR_FMPI2C1_SCL_Msk</a></td></tr>
<tr class="memitem:ga861074fb0cc575a8d8edb06ad01753b1" id="r_ga861074fb0cc575a8d8edb06ad01753b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861074fb0cc575a8d8edb06ad01753b1">SYSCFG_CFGR_FMPI2C1_SDA_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gac3a5cc7ab5702581dffbabea9e3622f7" id="r_gac3a5cc7ab5702581dffbabea9e3622f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a5cc7ab5702581dffbabea9e3622f7">SYSCFG_CFGR_FMPI2C1_SDA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga861074fb0cc575a8d8edb06ad01753b1">SYSCFG_CFGR_FMPI2C1_SDA_Pos</a>)</td></tr>
<tr class="memitem:gaf03179d3724ff42385a5e4a8ce33813c" id="r_gaf03179d3724ff42385a5e4a8ce33813c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03179d3724ff42385a5e4a8ce33813c">SYSCFG_CFGR_FMPI2C1_SDA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a5cc7ab5702581dffbabea9e3622f7">SYSCFG_CFGR_FMPI2C1_SDA_Msk</a></td></tr>
<tr class="memitem:ga4feef9521168ee39cd09ca58a2196331" id="r_ga4feef9521168ee39cd09ca58a2196331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4feef9521168ee39cd09ca58a2196331">SYSCFG_CFGR2_LOCKUP_LOCK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7c9141e55fa60413d8a4b369f90a5135" id="r_ga7c9141e55fa60413d8a4b369f90a5135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">SYSCFG_CFGR2_LOCKUP_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4feef9521168ee39cd09ca58a2196331">SYSCFG_CFGR2_LOCKUP_LOCK_Pos</a>)</td></tr>
<tr class="memitem:gaac939ecc4db525e0d0e1297df2e910aa" id="r_gaac939ecc4db525e0d0e1297df2e910aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa">SYSCFG_CFGR2_LOCKUP_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135">SYSCFG_CFGR2_LOCKUP_LOCK_Msk</a></td></tr>
<tr class="memitem:gafde231cf4a4e9e75cf45c6db4cf2e2de" id="r_gafde231cf4a4e9e75cf45c6db4cf2e2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde231cf4a4e9e75cf45c6db4cf2e2de">SYSCFG_CFGR2_PVD_LOCK_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga124ff4816088735dbeb78ed1a45f3ea0" id="r_ga124ff4816088735dbeb78ed1a45f3ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124ff4816088735dbeb78ed1a45f3ea0">SYSCFG_CFGR2_PVD_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafde231cf4a4e9e75cf45c6db4cf2e2de">SYSCFG_CFGR2_PVD_LOCK_Pos</a>)</td></tr>
<tr class="memitem:ga1f8c73dd43123c5d1802b8f1d1684546" id="r_ga1f8c73dd43123c5d1802b8f1d1684546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546">SYSCFG_CFGR2_PVD_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga124ff4816088735dbeb78ed1a45f3ea0">SYSCFG_CFGR2_PVD_LOCK_Msk</a></td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584" id="r_ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5" id="r_gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>)</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a" id="r_ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d" id="r_ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982" id="r_gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>)</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c" id="r_gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239" id="r_gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18" id="r_ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>)</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b" id="r_ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e" id="r_ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a" id="r_ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>)</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29" id="r_ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48" id="r_ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa" id="r_gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>)</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa" id="r_gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a" id="r_gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee" id="r_gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1" id="r_ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2" id="r_ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9" id="r_gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29" id="r_ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8" id="r_ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>)</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd" id="r_ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856" id="r_gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd" id="r_ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72" id="r_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f" id="r_ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe" id="r_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="memitem:ga86a631cdfa58f91c731b709e27ee6d0d" id="r_ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2ccf78eb52ea83a81ed28e4815860df9" id="r_ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">TIM_CR2_CCPC_Pos</a>)</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e" id="r_gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td></tr>
<tr class="memitem:ga944661589a5e77ab328c5df5569d967a" id="r_ga944661589a5e77ab328c5df5569d967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaac9908b05b59b90ba3e42124e7ad4347" id="r_gaac9908b05b59b90ba3e42124e7ad4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a">TIM_CR2_CCUS_Pos</a>)</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5" id="r_gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5" id="r_ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b" id="r_ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>)</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e" id="r_gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91" id="r_ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4" id="r_ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45" id="r_gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6" id="r_gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3" id="r_ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a" id="r_gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54" id="r_ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed" id="r_ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>)</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c" id="r_gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="memitem:gaa5a3877d7270c1ddf25da016cc40ed21" id="r_gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga2a08d73020c32fdaa4cc403f234792b1" id="r_ga2a08d73020c32fdaa4cc403f234792b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">TIM_CR2_OIS1_Pos</a>)</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358" id="r_ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td></tr>
<tr class="memitem:ga820e5a3fe5cf4265bc144c8bd697d839" id="r_ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga146f505a2802837aa5799069416206bc" id="r_ga146f505a2802837aa5799069416206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">TIM_CR2_OIS1N_Pos</a>)</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69" id="r_gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td></tr>
<tr class="memitem:gae7e01ac6a03a0903067f24c11540e2f0" id="r_gae7e01ac6a03a0903067f24c11540e2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaeb2bd7f9b2666aa8205981e1c7ddb446" id="r_gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0">TIM_CR2_OIS2_Pos</a>)</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa" id="r_ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td></tr>
<tr class="memitem:ga60d70395acf83574da7c53ca126bdd4d" id="r_ga60d70395acf83574da7c53ca126bdd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga831140b7e39cda6b158041797be1ed37" id="r_ga831140b7e39cda6b158041797be1ed37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d">TIM_CR2_OIS2N_Pos</a>)</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4" id="r_ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td></tr>
<tr class="memitem:gaf56da9ea6f82692b87573a45abab7447" id="r_gaf56da9ea6f82692b87573a45abab7447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga4d5376e0d45eef0125cf133db5a7189a" id="r_ga4d5376e0d45eef0125cf133db5a7189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447">TIM_CR2_OIS3_Pos</a>)</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565" id="r_gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td></tr>
<tr class="memitem:ga0849600336151b9eb3a0b405913bdd96" id="r_ga0849600336151b9eb3a0b405913bdd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gad1c25a6a16e1d0e6e3ae26eac52d8e08" id="r_gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96">TIM_CR2_OIS3N_Pos</a>)</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae" id="r_ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td></tr>
<tr class="memitem:gab672f9b97f3346360d6d740328a780f7" id="r_gab672f9b97f3346360d6d740328a780f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga8644bc052bc6251ddf877b79a2ef6f48" id="r_ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7">TIM_CR2_OIS4_Pos</a>)</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e" id="r_gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb" id="r_ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace" id="r_ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea" id="r_gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2" id="r_ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e" id="r_gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed" id="r_ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b" id="r_gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1" id="r_ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc" id="r_ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96" id="r_ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d" id="r_gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8" id="r_gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187" id="r_ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2" id="r_gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>)</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c" id="r_ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd" id="r_gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12" id="r_ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668" id="r_gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62" id="r_ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c" id="r_ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2" id="r_gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14" id="r_ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b" id="r_gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4" id="r_gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386" id="r_ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8" id="r_ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b" id="r_gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0" id="r_gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d" id="r_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>)</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651" id="r_ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439" id="r_gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3" id="r_ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>)</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322" id="r_ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6" id="r_ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662" id="r_gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>)</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b" id="r_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364" id="r_ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7" id="r_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>)</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678" id="r_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90" id="r_gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e" id="r_ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>)</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15" id="r_ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d" id="r_gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779" id="r_ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>)</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e" id="r_ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98" id="r_gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf" id="r_ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>)</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b" id="r_ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="memitem:ga2f87983f6cb8450b975286079c19ff29" id="r_ga2f87983f6cb8450b975286079c19ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gabe9af339214666b3251fff9598277b1f" id="r_gabe9af339214666b3251fff9598277b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29">TIM_DIER_COMIE_Pos</a>)</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe" id="r_gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6" id="r_gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a" id="r_gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>)</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a" id="r_gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="memitem:ga68f1acf20b177e729494b03d389fc879" id="r_ga68f1acf20b177e729494b03d389fc879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gad054244795a6fcd3bc1ff35e4c651982" id="r_gad054244795a6fcd3bc1ff35e4c651982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879">TIM_DIER_BIE_Pos</a>)</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a" id="r_ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3" id="r_ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09" id="r_ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>)</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811" id="r_gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4" id="r_ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22" id="r_ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>)</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd" id="r_gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420" id="r_ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d" id="r_ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>)</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e" id="r_ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373" id="r_ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6" id="r_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>)</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4" id="r_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39" id="r_ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba" id="r_gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>)</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614" id="r_gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="memitem:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed" id="r_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga9ed00410aeabe33fef5feebbaec1a0a6" id="r_ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">TIM_DIER_COMDE_Pos</a>)</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc" id="r_ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557" id="r_ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020" id="r_gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>)</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d" id="r_ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19" id="r_ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2" id="r_ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>)</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6" id="r_gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c" id="r_ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5" id="r_ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>)</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9" id="r_ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae" id="r_gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902" id="r_gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>)</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8" id="r_ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a" id="r_gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54" id="r_ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>)</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2" id="r_gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9" id="r_ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442" id="r_ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>)</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac" id="r_gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="memitem:gaa44f0ec2b4134ef80ce28d7a878772af" id="r_gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga8af1c1f93eee747aaa7fdc3a5aeb5337" id="r_ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">TIM_SR_COMIF_Pos</a>)</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a" id="r_ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563" id="r_gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a" id="r_ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>)</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e" id="r_ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="memitem:ga61bc5fc1383047eb82dd66cb44a52ff3" id="r_ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga778093c3983d94f88d6da49de96c9826" id="r_ga778093c3983d94f88d6da49de96c9826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">TIM_SR_BIF_Pos</a>)</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097" id="r_ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6" id="r_ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f" id="r_gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>)</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c" id="r_ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3" id="r_ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4" id="r_ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>)</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050" id="r_ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb" id="r_ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d" id="r_ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>)</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358" id="r_gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996" id="r_gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5" id="r_ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>)</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740" id="r_ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593" id="r_ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462" id="r_ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>)</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91" id="r_ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211" id="r_gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3" id="r_gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>)</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a" id="r_ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea" id="r_ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67" id="r_gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>)</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055" id="r_ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145" id="r_ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672" id="r_gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>)</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07" id="r_ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26" id="r_ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e" id="r_ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>)</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305" id="r_ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="memitem:ga235c6ad9b108e6640f0c3fb7b3b9e278" id="r_ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gab04646da2ee78ff6e2d4c483c8050d20" id="r_gab04646da2ee78ff6e2d4c483c8050d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">TIM_EGR_COMG_Pos</a>)</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b" id="r_gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2" id="r_gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5" id="r_gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>)</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585" id="r_ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="memitem:ga068531a673c44015bef074e6c926ce77" id="r_ga068531a673c44015bef074e6c926ce77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga3cbac05839c59f31bd13664890685941" id="r_ga3cbac05839c59f31bd13664890685941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77">TIM_EGR_BG_Pos</a>)</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18" id="r_ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469" id="r_ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80" id="r_gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb" id="r_ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d" id="r_ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe" id="r_ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1" id="r_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626" id="r_gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>)</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e" id="r_gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7" id="r_gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02" id="r_gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>)</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb" id="r_ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d" id="r_gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1" id="r_ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b" id="r_ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f" id="r_ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5" id="r_ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b" id="r_gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2" id="r_ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045" id="r_ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>)</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba" id="r_ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e" id="r_ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3" id="r_ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf" id="r_gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874" id="r_ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45" id="r_ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511" id="r_gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569" id="r_ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>)</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c" id="r_ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7" id="r_ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395" id="r_ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>)</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370" id="r_gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1" id="r_gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb" id="r_ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f" id="r_ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c" id="r_gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4" id="r_gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e" id="r_gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd" id="r_ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5" id="r_ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>)</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5" id="r_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a" id="r_ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2" id="r_ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72" id="r_gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d" id="r_ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add" id="r_gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0" id="r_ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13" id="r_gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912" id="r_gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6" id="r_ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84" id="r_ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b" id="r_gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42" id="r_ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3" id="r_ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e" id="r_gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d" id="r_ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223" id="r_ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841" id="r_gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964" id="r_gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887" id="r_ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb" id="r_ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f" id="r_ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd" id="r_ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107" id="r_ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8" id="r_gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b" id="r_gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392" id="r_gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260" id="r_ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0" id="r_ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc" id="r_ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8" id="r_ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226" id="r_gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>)</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba" id="r_gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf" id="r_ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9" id="r_ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>)</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24" id="r_ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91" id="r_gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06" id="r_ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a" id="r_ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f" id="r_ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8" id="r_ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5" id="r_ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6" id="r_ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942" id="r_ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>)</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a" id="r_ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6" id="r_ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b" id="r_ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048" id="r_ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499" id="r_gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893" id="r_ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09" id="r_ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880" id="r_ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>)</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57" id="r_ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca" id="r_gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4" id="r_ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>)</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa" id="r_ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400" id="r_ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f" id="r_ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b" id="r_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5" id="r_gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af" id="r_gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab" id="r_ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b" id="r_ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc" id="r_ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>)</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3" id="r_ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2" id="r_gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2" id="r_gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6" id="r_gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c" id="r_ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d" id="r_gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62" id="r_gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c" id="r_gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd" id="r_gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061" id="r_ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849" id="r_ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9" id="r_ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b" id="r_ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f" id="r_ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4" id="r_ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0" id="r_ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4" id="r_ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66" id="r_gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2" id="r_gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c" id="r_gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e" id="r_gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c" id="r_ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85" id="r_gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c" id="r_ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09" id="r_ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1" id="r_ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c" id="r_ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>)</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937" id="r_ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb" id="r_ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f" id="r_ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>)</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291" id="r_ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="memitem:gac27744605da2a44ce88bcd692a6dd639" id="r_gac27744605da2a44ce88bcd692a6dd639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga6f84300589fc23c7ad7c688b77adffd6" id="r_ga6f84300589fc23c7ad7c688b77adffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639">TIM_CCER_CC1NE_Pos</a>)</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e" id="r_ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3" id="r_ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700" id="r_ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>)</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36" id="r_ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84" id="r_ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215" id="r_ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>)</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c" id="r_ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f" id="r_gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1" id="r_ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>)</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912" id="r_ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="memitem:ga5a035ed74e6d62a0fcf54bd0b31f785a" id="r_ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga395e49f88082d5e2144801c98047e03b" id="r_ga395e49f88082d5e2144801c98047e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">TIM_CCER_CC2NE_Pos</a>)</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156" id="r_ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab" id="r_ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70" id="r_ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>)</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f" id="r_ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899" id="r_gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08" id="r_ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>)</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f" id="r_ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb" id="r_gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6" id="r_ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>)</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5" id="r_ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="memitem:ga0e4ec9ec3d3f6b778c7750f4861de8dc" id="r_ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga34cbf30b58b4fa02ddc7c1bab93420b3" id="r_ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">TIM_CCER_CC3NE_Pos</a>)</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa" id="r_gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a" id="r_gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f" id="r_ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>)</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521" id="r_ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3" id="r_ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05" id="r_gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>)</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621" id="r_ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8" id="r_ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7" id="r_ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>)</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1" id="r_ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4" id="r_ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e" id="r_ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>)</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260" id="r_ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2" id="r_gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0" id="r_gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc" id="r_ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4" id="r_gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df" id="r_gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>)</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35" id="r_gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b" id="r_ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3" id="r_ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9" id="r_gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="memitem:gab062a3ee5ed93cef0fd1de937719fe5c" id="r_gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga06e8380ec8ac6138f401fa53833978fc" id="r_ga06e8380ec8ac6138f401fa53833978fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">TIM_RCR_REP_Pos</a>)</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7" id="r_gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6" id="r_ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb" id="r_ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>)</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0" id="r_gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf" id="r_ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1" id="r_gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>)</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba" id="r_ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697" id="r_ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024" id="r_ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>)</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1" id="r_ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa" id="r_ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f" id="r_ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>)</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca" id="r_ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="memitem:ga20f8f8f7a4e2e060b4b51e0a8adc6201" id="r_ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga2c52bd0a743ce97111f4f7210f4f0875" id="r_ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67" id="r_gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc" id="r_ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d" id="r_ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c" id="r_ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43" id="r_gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213" id="r_ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f" id="r_ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e" id="r_gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b" id="r_gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">TIM_BDTR_DTG_Pos</a>)</td></tr>
<tr class="memitem:ga71810028fd9aba73ee3b92d59017cb8d" id="r_ga71810028fd9aba73ee3b92d59017cb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga31c7b82190b30d879c3c7b3a46b9ab82" id="r_ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651" id="r_ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf" id="r_gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee" id="r_ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d">TIM_BDTR_LOCK_Pos</a>)</td></tr>
<tr class="memitem:ga508a8d8aea6def7bd3dd689ff5f47312" id="r_ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga05ff8c5f843f6587554de55163a0f420" id="r_ga05ff8c5f843f6587554de55163a0f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">TIM_BDTR_OSSI_Pos</a>)</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a" id="r_gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td></tr>
<tr class="memitem:ga5738bf6a27c598bc93b37db41f1a21c1" id="r_ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga396c60115df4f4f217ae3b2df15d130c" id="r_ga396c60115df4f4f217ae3b2df15d130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">TIM_BDTR_OSSR_Pos</a>)</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e" id="r_gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td></tr>
<tr class="memitem:ga27bff46bd1b077d0a152e4600397f98d" id="r_ga27bff46bd1b077d0a152e4600397f98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga2272c6e4c575623c1f46f482cd957415" id="r_ga2272c6e4c575623c1f46f482cd957415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d">TIM_BDTR_BKE_Pos</a>)</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8" id="r_ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td></tr>
<tr class="memitem:gaf42525a0a24fac15595720c1ef01d57a" id="r_gaf42525a0a24fac15595720c1ef01d57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga101b7d11ccc8db986ee394ec26167130" id="r_ga101b7d11ccc8db986ee394ec26167130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a">TIM_BDTR_BKP_Pos</a>)</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e" id="r_ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td></tr>
<tr class="memitem:ga7c59af6d6570d3f4c7bff1efcde8fd5a" id="r_ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:gaa9f2a293cb57e4e53908ff3968b44eda" id="r_gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">TIM_BDTR_AOE_Pos</a>)</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509" id="r_ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td></tr>
<tr class="memitem:gae1874eb52559400db69885a6dee768c4" id="r_gae1874eb52559400db69885a6dee768c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gaead4c63fdacf9c85e3c997275649aa8e" id="r_gaead4c63fdacf9c85e3c997275649aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4">TIM_BDTR_MOE_Pos</a>)</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc" id="r_ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9" id="r_ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d" id="r_ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e" id="r_gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba" id="r_gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e" id="r_ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1" id="r_gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430" id="r_ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc" id="r_gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610" id="r_ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068" id="r_ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb" id="r_gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9" id="r_ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea" id="r_gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c" id="r_ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03" id="r_ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9" id="r_ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0" id="r_ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a" id="r_gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>)</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83" id="r_ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="memitem:ga3f62ec5e16705319b0d7ecdc54471788" id="r_ga3f62ec5e16705319b0d7ecdc54471788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3e8ec8a0faf4bc51e04f909e3b13708e" id="r_ga3e8ec8a0faf4bc51e04f909e3b13708e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e">TIM_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="memitem:gacd0ec0e64e354c9670015c91aaf54c2e" id="r_gacd0ec0e64e354c9670015c91aaf54c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e">TIM_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e">TIM_OR_TI1_RMP_Msk</a></td></tr>
<tr class="memitem:ga59fa1246d851959d5231b5b0796fd3a5" id="r_ga59fa1246d851959d5231b5b0796fd3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5">TIM_OR_TI1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga98d9cdc55111a548e48df0819922852b" id="r_ga98d9cdc55111a548e48df0819922852b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">TIM_OR_TI1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f62ec5e16705319b0d7ecdc54471788">TIM_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="memitem:gaaecd8b0b125d46d02c35f990903d6fcb" id="r_gaaecd8b0b125d46d02c35f990903d6fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gaef046d565911337566adcc67904847ea" id="r_gaef046d565911337566adcc67904847ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea">TIM_OR_TI4_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga2916847c3545c06578d7ba8c381a4c20" id="r_ga2916847c3545c06578d7ba8c381a4c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea">TIM_OR_TI4_RMP_Msk</a></td></tr>
<tr class="memitem:ga9aea4f8a0abedbf08bb1e686933c1120" id="r_ga9aea4f8a0abedbf08bb1e686933c1120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="memitem:gaa2a46aa18f15f2074b93233a18e85629" id="r_gaa2a46aa18f15f2074b93233a18e85629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd8b0b125d46d02c35f990903d6fcb">TIM_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga3c2a253575aa4bcd2c8097f2e9f5c528" id="r_ga3c2a253575aa4bcd2c8097f2e9f5c528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528">LPTIM_ISR_CMPM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4dd7e374f2dc01057c4b2b4a073de293" id="r_ga4dd7e374f2dc01057c4b2b4a073de293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">LPTIM_ISR_CMPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528">LPTIM_ISR_CMPM_Pos</a>)</td></tr>
<tr class="memitem:gaad268979549e2ab5d4e0227e37964e29" id="r_gaad268979549e2ab5d4e0227e37964e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29">LPTIM_ISR_CMPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">LPTIM_ISR_CMPM_Msk</a></td></tr>
<tr class="memitem:ga1d60b2a5aa3042e705fac690ddd82ad9" id="r_ga1d60b2a5aa3042e705fac690ddd82ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9">LPTIM_ISR_ARRM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga738f282188e8958763a12993436b396b" id="r_ga738f282188e8958763a12993436b396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">LPTIM_ISR_ARRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9">LPTIM_ISR_ARRM_Pos</a>)</td></tr>
<tr class="memitem:ga8dca1da3466dc935eebf232c120a42f7" id="r_ga8dca1da3466dc935eebf232c120a42f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7">LPTIM_ISR_ARRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">LPTIM_ISR_ARRM_Msk</a></td></tr>
<tr class="memitem:ga5744b7eeec364753bad9ec53583ddc83" id="r_ga5744b7eeec364753bad9ec53583ddc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83">LPTIM_ISR_EXTTRIG_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gabe7231122f4aa937f6e5496f9a375032" id="r_gabe7231122f4aa937f6e5496f9a375032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">LPTIM_ISR_EXTTRIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83">LPTIM_ISR_EXTTRIG_Pos</a>)</td></tr>
<tr class="memitem:ga5d6fe3ef932a42040b0f9530eae1d014" id="r_ga5d6fe3ef932a42040b0f9530eae1d014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014">LPTIM_ISR_EXTTRIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">LPTIM_ISR_EXTTRIG_Msk</a></td></tr>
<tr class="memitem:ga58bb3764cb71aa8b10e3dd579d81d566" id="r_ga58bb3764cb71aa8b10e3dd579d81d566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566">LPTIM_ISR_CMPOK_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga3fa25d178519d9d1e07d0a8dd33d5d81" id="r_ga3fa25d178519d9d1e07d0a8dd33d5d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">LPTIM_ISR_CMPOK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566">LPTIM_ISR_CMPOK_Pos</a>)</td></tr>
<tr class="memitem:ga3cad30aa68cb71dd75c78c01ee3ae870" id="r_ga3cad30aa68cb71dd75c78c01ee3ae870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870">LPTIM_ISR_CMPOK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">LPTIM_ISR_CMPOK_Msk</a></td></tr>
<tr class="memitem:ga225e79481e3488e2018b7066cc36c15d" id="r_ga225e79481e3488e2018b7066cc36c15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d">LPTIM_ISR_ARROK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gacaaa9e9c0a0295592da0aa99997aa10a" id="r_gacaaa9e9c0a0295592da0aa99997aa10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">LPTIM_ISR_ARROK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d">LPTIM_ISR_ARROK_Pos</a>)</td></tr>
<tr class="memitem:gab444687af1f8f9863455191ad061a1d1" id="r_gab444687af1f8f9863455191ad061a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1">LPTIM_ISR_ARROK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">LPTIM_ISR_ARROK_Msk</a></td></tr>
<tr class="memitem:ga06f3149d0ec6718d910a43f12b69df19" id="r_ga06f3149d0ec6718d910a43f12b69df19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19">LPTIM_ISR_UP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga517db9f5fee8e5be22e9ed9de34338d7" id="r_ga517db9f5fee8e5be22e9ed9de34338d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">LPTIM_ISR_UP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19">LPTIM_ISR_UP_Pos</a>)</td></tr>
<tr class="memitem:gaa5c22c593384daf21fbf0648c7157609" id="r_gaa5c22c593384daf21fbf0648c7157609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609">LPTIM_ISR_UP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">LPTIM_ISR_UP_Msk</a></td></tr>
<tr class="memitem:ga78026fe91462066bf46f3d20cfb59dde" id="r_ga78026fe91462066bf46f3d20cfb59dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde">LPTIM_ISR_DOWN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga6924a3b6ec9a7541387f1d40e0726abd" id="r_ga6924a3b6ec9a7541387f1d40e0726abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">LPTIM_ISR_DOWN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde">LPTIM_ISR_DOWN_Pos</a>)</td></tr>
<tr class="memitem:gae419eeabea5979ae2658ab6597cb8223" id="r_gae419eeabea5979ae2658ab6597cb8223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223">LPTIM_ISR_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">LPTIM_ISR_DOWN_Msk</a></td></tr>
<tr class="memitem:ga18b506dcf4acdd6741977de00402c73b" id="r_ga18b506dcf4acdd6741977de00402c73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b">LPTIM_ICR_CMPMCF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga5d0e27b84a9db60669043f14f3d89ec8" id="r_ga5d0e27b84a9db60669043f14f3d89ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">LPTIM_ICR_CMPMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b">LPTIM_ICR_CMPMCF_Pos</a>)</td></tr>
<tr class="memitem:gac1a73f097347bc05382105a527ee7f2e" id="r_gac1a73f097347bc05382105a527ee7f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e">LPTIM_ICR_CMPMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">LPTIM_ICR_CMPMCF_Msk</a></td></tr>
<tr class="memitem:ga8838d365e13b4c9de7d954989e7e3892" id="r_ga8838d365e13b4c9de7d954989e7e3892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892">LPTIM_ICR_ARRMCF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gae7a9b52575f7bb462d282dab0754c0fc" id="r_gae7a9b52575f7bb462d282dab0754c0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">LPTIM_ICR_ARRMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892">LPTIM_ICR_ARRMCF_Pos</a>)</td></tr>
<tr class="memitem:gaaf43a4be174c9303faef371ec31ab44c" id="r_gaaf43a4be174c9303faef371ec31ab44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c">LPTIM_ICR_ARRMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">LPTIM_ICR_ARRMCF_Msk</a></td></tr>
<tr class="memitem:gaee44edb9f638e0b13a269a13c013f0b8" id="r_gaee44edb9f638e0b13a269a13c013f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8">LPTIM_ICR_EXTTRIGCF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gafe35b22bd38a6b942b777a1ee9fb0c63" id="r_gafe35b22bd38a6b942b777a1ee9fb0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">LPTIM_ICR_EXTTRIGCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8">LPTIM_ICR_EXTTRIGCF_Pos</a>)</td></tr>
<tr class="memitem:ga0bdc0939c831c305f180c9d1518b852f" id="r_ga0bdc0939c831c305f180c9d1518b852f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f">LPTIM_ICR_EXTTRIGCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">LPTIM_ICR_EXTTRIGCF_Msk</a></td></tr>
<tr class="memitem:ga3bcc238eda370f1999eb9e4c622a0d01" id="r_ga3bcc238eda370f1999eb9e4c622a0d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01">LPTIM_ICR_CMPOKCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga3023d4f15c022e8a57d9d499423efbd6" id="r_ga3023d4f15c022e8a57d9d499423efbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">LPTIM_ICR_CMPOKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01">LPTIM_ICR_CMPOKCF_Pos</a>)</td></tr>
<tr class="memitem:ga407e8ab4f0c1dfdca950ca20c5f2527d" id="r_ga407e8ab4f0c1dfdca950ca20c5f2527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d">LPTIM_ICR_CMPOKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">LPTIM_ICR_CMPOKCF_Msk</a></td></tr>
<tr class="memitem:gacf56de4c8d0c89755297f0b062983b5b" id="r_gacf56de4c8d0c89755297f0b062983b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b">LPTIM_ICR_ARROKCF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga46450f790d87d73e5159faeecd99d226" id="r_ga46450f790d87d73e5159faeecd99d226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">LPTIM_ICR_ARROKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b">LPTIM_ICR_ARROKCF_Pos</a>)</td></tr>
<tr class="memitem:ga3e0e5526e60b99a2a4958145207bff7d" id="r_ga3e0e5526e60b99a2a4958145207bff7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d">LPTIM_ICR_ARROKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">LPTIM_ICR_ARROKCF_Msk</a></td></tr>
<tr class="memitem:ga34a94627a5c2f998f5ea8d7a57f035d1" id="r_ga34a94627a5c2f998f5ea8d7a57f035d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1">LPTIM_ICR_UPCF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gae5829e2bd6ea624ccbcb9724f03e9a1d" id="r_gae5829e2bd6ea624ccbcb9724f03e9a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">LPTIM_ICR_UPCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1">LPTIM_ICR_UPCF_Pos</a>)</td></tr>
<tr class="memitem:ga94cea7a7a350f428dc1255dd6d143969" id="r_ga94cea7a7a350f428dc1255dd6d143969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969">LPTIM_ICR_UPCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">LPTIM_ICR_UPCF_Msk</a></td></tr>
<tr class="memitem:ga19850a5ffe670eb179503fa1be9e3622" id="r_ga19850a5ffe670eb179503fa1be9e3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622">LPTIM_ICR_DOWNCF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga28120f6c8dc80f5014fb7fe6fedc6d73" id="r_ga28120f6c8dc80f5014fb7fe6fedc6d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">LPTIM_ICR_DOWNCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622">LPTIM_ICR_DOWNCF_Pos</a>)</td></tr>
<tr class="memitem:gad7d337943cd5849f0b67df2bae113ffe" id="r_gad7d337943cd5849f0b67df2bae113ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe">LPTIM_ICR_DOWNCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">LPTIM_ICR_DOWNCF_Msk</a></td></tr>
<tr class="memitem:ga5420b7e7fdb5dafc0287743411ffb6b0" id="r_ga5420b7e7fdb5dafc0287743411ffb6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0">LPTIM_IER_CMPMIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gae4ab547325c45d174b52dab47fb10ae3" id="r_gae4ab547325c45d174b52dab47fb10ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">LPTIM_IER_CMPMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0">LPTIM_IER_CMPMIE_Pos</a>)</td></tr>
<tr class="memitem:ga84f1c6ec830c564596756452fac0f057" id="r_ga84f1c6ec830c564596756452fac0f057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057">LPTIM_IER_CMPMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">LPTIM_IER_CMPMIE_Msk</a></td></tr>
<tr class="memitem:ga30bc158ab0a4ed0cb11b74a2f260fb3d" id="r_ga30bc158ab0a4ed0cb11b74a2f260fb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d">LPTIM_IER_ARRMIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gab6521147a135322a518bbf0bf60c394d" id="r_gab6521147a135322a518bbf0bf60c394d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">LPTIM_IER_ARRMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d">LPTIM_IER_ARRMIE_Pos</a>)</td></tr>
<tr class="memitem:gabddf28358beda70d5cabb8bbd2f7acd7" id="r_gabddf28358beda70d5cabb8bbd2f7acd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7">LPTIM_IER_ARRMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">LPTIM_IER_ARRMIE_Msk</a></td></tr>
<tr class="memitem:ga6ad517b45bbd7fd664a9ffb734949ca2" id="r_ga6ad517b45bbd7fd664a9ffb734949ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2">LPTIM_IER_EXTTRIGIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga8a5799cd746b83f50ce3cc0e5e432f56" id="r_ga8a5799cd746b83f50ce3cc0e5e432f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">LPTIM_IER_EXTTRIGIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2">LPTIM_IER_EXTTRIGIE_Pos</a>)</td></tr>
<tr class="memitem:ga8e2214a5cacaee65aa8487788edac8d1" id="r_ga8e2214a5cacaee65aa8487788edac8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1">LPTIM_IER_EXTTRIGIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">LPTIM_IER_EXTTRIGIE_Msk</a></td></tr>
<tr class="memitem:gae5f9215cbbefa3f09ee58766418af015" id="r_gae5f9215cbbefa3f09ee58766418af015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015">LPTIM_IER_CMPOKIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga50650b47231f11edf550ffcbc0c510a7" id="r_ga50650b47231f11edf550ffcbc0c510a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">LPTIM_IER_CMPOKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015">LPTIM_IER_CMPOKIE_Pos</a>)</td></tr>
<tr class="memitem:gac117a13cff0f470f7e9645e479301684" id="r_gac117a13cff0f470f7e9645e479301684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684">LPTIM_IER_CMPOKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">LPTIM_IER_CMPOKIE_Msk</a></td></tr>
<tr class="memitem:gac1d1f4b63657f81d98c810fb981be8b2" id="r_gac1d1f4b63657f81d98c810fb981be8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2">LPTIM_IER_ARROKIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gaac72d70b2dafa3445301ce2907ba39b3" id="r_gaac72d70b2dafa3445301ce2907ba39b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">LPTIM_IER_ARROKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2">LPTIM_IER_ARROKIE_Pos</a>)</td></tr>
<tr class="memitem:ga8e16757ed47e0ee03238f7ac41f54119" id="r_ga8e16757ed47e0ee03238f7ac41f54119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119">LPTIM_IER_ARROKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">LPTIM_IER_ARROKIE_Msk</a></td></tr>
<tr class="memitem:ga20e48c6d4270508030ddd5d92996452b" id="r_ga20e48c6d4270508030ddd5d92996452b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b">LPTIM_IER_UPIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga647df93a691567bdda645f15e5dbf0b3" id="r_ga647df93a691567bdda645f15e5dbf0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">LPTIM_IER_UPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b">LPTIM_IER_UPIE_Pos</a>)</td></tr>
<tr class="memitem:ga6f4fea67fb509ddc013229335c241211" id="r_ga6f4fea67fb509ddc013229335c241211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211">LPTIM_IER_UPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">LPTIM_IER_UPIE_Msk</a></td></tr>
<tr class="memitem:ga943de8e961e0ec350de2fc45b9ca1eb5" id="r_ga943de8e961e0ec350de2fc45b9ca1eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5">LPTIM_IER_DOWNIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gafcf0d38445df80d079702aae01174e30" id="r_gafcf0d38445df80d079702aae01174e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">LPTIM_IER_DOWNIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5">LPTIM_IER_DOWNIE_Pos</a>)</td></tr>
<tr class="memitem:ga2e63fa15734a5d03c1879752ac4ea3e4" id="r_ga2e63fa15734a5d03c1879752ac4ea3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4">LPTIM_IER_DOWNIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">LPTIM_IER_DOWNIE_Msk</a></td></tr>
<tr class="memitem:gaf1e4c4cf0fd7105b535892c7a10e1aa4" id="r_gaf1e4c4cf0fd7105b535892c7a10e1aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4">LPTIM_CFGR_CKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3f72372ea98b1648628c895894c613a2" id="r_ga3f72372ea98b1648628c895894c613a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">LPTIM_CFGR_CKSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4">LPTIM_CFGR_CKSEL_Pos</a>)</td></tr>
<tr class="memitem:gae51756ab9cdc0e908f6f272ccc3e221a" id="r_gae51756ab9cdc0e908f6f272ccc3e221a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a">LPTIM_CFGR_CKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">LPTIM_CFGR_CKSEL_Msk</a></td></tr>
<tr class="memitem:ga93565f8804d86eb6b10c699241d543b1" id="r_ga93565f8804d86eb6b10c699241d543b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga47dbd26a12c5443fd0955647b4d39a93" id="r_ga47dbd26a12c5443fd0955647b4d39a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">LPTIM_CFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="memitem:ga0b93ee347b6a137a97020e71fe2a44ff" id="r_ga0b93ee347b6a137a97020e71fe2a44ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff">LPTIM_CFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">LPTIM_CFGR_CKPOL_Msk</a></td></tr>
<tr class="memitem:ga6779ec640b23cf833dd2105b8a220af5" id="r_ga6779ec640b23cf833dd2105b8a220af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5">LPTIM_CFGR_CKPOL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="memitem:gad084d831c97bad9c75bc5fb870f4c605" id="r_gad084d831c97bad9c75bc5fb870f4c605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605">LPTIM_CFGR_CKPOL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="memitem:gafe9732853338654f66fe51d6a6f9f837" id="r_gafe9732853338654f66fe51d6a6f9f837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gaff87664b8380f74d415c408fac75d8ef" id="r_gaff87664b8380f74d415c408fac75d8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">LPTIM_CFGR_CKFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="memitem:ga967fdd5160e383d5740de6c393ae76a5" id="r_ga967fdd5160e383d5740de6c393ae76a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5">LPTIM_CFGR_CKFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">LPTIM_CFGR_CKFLT_Msk</a></td></tr>
<tr class="memitem:ga9d8880e8aa2748a1c125bb93711f764d" id="r_ga9d8880e8aa2748a1c125bb93711f764d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d">LPTIM_CFGR_CKFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="memitem:gaafbe9abc3d0f44a37db62172a80afdb9" id="r_gaafbe9abc3d0f44a37db62172a80afdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9">LPTIM_CFGR_CKFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="memitem:ga1516877a8f950690f02d215362bb5b72" id="r_ga1516877a8f950690f02d215362bb5b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga3d0bc1fc6d1ba7310a96dc3e40e94cf1" id="r_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">LPTIM_CFGR_TRGFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="memitem:ga1fbec2ad1910a83bb7ffbf4f2f9ade9c" id="r_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c">LPTIM_CFGR_TRGFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">LPTIM_CFGR_TRGFLT_Msk</a></td></tr>
<tr class="memitem:gac0c0cb2093b00a0e32bc31f71c946c9d" id="r_gac0c0cb2093b00a0e32bc31f71c946c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d">LPTIM_CFGR_TRGFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="memitem:ga014ecb2c212432123a6ee2a01dfc4cce" id="r_ga014ecb2c212432123a6ee2a01dfc4cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce">LPTIM_CFGR_TRGFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="memitem:gaa35291fd86def97e8c27c5749badfd91" id="r_gaa35291fd86def97e8c27c5749badfd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gadae330680ff9e06c3d69b55523ad85e5" id="r_gadae330680ff9e06c3d69b55523ad85e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">LPTIM_CFGR_PRESC_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="memitem:gadd72b0a5dbce113393e4d367b49f5d0c" id="r_gadd72b0a5dbce113393e4d367b49f5d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c">LPTIM_CFGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">LPTIM_CFGR_PRESC_Msk</a></td></tr>
<tr class="memitem:gaf54ff2bff54f5ff370979c5310f60c16" id="r_gaf54ff2bff54f5ff370979c5310f60c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16">LPTIM_CFGR_PRESC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="memitem:ga4dee510fa2963d13fdf4aa81bb995e9a" id="r_ga4dee510fa2963d13fdf4aa81bb995e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a">LPTIM_CFGR_PRESC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="memitem:ga703c870efbbe78646002653cf2333a74" id="r_ga703c870efbbe78646002653cf2333a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74">LPTIM_CFGR_PRESC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="memitem:gab31dace3620124a37078ccdc260f355a" id="r_gab31dace3620124a37078ccdc260f355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:ga206eab17762f56791b93d8c3ec9c5f15" id="r_ga206eab17762f56791b93d8c3ec9c5f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">LPTIM_CFGR_TRIGSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="memitem:ga519aa19bd79204f1eb94a1d378655634" id="r_ga519aa19bd79204f1eb94a1d378655634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634">LPTIM_CFGR_TRIGSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">LPTIM_CFGR_TRIGSEL_Msk</a></td></tr>
<tr class="memitem:ga268e349e4278ec2f405603d1bc82eb2d" id="r_ga268e349e4278ec2f405603d1bc82eb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d">LPTIM_CFGR_TRIGSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="memitem:gab8c3ef431ee899309d6a8b518fc8af88" id="r_gab8c3ef431ee899309d6a8b518fc8af88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88">LPTIM_CFGR_TRIGSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="memitem:ga3470980d3523263818a124f1642fbbdc" id="r_ga3470980d3523263818a124f1642fbbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc">LPTIM_CFGR_TRIGSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="memitem:ga160a914484592698b174ecb64b7c77bf" id="r_ga160a914484592698b174ecb64b7c77bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memitem:ga30f58ca145e568f4be8eadfd7b3f0b6d" id="r_ga30f58ca145e568f4be8eadfd7b3f0b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">LPTIM_CFGR_TRIGEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="memitem:gadbf1ffffa1a91f49efb93dc6a1571ea4" id="r_gadbf1ffffa1a91f49efb93dc6a1571ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4">LPTIM_CFGR_TRIGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">LPTIM_CFGR_TRIGEN_Msk</a></td></tr>
<tr class="memitem:ga5e2a7ee9793909a72ca469ac52cebf6f" id="r_ga5e2a7ee9793909a72ca469ac52cebf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f">LPTIM_CFGR_TRIGEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="memitem:ga533f47720800bf4619d3f576043b6ce9" id="r_ga533f47720800bf4619d3f576043b6ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9">LPTIM_CFGR_TRIGEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="memitem:ga672cd9c43d091c2db4781c6e9b2043e4" id="r_ga672cd9c43d091c2db4781c6e9b2043e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4">LPTIM_CFGR_TIMOUT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memitem:gaf9f05dd8291e7351c085cf9fc2549c76" id="r_gaf9f05dd8291e7351c085cf9fc2549c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">LPTIM_CFGR_TIMOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4">LPTIM_CFGR_TIMOUT_Pos</a>)</td></tr>
<tr class="memitem:ga2ca64047a63144f4d0d4663d1d6ee6da" id="r_ga2ca64047a63144f4d0d4663d1d6ee6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da">LPTIM_CFGR_TIMOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">LPTIM_CFGR_TIMOUT_Msk</a></td></tr>
<tr class="memitem:gaa9bf1bcfbb869bb8c12a6389cd678fdd" id="r_gaa9bf1bcfbb869bb8c12a6389cd678fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd">LPTIM_CFGR_WAVE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memitem:gacab9d7a59b17326ad6cedabb70c0faf3" id="r_gacab9d7a59b17326ad6cedabb70c0faf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">LPTIM_CFGR_WAVE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd">LPTIM_CFGR_WAVE_Pos</a>)</td></tr>
<tr class="memitem:ga21d04d4b6c31e68728a6c515aa36571c" id="r_ga21d04d4b6c31e68728a6c515aa36571c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c">LPTIM_CFGR_WAVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">LPTIM_CFGR_WAVE_Msk</a></td></tr>
<tr class="memitem:gae98435524773e234e766a4fdbaf407e5" id="r_gae98435524773e234e766a4fdbaf407e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5">LPTIM_CFGR_WAVPOL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:gaa9cccc4a18860c1b4a1500945b0dc6d7" id="r_gaa9cccc4a18860c1b4a1500945b0dc6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">LPTIM_CFGR_WAVPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5">LPTIM_CFGR_WAVPOL_Pos</a>)</td></tr>
<tr class="memitem:gaf953b0b77f31228a0ddac549eb0b470e" id="r_gaf953b0b77f31228a0ddac549eb0b470e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e">LPTIM_CFGR_WAVPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">LPTIM_CFGR_WAVPOL_Msk</a></td></tr>
<tr class="memitem:ga5563d14ff71e36211e358a0eeda8a0b5" id="r_ga5563d14ff71e36211e358a0eeda8a0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5">LPTIM_CFGR_PRELOAD_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:ga77ab0c368193e5c00b8961d10f4c9e51" id="r_ga77ab0c368193e5c00b8961d10f4c9e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">LPTIM_CFGR_PRELOAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5">LPTIM_CFGR_PRELOAD_Pos</a>)</td></tr>
<tr class="memitem:gad5dc1fa00988177012c9cb933e50db5d" id="r_gad5dc1fa00988177012c9cb933e50db5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d">LPTIM_CFGR_PRELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">LPTIM_CFGR_PRELOAD_Msk</a></td></tr>
<tr class="memitem:ga5e50d972d4a24782712301bf2d632ae0" id="r_ga5e50d972d4a24782712301bf2d632ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0">LPTIM_CFGR_COUNTMODE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memitem:ga347fd1dcb47397008e30d1c1f371361a" id="r_ga347fd1dcb47397008e30d1c1f371361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">LPTIM_CFGR_COUNTMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0">LPTIM_CFGR_COUNTMODE_Pos</a>)</td></tr>
<tr class="memitem:ga360d483b0d8b2a36bf8634319cf3c4a0" id="r_ga360d483b0d8b2a36bf8634319cf3c4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0">LPTIM_CFGR_COUNTMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">LPTIM_CFGR_COUNTMODE_Msk</a></td></tr>
<tr class="memitem:ga9b057945543edba5a0b79df5fe9a583e" id="r_ga9b057945543edba5a0b79df5fe9a583e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e">LPTIM_CFGR_ENC_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:ga27f19afb5440831244036ec045d842ab" id="r_ga27f19afb5440831244036ec045d842ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">LPTIM_CFGR_ENC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e">LPTIM_CFGR_ENC_Pos</a>)</td></tr>
<tr class="memitem:gacd13a5203732ee6743bf9025ad9f9172" id="r_gacd13a5203732ee6743bf9025ad9f9172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172">LPTIM_CFGR_ENC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">LPTIM_CFGR_ENC_Msk</a></td></tr>
<tr class="memitem:gaade535c6c5758858bd51334fc8ab6a49" id="r_gaade535c6c5758858bd51334fc8ab6a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49">LPTIM_CR_ENABLE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3bf077af8a00be1e670e37294915fd2a" id="r_ga3bf077af8a00be1e670e37294915fd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">LPTIM_CR_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49">LPTIM_CR_ENABLE_Pos</a>)</td></tr>
<tr class="memitem:ga8a1f4b2d79870055c5c7b622a301ad73" id="r_ga8a1f4b2d79870055c5c7b622a301ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73">LPTIM_CR_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">LPTIM_CR_ENABLE_Msk</a></td></tr>
<tr class="memitem:ga9ac129e479d844619e29c2384fc33426" id="r_ga9ac129e479d844619e29c2384fc33426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426">LPTIM_CR_SNGSTRT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gaa9c4bdf05747cce9157336fa8399b7e8" id="r_gaa9c4bdf05747cce9157336fa8399b7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">LPTIM_CR_SNGSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426">LPTIM_CR_SNGSTRT_Pos</a>)</td></tr>
<tr class="memitem:gaa0c59145554d8bfa0d636f225a932514" id="r_gaa0c59145554d8bfa0d636f225a932514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514">LPTIM_CR_SNGSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">LPTIM_CR_SNGSTRT_Msk</a></td></tr>
<tr class="memitem:ga289cfd728541ed33acdb6e023b19f9ca" id="r_ga289cfd728541ed33acdb6e023b19f9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca">LPTIM_CR_CNTSTRT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:gaa04b4aa158a5189ff3981bcccb9756e1" id="r_gaa04b4aa158a5189ff3981bcccb9756e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">LPTIM_CR_CNTSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca">LPTIM_CR_CNTSTRT_Pos</a>)</td></tr>
<tr class="memitem:ga7c8912f46b6f529d6c632ad2de408ff3" id="r_ga7c8912f46b6f529d6c632ad2de408ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3">LPTIM_CR_CNTSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">LPTIM_CR_CNTSTRT_Msk</a></td></tr>
<tr class="memitem:gada5643bfded457f91880778f7db67656" id="r_gada5643bfded457f91880778f7db67656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656">LPTIM_CMP_CMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga7d9327679862c756efafdbb860dcb394" id="r_ga7d9327679862c756efafdbb860dcb394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">LPTIM_CMP_CMP_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656">LPTIM_CMP_CMP_Pos</a>)</td></tr>
<tr class="memitem:ga8e0da614536f546b3420c0801d6df70f" id="r_ga8e0da614536f546b3420c0801d6df70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f">LPTIM_CMP_CMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">LPTIM_CMP_CMP_Msk</a></td></tr>
<tr class="memitem:gabad0ac8b37df965dd6402cca20fdd0bb" id="r_gabad0ac8b37df965dd6402cca20fdd0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb">LPTIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga8c5a1383d56848f5030c2c2557f8621a" id="r_ga8c5a1383d56848f5030c2c2557f8621a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">LPTIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb">LPTIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="memitem:gac708b2613ec085499446b969b89e90eb" id="r_gac708b2613ec085499446b969b89e90eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb">LPTIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">LPTIM_ARR_ARR_Msk</a></td></tr>
<tr class="memitem:gad81cb635eb99877bdd13613c39ca4d50" id="r_gad81cb635eb99877bdd13613c39ca4d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50">LPTIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaf423bd32750bf9bda6194a024f9815b8" id="r_gaf423bd32750bf9bda6194a024f9815b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">LPTIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50">LPTIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="memitem:gaf3b069fc9f9436dbc473cee09bb67aae" id="r_gaf3b069fc9f9436dbc473cee09bb67aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae">LPTIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">LPTIM_CNT_CNT_Msk</a></td></tr>
<tr class="memitem:gac13f65757acd1921f275fd91129d712e" id="r_gac13f65757acd1921f275fd91129d712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13f65757acd1921f275fd91129d712e">LPTIM_OR_LPT_IN1_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga16b04d1511415b4da676447d3468bb25" id="r_ga16b04d1511415b4da676447d3468bb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b04d1511415b4da676447d3468bb25">LPTIM_OR_LPT_IN1_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac13f65757acd1921f275fd91129d712e">LPTIM_OR_LPT_IN1_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga1b0ddc624f16ce3a1535cb00eb4edd5c" id="r_ga1b0ddc624f16ce3a1535cb00eb4edd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0ddc624f16ce3a1535cb00eb4edd5c">LPTIM_OR_LPT_IN1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16b04d1511415b4da676447d3468bb25">LPTIM_OR_LPT_IN1_RMP_Msk</a></td></tr>
<tr class="memitem:ga8dc3d5e03ea5be523319d99e4e604319" id="r_ga8dc3d5e03ea5be523319d99e4e604319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc3d5e03ea5be523319d99e4e604319">LPTIM_OR_LPT_IN1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac13f65757acd1921f275fd91129d712e">LPTIM_OR_LPT_IN1_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga536a00f3576bed9dba5b574fdb9ea54a" id="r_ga536a00f3576bed9dba5b574fdb9ea54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga536a00f3576bed9dba5b574fdb9ea54a">LPTIM_OR_LPT_IN1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac13f65757acd1921f275fd91129d712e">LPTIM_OR_LPT_IN1_RMP_Pos</a>)</td></tr>
<tr class="memitem:ga124f0c6d21ae7a3be7d9db1d8b22676d" id="r_ga124f0c6d21ae7a3be7d9db1d8b22676d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d">LPTIM_OR_OR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0ddc624f16ce3a1535cb00eb4edd5c">LPTIM_OR_LPT_IN1_RMP</a></td></tr>
<tr class="memitem:gaa9be41dfe8310f51f1db3554b438adff" id="r_gaa9be41dfe8310f51f1db3554b438adff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9be41dfe8310f51f1db3554b438adff">LPTIM_OR_OR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc3d5e03ea5be523319d99e4e604319">LPTIM_OR_LPT_IN1_RMP_0</a></td></tr>
<tr class="memitem:ga686096d3d97e19825b09f8804d9aae99" id="r_ga686096d3d97e19825b09f8804d9aae99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga686096d3d97e19825b09f8804d9aae99">LPTIM_OR_OR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga536a00f3576bed9dba5b574fdb9ea54a">LPTIM_OR_LPT_IN1_RMP_1</a></td></tr>
<tr class="memitem:ga0635e2ab8eac81f2a10164602121ccf2" id="r_ga0635e2ab8eac81f2a10164602121ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2">USART_SR_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga83b7f81b87e70796a8cffaae0eb9ba9a" id="r_ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2">USART_SR_PE_Pos</a>)</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14" id="r_gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a></td></tr>
<tr class="memitem:ga780d79584f83d2873c4026cdaa93d848" id="r_ga780d79584f83d2873c4026cdaa93d848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848">USART_SR_FE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gad3050686c973903a8821196e0a7166f3" id="r_gad3050686c973903a8821196e0a7166f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848">USART_SR_FE_Pos</a>)</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804" id="r_ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a></td></tr>
<tr class="memitem:ga92528c798c4fa8ecfda09d6058cbb7f3" id="r_ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3">USART_SR_NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga4150c4eff1939e0c1c474dce82ed76bf" id="r_ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3">USART_SR_NE_Pos</a>)</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572" id="r_ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a></td></tr>
<tr class="memitem:ga1413d933bfe380829bd883ce5ae6f27b" id="r_ga1413d933bfe380829bd883ce5ae6f27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b">USART_SR_ORE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga654b0cd0fb1fdf02de8f1af223eca9d5" id="r_ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b">USART_SR_ORE_Pos</a>)</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558" id="r_ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a></td></tr>
<tr class="memitem:gae2a7cf252454c0c27e5d4327bbd3206f" id="r_gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f">USART_SR_IDLE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gae2b2420f9c84d2adbb47dce8d0e65497" id="r_gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f">USART_SR_IDLE_Pos</a>)</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f" id="r_ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a></td></tr>
<tr class="memitem:gaf5895ff1c2d076cb10c291c873eedc55" id="r_gaf5895ff1c2d076cb10c291c873eedc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55">USART_SR_RXNE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga64611f0aa4ba3dcafb6d934e831279e9" id="r_ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55">USART_SR_RXNE_Pos</a>)</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836" id="r_gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a></td></tr>
<tr class="memitem:gac8cdb6c85343e4287d5c07bcff25d58e" id="r_gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e">USART_SR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga972584d838f708691ef3c153ad8233ac" id="r_ga972584d838f708691ef3c153ad8233ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e">USART_SR_TC_Pos</a>)</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1" id="r_ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a></td></tr>
<tr class="memitem:gaa708cd1b36e1ee1cfed89e85620a7c00" id="r_gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00">USART_SR_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:gabe75a9021a84919f6c1ea3e3c08a23e0" id="r_gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00">USART_SR_TXE_Pos</a>)</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980" id="r_ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a></td></tr>
<tr class="memitem:gae347aead943d5b4c1044a226380b3fda" id="r_gae347aead943d5b4c1044a226380b3fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda">USART_SR_LBD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga233a2963e3a24a14f98865224183d93d" id="r_ga233a2963e3a24a14f98865224183d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda">USART_SR_LBD_Pos</a>)</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628" id="r_ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a></td></tr>
<tr class="memitem:ga8d2b04e34749fc2ef806327e991dcad8" id="r_ga8d2b04e34749fc2ef806327e991dcad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b04e34749fc2ef806327e991dcad8">USART_SR_CTS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga4d241b440c4595aac4bdf1ffee9c22f9" id="r_ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2b04e34749fc2ef806327e991dcad8">USART_SR_CTS_Pos</a>)</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541" id="r_ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a></td></tr>
<tr class="memitem:gab1d7d8f36a92c78b93ab1a3e4011b771" id="r_gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d7d8f36a92c78b93ab1a3e4011b771">USART_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga911912bd628fd1fc33a1d8819d27e81f" id="r_ga911912bd628fd1fc33a1d8819d27e81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d7d8f36a92c78b93ab1a3e4011b771">USART_DR_DR_Pos</a>)</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff" id="r_gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a></td></tr>
<tr class="memitem:gaa4c70e9b7c797d9a6e1e7a4e4e645ef1" id="r_gaa4c70e9b7c797d9a6e1e7a4e4e645ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c70e9b7c797d9a6e1e7a4e4e645ef1">USART_BRR_DIV_Fraction_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga1cc35155a1120da23f3fc72cb26b4aea" id="r_ga1cc35155a1120da23f3fc72cb26b4aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c70e9b7c797d9a6e1e7a4e4e645ef1">USART_BRR_DIV_Fraction_Pos</a>)</td></tr>
<tr class="memitem:ga9dfae31be4ec2c8a3b0905eff30c7046" id="r_ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a></td></tr>
<tr class="memitem:ga21895f823b1422a7af307b0656560058" id="r_ga21895f823b1422a7af307b0656560058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21895f823b1422a7af307b0656560058">USART_BRR_DIV_Mantissa_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gace4259fb84cf5a9096ad62cd2453d28e" id="r_gace4259fb84cf5a9096ad62cd2453d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21895f823b1422a7af307b0656560058">USART_BRR_DIV_Mantissa_Pos</a>)</td></tr>
<tr class="memitem:ga60cfa3802798306b86231f828ed2e71e" id="r_ga60cfa3802798306b86231f828ed2e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a></td></tr>
<tr class="memitem:ga23eec4bbb3ac06c22aff3355f965457a" id="r_ga23eec4bbb3ac06c22aff3355f965457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a">USART_CR1_SBK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga4f06150e7efb4ee5858a0863c0af36e1" id="r_ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a">USART_CR1_SBK_Pos</a>)</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1" id="r_gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a></td></tr>
<tr class="memitem:ga64a90f545fa1ee315c277fd0f06f2274" id="r_ga64a90f545fa1ee315c277fd0f06f2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274">USART_CR1_RWU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga8e0cafa55c289e39145287325f9d7cf4" id="r_ga8e0cafa55c289e39145287325f9d7cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274">USART_CR1_RWU_Pos</a>)</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b" id="r_gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a></td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58" id="r_ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682" id="r_ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>)</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb" id="r_gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564" id="r_ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce" id="r_ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>)</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622" id="r_gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3" id="r_ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa" id="r_ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>)</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8" id="r_ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984" id="r_ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543" id="r_gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>)</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04" id="r_ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a" id="r_ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7" id="r_gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>)</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e" id="r_gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef" id="r_ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5" id="r_ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>)</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9" id="r_ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b" id="r_ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1" id="r_gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>)</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875" id="r_ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16" id="r_gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e" id="r_ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>)</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe" id="r_ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b" id="r_ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1" id="r_ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>)</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074" id="r_ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492" id="r_ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6" id="r_gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>)</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d" id="r_gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308" id="r_ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634" id="r_ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>)</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2" id="r_ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb" id="r_ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83" id="r_gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>)</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947" id="r_ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01" id="r_ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02" id="r_gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>)</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2" id="r_gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3" id="r_ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28" id="r_gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>)</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3" id="r_ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624" id="r_gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5" id="r_gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>)</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed" id="r_ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f" id="r_gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b" id="r_gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>)</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4" id="r_gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0" id="r_ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94" id="r_ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>)</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e" id="r_ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a" id="r_ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34" id="r_ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>)</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb" id="r_ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a" id="r_ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a" id="r_ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>)</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68" id="r_gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235" id="r_gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2" id="r_ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>)</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853" id="r_ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51" id="r_ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c" id="r_gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6" id="r_gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61" id="r_gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b" id="r_ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f" id="r_ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8" id="r_ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>)</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef" id="r_gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e" id="r_gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0" id="r_gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>)</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0" id="r_gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57" id="r_ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c" id="r_gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>)</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd" id="r_ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5" id="r_ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633" id="r_ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>)</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80" id="r_ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9" id="r_ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d" id="r_ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>)</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01" id="r_gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049" id="r_ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a" id="r_ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>)</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c" id="r_ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d" id="r_gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8" id="r_gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>)</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27" id="r_ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773" id="r_ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf" id="r_ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>)</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a" id="r_gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f" id="r_ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29" id="r_ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>)</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993" id="r_ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563" id="r_ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152" id="r_gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>)</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2" id="r_ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01" id="r_gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4" id="r_ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>)</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265" id="r_gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d" id="r_ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc" id="r_ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>)</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90" id="r_ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068" id="r_ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac" id="r_ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>)</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826" id="r_ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2" id="r_gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588" id="r_ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203" id="r_gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb" id="r_ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b" id="r_ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd" id="r_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486" id="r_ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a" id="r_gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b" id="r_ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a" id="r_ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc" id="r_gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b" id="r_ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780" id="r_gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>)</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b" id="r_ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e" id="r_ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed" id="r_gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70" id="r_ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c" id="r_ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409" id="r_ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229" id="r_ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930" id="r_ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe" id="r_gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64" id="r_ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632" id="r_ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e" id="r_ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95" id="r_gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c" id="r_gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261" id="r_gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45" id="r_gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee" id="r_gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268" id="r_gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c" id="r_ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390" id="r_ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>)</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f" id="r_gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b" id="r_gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d" id="r_ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9" id="r_gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d" id="r_ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3" id="r_ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d" id="r_gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99" id="r_ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7" id="r_ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9" id="r_ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17" id="r_ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0" id="r_gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4" id="r_ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9" id="r_ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b" id="r_ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d" id="r_gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663" id="r_ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f" id="r_ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1" id="r_ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64" id="r_ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638" id="r_ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695" id="r_gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401" id="r_ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61" id="r_ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33" id="r_ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648" id="r_ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117" id="r_gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>)</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9" id="r_ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43" id="r_gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c" id="r_ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>)</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69" id="r_ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54" id="r_gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33" id="r_gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>)</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac" id="r_gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170" id="r_ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258" id="r_ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165" id="r_ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="memitem:ga3b996a2be01fbeeaa868603c7bca6044" id="r_ga3b996a2be01fbeeaa868603c7bca6044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga127e0531bc305bb460fd2417106bee61" id="r_ga127e0531bc305bb460fd2417106bee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>)</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a" id="r_ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a></td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9" id="r_ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349" id="r_ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>)</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75" id="r_gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19" id="r_ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff" id="r_ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>)</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132" id="r_ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="memitem:ga2be1af4b18b8c9ce4001dd363e6626e7" id="r_ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">DBGMCU_CR_TRACE_IOEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memitem:ga18007dc2c11d41a5dc449e37cb8c0c56" id="r_ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7">DBGMCU_CR_TRACE_IOEN_Pos</a>)</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9" id="r_ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a></td></tr>
<tr class="memitem:ga20dddffa934315ca4a5902cbf45f4d93" id="r_ga20dddffa934315ca4a5902cbf45f4d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memitem:gad641a08b344645d47a0789ffa25d7079" id="r_gad641a08b344645d47a0789ffa25d7079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10" id="r_gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a></td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85" id="r_ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e" id="r_ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93">DBGMCU_CR_TRACE_MODE_Pos</a>)</td></tr>
<tr class="memitem:ga5218cc7d400bfb220c42a80b3a2a0603" id="r_ga5218cc7d400bfb220c42a80b3a2a0603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memitem:gac4e288f717db03126942d03a1a6fafd8" id="r_gac4e288f717db03126942d03a1a6fafd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga42d29d40515d36ce6ed7e5d34ed17dcf" id="r_ga42d29d40515d36ce6ed7e5d34ed17dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</a></td></tr>
<tr class="memitem:gaf603706e632bf2df878b8ba6fc0c4736" id="r_gaf603706e632bf2df878b8ba6fc0c4736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memitem:gae3215a197f13b82287892283886326d1" id="r_gae3215a197f13b82287892283886326d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos</a>)</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7" id="r_gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a></td></tr>
<tr class="memitem:ga004684cb88ffb723509a9ca4193e78ec" id="r_ga004684cb88ffb723509a9ca4193e78ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memitem:gaf7fefeace05cb28675d23037f7b3966a" id="r_gaf7fefeace05cb28675d23037f7b3966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d" id="r_ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="memitem:gaaad459d6930c29babb7672cd26d0ea9b" id="r_gaaad459d6930c29babb7672cd26d0ea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memitem:ga0f24695b718a52f4a91297ee3c512db4" id="r_ga0f24695b718a52f4a91297ee3c512db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88" id="r_ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="memitem:ga3bb0a55a4b7c9c3deeb61568b9c7e85c" id="r_ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memitem:ga9a7937e3a29764f7e80895b8fbe81baa" id="r_ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>)</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a" id="r_gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="memitem:ga303e9dea0617bb3f03a8cc825005d6ce" id="r_ga303e9dea0617bb3f03a8cc825005d6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memitem:ga202de646d5890eec98b04ad2be808604" id="r_ga202de646d5890eec98b04ad2be808604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e" id="r_gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="memitem:gabc66781299067fbbec7d1be708314c17" id="r_gabc66781299067fbbec7d1be708314c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memitem:gae03e6603b8d1af65a2b5c026c8379908" id="r_gae03e6603b8d1af65a2b5c026c8379908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="memitem:ga8f6320aba695f6c3f97608e478533e96" id="r_ga8f6320aba695f6c3f97608e478533e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="memitem:ga7ed17473b82eef114ea7d1c629e5271c" id="r_ga7ed17473b82eef114ea7d1c629e5271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed17473b82eef114ea7d1c629e5271c">DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memitem:gad2c62689036837252c405b86956e4a84" id="r_gad2c62689036837252c405b86956e4a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c62689036837252c405b86956e4a84">DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed17473b82eef114ea7d1c629e5271c">DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos</a>)</td></tr>
<tr class="memitem:ga0edafa8f31c2233a4368d66ce35bfada" id="r_ga0edafa8f31c2233a4368d66ce35bfada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edafa8f31c2233a4368d66ce35bfada">DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2c62689036837252c405b86956e4a84">DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="memitem:gaf44a606db87b49504fc17760eba9290d" id="r_gaf44a606db87b49504fc17760eba9290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a606db87b49504fc17760eba9290d">DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memitem:ga72cf0d5d23a0ac36f3c4c5515082221d" id="r_ga72cf0d5d23a0ac36f3c4c5515082221d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72cf0d5d23a0ac36f3c4c5515082221d">DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a606db87b49504fc17760eba9290d">DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga1b404dcea4857bccabbb03d6cce6be8c" id="r_ga1b404dcea4857bccabbb03d6cce6be8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b404dcea4857bccabbb03d6cce6be8c">DBGMCU_APB1_FZ_DBG_CAN1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72cf0d5d23a0ac36f3c4c5515082221d">DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk</a></td></tr>
<tr class="memitem:gac38ce10efced0708fe63650e0f855c3d" id="r_gac38ce10efced0708fe63650e0f855c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38ce10efced0708fe63650e0f855c3d">DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memitem:gaf6c0ae534d156b18cd9254ab942f88ff" id="r_gaf6c0ae534d156b18cd9254ab942f88ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c0ae534d156b18cd9254ab942f88ff">DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac38ce10efced0708fe63650e0f855c3d">DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos</a>)</td></tr>
<tr class="memitem:gaadc3889d6b84d143c98ecbfd873a9a1a" id="r_gaadc3889d6b84d143c98ecbfd873a9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a">DBGMCU_APB1_FZ_DBG_CAN2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c0ae534d156b18cd9254ab942f88ff">DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk</a></td></tr>
<tr class="memitem:ga2b30844d430324cfe63e4932275a6978" id="r_ga2b30844d430324cfe63e4932275a6978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b30844d430324cfe63e4932275a6978">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memitem:ga74cb9644d7d1eaf1a71254121f926169" id="r_ga74cb9644d7d1eaf1a71254121f926169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b30844d430324cfe63e4932275a6978">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga3eb7be194b6ffb258b9e9f5ed08a931e" id="r_ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</a></td></tr>
<tr class="memitem:gaa6fc3b8c8d5cbb8695e7cec3153bbe65" id="r_gaa6fc3b8c8d5cbb8695e7cec3153bbe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memitem:ga983432f2957617c4215fe406dd932080" id="r_ga983432f2957617c4215fe406dd932080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos</a>)</td></tr>
<tr class="memitem:gaf12c17533a1e3262ee11f760e44f5127" id="r_gaf12c17533a1e3262ee11f760e44f5127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</a></td></tr>
<tr class="memitem:ga0dd5b307e8d9992857942180b6f7358f" id="r_ga0dd5b307e8d9992857942180b6f7358f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memitem:gaea914b4c8a46cb0be4909dfd4e3199d6" id="r_gaea914b4c8a46cb0be4909dfd4e3199d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos</a>)</td></tr>
<tr class="memitem:ga354671c942db40e69820fd783ef955b4" id="r_ga354671c942db40e69820fd783ef955b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</a></td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23" id="r_ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2" id="r_gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1" id="r_gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga94426b97cc5f1644d67f291cbcdba6d8" id="r_ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8">IS_DAC_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gafd60def465da605e33644e28072aee9c" id="r_gafd60def465da605e33644e28072aee9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafd60def465da605e33644e28072aee9c">IS_DMA_STREAM_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957" id="r_ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2" id="r_gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga85b79d63f4643c0de9a7519290a0eceb" id="r_ga85b79d63f4643c0de9a7519290a0eceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga85b79d63f4643c0de9a7519290a0eceb">IS_SMBUS_ALL_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a></td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa" id="r_ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga61a90af30828ab8e254ea2a3c27e8077" id="r_ga61a90af30828ab8e254ea2a3c27e8077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077">IS_LPTIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga7369db258c1b8931b427262d0673751f" id="r_ga7369db258c1b8931b427262d0673751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f">IS_RNG_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce" id="r_gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c" id="r_ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gab0369be2387a328b352e8e05599dfc36" id="r_gab0369be2387a328b352e8e05599dfc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab0369be2387a328b352e8e05599dfc36">IS_SPI_ALL_INSTANCE_EXT</a>(INSTANCE)</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98" id="r_gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464" id="r_ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c" id="r_ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e" id="r_ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07" id="r_gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga7e85353dbe9dc9d80ad06f0b935c12e1" id="r_ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">IS_TIM_ADVANCED_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a" id="r_ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371" id="r_gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf" id="r_gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga8111ef18a809cd882ef327399fdbfc8f" id="r_ga8111ef18a809cd882ef327399fdbfc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f">IS_TIM_CCDMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e" id="r_ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba" id="r_ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14" id="r_ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b" id="r_gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7" id="r_gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">IS_TIM_ETR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9" id="r_ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e" id="r_ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f" id="r_ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">IS_TIM_CCXN_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be" id="r_gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a" id="r_gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd" id="r_ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">IS_TIM_COMMUTATION_EVENT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc" id="r_ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade" id="r_ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9" id="r_ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c" id="r_gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df" id="r_ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07" id="r_ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402" id="r_gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga979ea18ba0931f5ed15cc2f3ac84794b" id="r_ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d" id="r_ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe" id="r_gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b" id="r_ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga14e4b19f7c750110f6c27cf26347ba45" id="r_ga14e4b19f7c750110f6c27cf26347ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga14e4b19f7c750110f6c27cf26347ba45">IS_UART_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a></td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad" id="r_gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gaf7905bb5a02acf0e92ddf40bdd8dcdc0" id="r_gaf7905bb5a02acf0e92ddf40bdd8dcdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf7905bb5a02acf0e92ddf40bdd8dcdc0">IS_UART_LIN_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a></td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988" id="r_gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429" id="r_ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39" id="r_gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f" id="r_gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="memitem:ga0e0b999a82562c4a2e04e51ebd1fa99e" id="r_ga0e0b999a82562c4a2e04e51ebd1fa99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0e0b999a82562c4a2e04e51ebd1fa99e">IS_FMPI2C_ALL_INSTANCE</a>(__INSTANCE__)</td></tr>
<tr class="memitem:gab238496a463a67da4d4dc20cbb60a9ad" id="r_gab238496a463a67da4d4dc20cbb60a9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab238496a463a67da4d4dc20cbb60a9ad">IS_FMPSMBUS_ALL_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga0e0b999a82562c4a2e04e51ebd1fa99e">IS_FMPI2C_ALL_INSTANCE</a></td></tr>
<tr class="memitem:gab0a3c8475d96f7bb0c8a6b8a7e0c943c" id="r_gab0a3c8475d96f7bb0c8a6b8a7e0c943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab0a3c8475d96f7bb0c8a6b8a7e0c943c">RCC_PLLCFGR_RST_VALUE</a>&#160;&#160;&#160;0x7F003010U</td></tr>
<tr class="memitem:gab5ca7e3fcb49274bb60c660221bbca5b" id="r_gab5ca7e3fcb49274bb60c660221bbca5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab5ca7e3fcb49274bb60c660221bbca5b">RCC_PLLI2SCFGR_RST_VALUE</a>&#160;&#160;&#160;0x24003000U</td></tr>
<tr class="memitem:ga08aeea283003a2c787227347087b5b1f" id="r_ga08aeea283003a2c787227347087b5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f">RCC_MAX_FREQUENCY</a>&#160;&#160;&#160;100000000U</td></tr>
<tr class="memitem:ga152c4bb0b78589a06d72e0170dd3b304" id="r_ga152c4bb0b78589a06d72e0170dd3b304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga152c4bb0b78589a06d72e0170dd3b304">RCC_MAX_FREQUENCY_SCALE1</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f">RCC_MAX_FREQUENCY</a></td></tr>
<tr class="memitem:gafcb2c5211d9cbed86b111c83a0ce427b" id="r_gafcb2c5211d9cbed86b111c83a0ce427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b">RCC_MAX_FREQUENCY_SCALE2</a>&#160;&#160;&#160;84000000U</td></tr>
<tr class="memitem:ga60fbed15643b623aa4541b9d8828d0f1" id="r_ga60fbed15643b623aa4541b9d8828d0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1">RCC_MAX_FREQUENCY_SCALE3</a>&#160;&#160;&#160;64000000U</td></tr>
<tr class="memitem:ga85746dffdc6d015f5142d7e16489ca84" id="r_ga85746dffdc6d015f5142d7e16489ca84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84">RCC_PLLVCO_OUTPUT_MIN</a>&#160;&#160;&#160;100000000U</td></tr>
<tr class="memitem:ga288d68c2604cea8548eccdef3873923f" id="r_ga288d68c2604cea8548eccdef3873923f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f">RCC_PLLVCO_INPUT_MIN</a>&#160;&#160;&#160;950000U</td></tr>
<tr class="memitem:gad3fd37dbfa74739a3c698ab4755fa27e" id="r_gad3fd37dbfa74739a3c698ab4755fa27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e">RCC_PLLVCO_INPUT_MAX</a>&#160;&#160;&#160;2100000U</td></tr>
<tr class="memitem:gaba6ddae0375763847f8dc3e91173d714" id="r_gaba6ddae0375763847f8dc3e91173d714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714">RCC_PLLVCO_OUTPUT_MAX</a>&#160;&#160;&#160;432000000U</td></tr>
<tr class="memitem:ga6015e60e123ddde47bb3ddfab170c5a1" id="r_ga6015e60e123ddde47bb3ddfab170c5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6015e60e123ddde47bb3ddfab170c5a1">RCC_PLLN_MIN_VALUE</a>&#160;&#160;&#160;50U</td></tr>
<tr class="memitem:ga9d6c2fd92a420bb80caf8ca2cadb6a62" id="r_ga9d6c2fd92a420bb80caf8ca2cadb6a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9d6c2fd92a420bb80caf8ca2cadb6a62">RCC_PLLN_MAX_VALUE</a>&#160;&#160;&#160;432U</td></tr>
<tr class="memitem:ga980965268c210a75ca5bb1e6b59b4052" id="r_ga980965268c210a75ca5bb1e6b59b4052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga980965268c210a75ca5bb1e6b59b4052">FLASH_SCALE1_LATENCY1_FREQ</a>&#160;&#160;&#160;30000000U</td></tr>
<tr class="memitem:ga53673600707f291baa71c30919f8da98" id="r_ga53673600707f291baa71c30919f8da98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga53673600707f291baa71c30919f8da98">FLASH_SCALE1_LATENCY2_FREQ</a>&#160;&#160;&#160;64000000U</td></tr>
<tr class="memitem:ga547cb8d59cf6a2a73a0f76331e4492df" id="r_ga547cb8d59cf6a2a73a0f76331e4492df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga547cb8d59cf6a2a73a0f76331e4492df">FLASH_SCALE1_LATENCY3_FREQ</a>&#160;&#160;&#160;90000000U</td></tr>
<tr class="memitem:ga19ba80e0c72cd041274f831901f302f9" id="r_ga19ba80e0c72cd041274f831901f302f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9">FLASH_SCALE2_LATENCY1_FREQ</a>&#160;&#160;&#160;30000000U</td></tr>
<tr class="memitem:ga98847021d5de23ea0458b490c74e6299" id="r_ga98847021d5de23ea0458b490c74e6299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299">FLASH_SCALE2_LATENCY2_FREQ</a>&#160;&#160;&#160;64000000U</td></tr>
<tr class="memitem:ga322840abc74aeafafe710d45e4f9c7cd" id="r_ga322840abc74aeafafe710d45e4f9c7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd">FLASH_SCALE3_LATENCY1_FREQ</a>&#160;&#160;&#160;30000000U</td></tr>
<tr class="memitem:ga9a6fd257610db9111ae2a291825a86d0" id="r_ga9a6fd257610db9111ae2a291825a86d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0">FLASH_SCALE3_LATENCY2_FREQ</a>&#160;&#160;&#160;64000000U</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-enum-members" class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8" id="r_ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a> = 80
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a> = 85
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a> = 95
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a> = 96
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a> = 97
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F4XX Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS STM32F410Cx Device Peripheral Access Layer Header File. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team <pre class="fragment">     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral's registers hardware
</pre></dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2017 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
