INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGeneration
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0_ClockGeneration_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__AXI4S_ROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__ROM
INFO: [VRFC 10-311] analyzing module I2S
INFO: [VRFC 10-311] analyzing module I2S_Transmitter
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
