{"Source Block": ["verilog-ethernet/rtl/axis_frame_length_adjust.v@98:113@HdlStmProcess", "\n// bus word width\nlocalparam DATA_WORD_WIDTH = DATA_WIDTH / KEEP_WIDTH;\n\n// bus width assertions\ninitial begin\n    if (DATA_WORD_WIDTH * KEEP_WIDTH != DATA_WIDTH) begin\n        $error(\"Error: data width not evenly divisble\");\n        $finish;\n    end\nend\n\n// state register\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_TRANSFER = 3'd1,\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[105, "        $error(\"Error: data width not evenly divisble\");\n"]], "Add": [[105, "        $error(\"Error: data width not evenly divisble (instance %m)\");\n"]]}}