<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Random HW Blog</title>
    <link>https://BigNixon.github.io/</link>
    <description>Recent content on Random HW Blog</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Wed, 06 Dec 2023 12:13:54 -0300</lastBuildDate><atom:link href="https://BigNixon.github.io/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Neural network system verilog</title>
      <link>https://BigNixon.github.io/posts/neural_network_system_verilog/neural_network_system_verilog/</link>
      <pubDate>Wed, 06 Dec 2023 12:13:54 -0300</pubDate>
      
      <guid>https://BigNixon.github.io/posts/neural_network_system_verilog/neural_network_system_verilog/</guid>
      <description>I am doing a neural network on SystemVerilog from scratch Architecture Code Simulation Future work  I am doing a neural network on SystemVerilog from scratch It have been near 4 years since I first touched Hardware Languages on the beggining I used VHDL. At the start I didn&amp;rsquo;t really like the syntax but when I started working with It givving lessons for undergraduate students I got some confident on it.</description>
    </item>
    
    <item>
      <title></title>
      <link>https://BigNixon.github.io/about/about/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://BigNixon.github.io/about/about/</guid>
      <description>Hi, I&amp;rsquo;m Nixon! I&amp;rsquo;m a research student from the UFRGS (Brazil)
Passionate about digital hardware design on ASIC/FPGA
I have some expereriences doing FPGA on constest and on undergraduate
Currently I&amp;rsquo;m trying to becom an expert on UVM and SystemVerilog
Here you could find some of my projects and what I&amp;rsquo;m currently learning
Hope you like it!!!
Have a look to my skills ;) Software Independent;
 Linux low level communication with hardware Hardware description Languages: VHDL, SystemVerilog.</description>
    </item>
    
  </channel>
</rss>
