INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/UART_2023/UART_2023.srcs/sources_1/new/UART_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/UART_2023/UART_2023.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/UART_2023/UART_2023.srcs/sources_1/new/debouncer_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/UART_2023/UART_2023.srcs/sim_1/new/UARTtop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTtop_tb
