{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 5 -x 1520 -y 720 -defaultsOSRD
preplace port I2C -pg 1 -lvl 5 -x 1520 -y 60 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 730 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 560 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir UART right -pinY UART 120R -pinDir aresetn left -pinY aresetn 20L -pinDir aclk left -pinY aclk 0L
preplace inst axi_iic -pg 1 -lvl 3 -x 940 -y 320 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 80L -pinDir IIC right -pinY IIC 0R -pinDir IIC.scl_i right -pinY IIC.scl_i 20R -pinDir IIC.scl_o right -pinY IIC.scl_o 40R -pinDir IIC.scl_t right -pinY IIC.scl_t 60R -pinDir IIC.sda_i right -pinY IIC.sda_i 80R -pinDir IIC.sda_o right -pinY IIC.sda_o 100R -pinDir IIC.sda_t right -pinY IIC.sda_t 120R -pinDir s_axi_aclk left -pinY s_axi_aclk 100L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 120L -pinDir iic2intc_irpt left -pinY iic2intc_irpt 140L -pinBusDir gpo right -pinBusY gpo 140R
preplace inst system_interconnect -pg 1 -lvl 3 -x 940 -y 600 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst i2c_shim -pg 1 -lvl 4 -x 1340 -y 60 -swap {0 1 2 3 4 5 6 8 7 9 11 10 12} -defaultsOSRD -pinDir IIC right -pinY IIC 0R -pinDir i_scl_o left -pinY i_scl_o 20L -pinDir i_scl_i left -pinY i_scl_i 0L -pinDir i_scl_t left -pinY i_scl_t 40L -pinDir i_sda_o left -pinY i_sda_o 80L -pinDir i_sda_i left -pinY i_sda_i 60L -pinDir i_sda_t left -pinY i_sda_t 100L
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1340 -y 260 -swap {7 1 2 3 4 5 6 0} -defaultsOSRD -pinDir clk left -pinY clk 280L -pinBusDir probe0 left -pinBusY probe0 80L -pinBusDir probe1 left -pinBusY probe1 100L -pinBusDir probe2 left -pinBusY probe2 120L -pinBusDir probe3 left -pinBusY probe3 140L -pinBusDir probe4 left -pinBusY probe4 160L -pinBusDir probe5 left -pinBusY probe5 180L -pinBusDir probe6 left -pinBusY probe6 0L
preplace inst axi_iic_fe -pg 1 -lvl 2 -x 560 -y 830 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir axi_iic_intr right -pinY axi_iic_intr 20R -pinDir idle right -pinY idle 40R -pinDir i_I2C_CONFIG right -pinY i_I2C_CONFIG 60R -pinBusDir i_I2C_DEV_ADDR right -pinBusY i_I2C_DEV_ADDR 80R -pinBusDir i_I2C_REG_NUM_LEN right -pinBusY i_I2C_REG_NUM_LEN 100R -pinBusDir i_I2C_REG_NUM right -pinBusY i_I2C_REG_NUM 120R -pinBusDir i_I2C_READ_LEN right -pinBusY i_I2C_READ_LEN 140R -pinDir i_I2C_READ_LEN_wstrobe right -pinY i_I2C_READ_LEN_wstrobe 160R -pinBusDir i_I2C_TX_DATA right -pinBusY i_I2C_TX_DATA 180R -pinBusDir i_I2C_WRITE_LEN right -pinBusY i_I2C_WRITE_LEN 200R -pinDir i_I2C_WRITE_LEN_wstrobe right -pinY i_I2C_WRITE_LEN_wstrobe 220R -pinBusDir i_I2C_TLIMIT_USEC right -pinBusY i_I2C_TLIMIT_USEC 240R -pinBusDir i_PASSTHRU_ADDR right -pinBusY i_PASSTHRU_ADDR 260R -pinBusDir i_PASSTHRU_WDATA right -pinBusY i_PASSTHRU_WDATA 280R -pinDir i_PASSTHRU right -pinY i_PASSTHRU 300R -pinDir i_PASSTHRU_wstrobe right -pinY i_PASSTHRU_wstrobe 320R -pinBusDir o_MODULE_REV right -pinBusY o_MODULE_REV 340R -pinBusDir o_I2C_STATUS right -pinBusY o_I2C_STATUS 360R -pinBusDir o_I2C_RX_DATA right -pinBusY o_I2C_RX_DATA 380R -pinBusDir o_I2C_TRANSACT_USEC right -pinBusY o_I2C_TRANSACT_USEC 400R -pinBusDir o_PASSTHRU_RDATA right -pinBusY o_PASSTHRU_RDATA 420R -pinBusDir o_PASSTHRU_RESP right -pinBusY o_PASSTHRU_RESP 440R
preplace inst i2c_register -pg 1 -lvl 4 -x 1340 -y 780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 25 24 26 27 36 37 38 39 40 41 28 29 30 31 32 33 34 35} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinDir o_I2C_CONFIG left -pinY o_I2C_CONFIG 110L -pinBusDir o_I2C_DEV_ADDR left -pinBusY o_I2C_DEV_ADDR 130L -pinBusDir o_I2C_REG_NUM left -pinBusY o_I2C_REG_NUM 170L -pinBusDir o_I2C_REG_NUM_LEN left -pinBusY o_I2C_REG_NUM_LEN 150L -pinBusDir o_I2C_READ_LEN left -pinBusY o_I2C_READ_LEN 190L -pinDir o_I2C_READ_LEN_wstrobe left -pinY o_I2C_READ_LEN_wstrobe 210L -pinBusDir i_MODULE_REV left -pinBusY i_MODULE_REV 390L -pinBusDir i_I2C_STATUS left -pinBusY i_I2C_STATUS 410L -pinBusDir i_I2C_RX_DATA left -pinBusY i_I2C_RX_DATA 430L -pinBusDir i_I2C_TRANSACT_USEC left -pinBusY i_I2C_TRANSACT_USEC 450L -pinBusDir i_PASSTHRU_RDATA left -pinBusY i_PASSTHRU_RDATA 470L -pinBusDir i_PASSTHRU_RESP left -pinBusY i_PASSTHRU_RESP 490L -pinBusDir o_I2C_TX_DATA left -pinBusY o_I2C_TX_DATA 230L -pinBusDir o_I2C_WRITE_LEN left -pinBusY o_I2C_WRITE_LEN 250L -pinDir o_I2C_WRITE_LEN_wstrobe left -pinY o_I2C_WRITE_LEN_wstrobe 270L -pinBusDir o_I2C_TLIMIT_USEC left -pinBusY o_I2C_TLIMIT_USEC 290L -pinBusDir o_PASSTHRU_ADDR left -pinBusY o_PASSTHRU_ADDR 310L -pinBusDir o_PASSTHRU_WDATA left -pinBusY o_PASSTHRU_WDATA 330L -pinDir o_PASSTHRU left -pinY o_PASSTHRU 350L -pinDir o_PASSTHRU_wstrobe left -pinY o_PASSTHRU_wstrobe 370L
preplace inst pulse_gen -pg 1 -lvl 2 -x 560 -y 260 -defaultsOSRD -pinDir clk left -pinY clk 180L -pinDir resetn left -pinY resetn 200L -pinDir capture right -pinY capture 0R
preplace netloc CLK100MHZ_1 1 0 1 NJ 730
preplace netloc CPU_RESETN_1 1 0 1 NJ 750
preplace netloc axi_iic_0_iic2intc_irpt 1 2 1 800 460n
preplace netloc axi_iic_fe_o_I2C_IDLE 1 2 2 NJ 1190 N
preplace netloc axi_iic_fe_o_I2C_RX_DATA 1 2 2 NJ 1210 N
preplace netloc axi_iic_fe_o_I2C_TRANSACT_USEC 1 2 2 NJ 1230 N
preplace netloc axi_iic_fe_o_MODULE_REV 1 2 2 NJ 1170 N
preplace netloc axi_iic_fe_o_PASSTHRU_RDATA 1 2 2 NJ 1250 N
preplace netloc axi_iic_fe_o_PASSTHRU_RESP 1 2 2 NJ 1270 N
preplace netloc i2c_register_0_o_I2C_DEV_ADDR 1 2 2 NJ 910 N
preplace netloc i2c_register_0_o_I2C_READ_LEN 1 2 2 NJ 970 N
preplace netloc i2c_register_0_o_I2C_READ_LEN_wstrobe 1 2 2 NJ 990 N
preplace netloc i2c_register_0_o_I2C_REG_NUM 1 2 2 NJ 950 N
preplace netloc i2c_register_o_I2C_REG_NUM_LEN 1 2 2 NJ 930 N
preplace netloc i2c_register_o_I2C_TLIMIT_USEC 1 2 2 NJ 1070 N
preplace netloc i2c_register_o_I2C_WRITE_LEN 1 2 2 NJ 1030 N
preplace netloc i2c_register_o_I2C_WRITE_LEN_wstrobe 1 2 2 NJ 1050 N
preplace netloc i2c_register_o_PASSTHRU 1 2 2 NJ 1130 N
preplace netloc i2c_register_o_PASSTHRU_ADDR 1 2 2 NJ 1090 N
preplace netloc i2c_register_o_PASSTHRU_WDATA 1 2 2 NJ 1110 N
preplace netloc i2c_register_o_PASSTHRU_wstrobe 1 2 2 NJ 1150 N
preplace netloc o_I2C_TX_DATA 1 2 2 NJ 1010 N
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 770 780
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 380 540 780 520 1120
preplace netloc system_clock_clk_100mhz 1 1 3 360 520 760 540 1160
preplace netloc scl_o 1 3 1 1080 80n
preplace netloc scl_t 1 3 1 1120 100n
preplace netloc sda_o 1 3 1 1140 140n
preplace netloc sda_t 1 3 1 1180 160n
preplace netloc scl_i 1 3 1 1100 60n
preplace netloc sda_i 1 3 1 1160 120n
preplace netloc i2c_register_o_I2C_CONFIG 1 2 2 NJ 890 NJ
preplace netloc capture 1 2 2 NJ 260 N
preplace netloc axi_iic_fe_AXI 1 2 1 740 400n
preplace netloc hier_0_M_AXI 1 2 1 N 600
preplace netloc hier_0_UART 1 2 3 NJ 720 NJ 720 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 1080 660n
preplace netloc i2c_shim_0_IIC 1 4 1 NJ 60
levelinfo -pg 1 0 190 560 940 1340 1520
pagesize -pg 1 -db -bbox -sgen -150 0 1610 1330
",
   "No Loops_ScaleFactor":"0.598496",
   "No Loops_TopLeft":"-363,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"1"
}
