

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fd270b6bcb47c33350775a0b586ae3ac  /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d
Running md5sum using "md5sum /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/archit/Work/1_Benchmarks/rodinia_3.0/cuda/dwt2d/dwt2d > _cuobjdump_complete_output_7hUBB1"
Parsing file _cuobjdump_complete_output_7hUBB1
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: dwt.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: components.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: components.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt53.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt53.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt97.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/fdwt97.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/common.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/common.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt97.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt97.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt53.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: dwt_cuda/rdwt53.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=dwt.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=components.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20c_CopySrcToComponentIiEvPT_Phi : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_3.elf
()









Finished parsing .elf file _cuobjdump_3.elf
Parsing .ptx file _cuobjdump_3.ptx
Finished parsing .ptx file _cuobjdump_3.ptx
Parsing .sass file _cuobjdump_3.sass
Finished parsing .sass file _cuobjdump_3.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_3.ptx _cuobjdump_3.sass _cuobjdump_3.elf _ptxplus_UZRCyk
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi" from 0x114 to 0x118 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z20c_CopySrcToComponentIfEvPT_Phi" from 0x180 to 0x194 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "constant1_Z20c_CopySrcToComponentIiEvPT_Phi" from 0x194 to 0x198 (global memory space) 4
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z20c_CopySrcToComponentIiEvPT_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20c_CopySrcToComponentIiEvPT_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z20c_CopySrcToComponentIiEvPT_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_3.ptx:49) @$p0.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x070 (_3.ptx:57) l0x00000070: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20c_CopySrcToComponentIiEvPT_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20c_CopySrcToComponentIiEvPT_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20c_CopySrcToComponentIfEvPT_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20c_CopySrcToComponentIfEvPT_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z20c_CopySrcToComponentIfEvPT_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (_3.ptx:91) @$p0.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_3.ptx:99) l0x00000070: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20c_CopySrcToComponentIfEvPT_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20c_CopySrcToComponentIfEvPT_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x210 (_3.ptx:141) @$p0.ne bra l0x00000080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (_3.ptx:151) l0x00000080: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'.
GPGPU-Sim PTX: instruction assembly for function '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding postdominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'...
GPGPU-Sim PTX: reconvergence points for _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_3.ptx:196) @$p0.ne bra l0x00000080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (_3.ptx:206) l0x00000080: nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qcFHxD"
Running: cat _ptx_qcFHxD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wzJNwW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wzJNwW --output-file  /dev/null 2> _ptx_qcFHxDinfo"
GPGPU-Sim PTX: Kernel '_Z20c_CopySrcToComponentIiEvPT_Phi' : regs=8, lmem=0, smem=256, cmem=52
GPGPU-Sim PTX: Kernel '_Z20c_CopySrcToComponentIfEvPT_Phi' : regs=8, lmem=0, smem=256, cmem=56
GPGPU-Sim PTX: Kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' : regs=11, lmem=0, smem=768, cmem=68
GPGPU-Sim PTX: Kernel '_Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi' : regs=11, lmem=0, smem=768, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qcFHxD _ptx2_wzJNwW _ptx_qcFHxDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z20c_CopySrcToComponentIfEvPT_Phi : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi : hostFun 0x0x404460, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z21c_CopySrcToComponentsIfEvPT_S1_S1_Phi : hostFun 0x0x404470, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=dwt_cuda/fdwt53.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii : hostFun 0x0x4051f0, fat_cubin_handle = 4
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_4.elf
()





Finished parsing .elf file _cuobjdump_4.elf
Parsing .ptx file _cuobjdump_4.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_4.ptx
Parsing .sass file _cuobjdump_4.sass
Finished parsing .sass file _cuobjdump_4.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_4.ptx _cuobjdump_4.sass _cuobjdump_4.elf _ptxplus_wV6CCf
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii" from 0x200 to 0x21c (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii" from 0x220 to 0x240 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii" from 0x240 to 0x260 (global memory space) 7
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5b8 (_4.ptx:74) @$p3.ne bra l0x00001d58;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_4.ptx:81) @$p1.eq bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_4.ptx:185) l0x00000410: ssy 0x000007f0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f8 (_4.ptx:83) @$p2.eq bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (_4.ptx:91) l0x00000158: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x618 (_4.ptx:87) bra l0x00000158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (_4.ptx:91) l0x00000158: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x720 (_4.ptx:123) @$p2.eq bra l0x00000268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_4.ptx:131) l0x00000280: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x740 (_4.ptx:127) bra l0x00000280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_4.ptx:131) l0x00000280: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7a8 (_4.ptx:142) bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_4.ptx:185) l0x00000410: ssy 0x000007f0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7b8 (_4.ptx:144) @$p2.eq bra l0x00000300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_4.ptx:152) l0x00000318: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7d8 (_4.ptx:148) bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_4.ptx:152) l0x00000318: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8f8 (_4.ptx:186) @$p0.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x980 (_4.ptx:204) @$p1.eq bra l0x00000668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x990 (_4.ptx:206) @$p2.eq bra l0x000004d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_4.ptx:214) l0x000004f0: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9b0 (_4.ptx:210) bra l0x000004f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_4.ptx:214) l0x000004f0: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xab8 (_4.ptx:246) @$p2.eq bra l0x00000600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_4.ptx:254) l0x00000618: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xad8 (_4.ptx:250) bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf8 (_4.ptx:254) l0x00000618: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb40 (_4.ptx:265) bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb50 (_4.ptx:267) @$p2.eq bra l0x00000698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_4.ptx:275) l0x000006b0: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb70 (_4.ptx:271) bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_4.ptx:275) l0x000006b0: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc88 (_4.ptx:308) bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_4.ptx:317) l0x000007f0: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xce8 (_4.ptx:320) @$p3.eq bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_4.ptx:399) l0x00000a70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd78 (_4.ptx:338) @$p2.eq bra l0x00000938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_4.ptx:367) l0x00000980: mul.wide.u16 $r1, $r15.lo, $r0.hi;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xe10 (_4.ptx:357) bra l0x00000980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_4.ptx:367) l0x00000980: mul.wide.u16 $r1, $r15.lo, $r0.hi;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf28 (_4.ptx:394) bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_4.ptx:399) l0x00000a70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1520 (_4.ptx:588) @$p0.eq bra l0x000015d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab0 (_4.ptx:768) l0x000015d0: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1be8 (_4.ptx:811) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c38 (_4.ptx:822) l0x00001758: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1d90 (_4.ptx:869) @$p1.eq bra l0x00001908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de8 (_4.ptx:881) l0x00001908: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e10 (_4.ptx:886) @$p3.eq bra l0x000019e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_4.ptx:910) l0x000019e8: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1ed8 (_4.ptx:912) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f90 (_4.ptx:936) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1fd0 (_4.ptx:945) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2010 (_4.ptx:954) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x20c8 (_4.ptx:978) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2108 (_4.ptx:987) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2148 (_4.ptx:996) @$p2.eq bra l0x00001d18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f8 (_4.ptx:1019) l0x00001d18: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2228 (_4.ptx:1025) @$p2.ne bra l0x00000b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2230 (_4.ptx:1026) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2250 (_4.ptx:1030) @$p3.ne bra l0x00003408;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2258 (_4.ptx:1031) @$p1.eq bra l0x00001ee0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_4.ptx:1106) l0x00001fb8: ssy 0x000022b8;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2268 (_4.ptx:1033) @$p2.eq bra l0x00001db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (_4.ptx:1041) l0x00001dc8: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2288 (_4.ptx:1037) bra l0x00001dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a8 (_4.ptx:1041) l0x00001dc8: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2338 (_4.ptx:1060) @$p2.eq bra l0x00001e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (_4.ptx:1068) l0x00001e98: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2358 (_4.ptx:1064) bra l0x00001e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (_4.ptx:1068) l0x00001e98: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x23b8 (_4.ptx:1077) bra l0x00001fb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_4.ptx:1106) l0x00001fb8: ssy 0x000022b8;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x23c8 (_4.ptx:1079) @$p2.eq bra l0x00001f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2408 (_4.ptx:1087) l0x00001f28: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x23e8 (_4.ptx:1083) bra l0x00001f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2408 (_4.ptx:1087) l0x00001f28: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x24a0 (_4.ptx:1107) @$p0.eq bra l0x00002288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2798 (_4.ptx:1206) l0x000022b8: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2528 (_4.ptx:1125) @$p1.eq bra l0x000021a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2758 (_4.ptx:1198) l0x00002278: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2538 (_4.ptx:1127) @$p2.eq bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_4.ptx:1135) l0x00002098: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2558 (_4.ptx:1131) bra l0x00002098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (_4.ptx:1135) l0x00002098: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2600 (_4.ptx:1153) @$p2.eq bra l0x00002148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2640 (_4.ptx:1161) l0x00002160: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2620 (_4.ptx:1157) bra l0x00002160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2640 (_4.ptx:1161) l0x00002160: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2680 (_4.ptx:1170) bra l0x00002278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2758 (_4.ptx:1198) l0x00002278: mov.u32 $r8, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2690 (_4.ptx:1172) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (_4.ptx:1180) l0x000021f0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x26b0 (_4.ptx:1176) bra l0x000021f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (_4.ptx:1180) l0x000021f0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2760 (_4.ptx:1199) bra l0x000022b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2798 (_4.ptx:1206) l0x000022b8: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x27b0 (_4.ptx:1209) @$p3.eq bra l0x00002528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (_4.ptx:1294) l0x00002548: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2840 (_4.ptx:1227) @$p2.eq bra l0x00002420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2948 (_4.ptx:1262) l0x00002468: and.b32 $r17, s[0x0024], constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii[0x0008];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x28f8 (_4.ptx:1252) bra l0x00002468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2948 (_4.ptx:1262) l0x00002468: and.b32 $r17, s[0x0024], constant1_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii[0x0008];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2a00 (_4.ptx:1289) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (_4.ptx:1294) l0x00002548: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2e10 (_4.ptx:1425) @$p0.eq bra l0x00002cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d8 (_4.ptx:1552) l0x00002cf8: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x3310 (_4.ptx:1595) @$p1.eq bra l0x00002e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3360 (_4.ptx:1606) l0x00002e80: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x34b8 (_4.ptx:1653) @$p1.eq bra l0x00003030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3510 (_4.ptx:1665) l0x00003030: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3538 (_4.ptx:1670) @$p3.eq bra l0x00003110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35f0 (_4.ptx:1694) l0x00003110: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3600 (_4.ptx:1696) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x36b8 (_4.ptx:1720) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x36f8 (_4.ptx:1729) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3738 (_4.ptx:1738) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x3778 (_4.ptx:1747) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x37b8 (_4.ptx:1756) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x37f8 (_4.ptx:1765) @$p2.eq bra l0x000033c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_4.ptx:1788) l0x000033c8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x38d8 (_4.ptx:1794) @$p2.ne bra l0x000025f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_4.ptx:1795) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x38e8 (_4.ptx:1796) l0x00003408: @$p1.eq bra l0x00003568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b18 (_4.ptx:1869) l0x00003638: ssy 0x00003938;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x38f8 (_4.ptx:1798) @$p2.eq bra l0x00003440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_4.ptx:1806) l0x00003458: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3918 (_4.ptx:1802) bra l0x00003458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (_4.ptx:1806) l0x00003458: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x39c0 (_4.ptx:1824) @$p2.eq bra l0x00003508;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a00 (_4.ptx:1832) l0x00003520: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x39e0 (_4.ptx:1828) bra l0x00003520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a00 (_4.ptx:1832) l0x00003520: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3a40 (_4.ptx:1841) bra l0x00003638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b18 (_4.ptx:1869) l0x00003638: ssy 0x00003938;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3a50 (_4.ptx:1843) @$p2.eq bra l0x00003598;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_4.ptx:1851) l0x000035b0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3a70 (_4.ptx:1847) bra l0x000035b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_4.ptx:1851) l0x000035b0: mov.u32 $r7, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3b20 (_4.ptx:1870) @$p0.eq bra l0x00003908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (_4.ptx:1969) l0x00003938: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3ba8 (_4.ptx:1888) @$p1.eq bra l0x00003828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd8 (_4.ptx:1961) l0x000038f8: mov.u32 $r6, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3bb8 (_4.ptx:1890) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_4.ptx:1898) l0x00003718: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3bd8 (_4.ptx:1894) bra l0x00003718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_4.ptx:1898) l0x00003718: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3c80 (_4.ptx:1916) @$p2.eq bra l0x000037c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc0 (_4.ptx:1924) l0x000037e0: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3ca0 (_4.ptx:1920) bra l0x000037e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc0 (_4.ptx:1924) l0x000037e0: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3d00 (_4.ptx:1933) bra l0x000038f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd8 (_4.ptx:1961) l0x000038f8: mov.u32 $r6, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3d10 (_4.ptx:1935) @$p2.eq bra l0x00003858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_4.ptx:1943) l0x00003870: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3d30 (_4.ptx:1939) bra l0x00003870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_4.ptx:1943) l0x00003870: mov.u32 $r11, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3de0 (_4.ptx:1962) bra l0x00003938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (_4.ptx:1969) l0x00003938: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3e30 (_4.ptx:1972) @$p3.eq bra l0x00003b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4050 (_4.ptx:2044) l0x00003b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3ec0 (_4.ptx:1990) @$p2.eq bra l0x00003aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_4.ptx:2024) l0x00003ae0: shr.s32 $r15, $r5, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3f78 (_4.ptx:2015) bra l0x00003ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_4.ptx:2024) l0x00003ae0: shr.s32 $r15, $r5, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x4030 (_4.ptx:2040) bra l0x00003b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4050 (_4.ptx:2044) l0x00003b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x4438 (_4.ptx:2173) @$p0.eq bra l0x00004328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4808 (_4.ptx:2300) l0x00004328: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x4940 (_4.ptx:2343) @$p1.eq bra l0x000044b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (_4.ptx:2354) l0x000044b0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x4ae8 (_4.ptx:2401) @$p1.eq bra l0x00004660;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_4.ptx:2413) l0x00004660: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x4f50 (_4.ptx:2551) @$p2.ne bra l0x00003c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f58 (_4.ptx:2552) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5040 (_4.ptx:2601) @$p3.ne bra l0x00001b68;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5070 (_4.ptx:2608) @$p1.eq bra l0x000002e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (_4.ptx:2714) l0x00000420: ssy 0x000007e8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5080 (_4.ptx:2610) @$p2.eq bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c8 (_4.ptx:2619) l0x00000160: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x50a0 (_4.ptx:2614) bra l0x00000160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c8 (_4.ptx:2619) l0x00000160: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x51c0 (_4.ptx:2653) @$p2.eq bra l0x00000280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (_4.ptx:2661) l0x00000298: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x51e0 (_4.ptx:2657) bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (_4.ptx:2661) l0x00000298: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5248 (_4.ptx:2672) bra l0x00000420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (_4.ptx:2714) l0x00000420: ssy 0x000007e8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5258 (_4.ptx:2674) @$p2.eq bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5298 (_4.ptx:2682) l0x00000330: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5278 (_4.ptx:2678) bra l0x00000330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5298 (_4.ptx:2682) l0x00000330: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5390 (_4.ptx:2715) @$p0.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5418 (_4.ptx:2733) @$p1.eq bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5428 (_4.ptx:2735) @$p2.eq bra l0x000004e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (_4.ptx:2743) l0x00000500: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5448 (_4.ptx:2739) bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (_4.ptx:2743) l0x00000500: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5548 (_4.ptx:2774) @$p2.eq bra l0x00000608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_4.ptx:2782) l0x00000620: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5568 (_4.ptx:2778) bra l0x00000620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_4.ptx:2782) l0x00000620: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x55d0 (_4.ptx:2793) bra l0x000007e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x55e0 (_4.ptx:2795) @$p2.eq bra l0x000006a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (_4.ptx:2803) l0x000006b8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x5600 (_4.ptx:2799) bra l0x000006b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (_4.ptx:2803) l0x000006b8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x5710 (_4.ptx:2835) bra l0x000007e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (_4.ptx:2843) l0x000007e8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x5768 (_4.ptx:2846) @$p3.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b8 (_4.ptx:2925) l0x00000a50: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x57f8 (_4.ptx:2864) @$p2.eq bra l0x00000928;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d8 (_4.ptx:2893) l0x00000970: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5888 (_4.ptx:2883) bra l0x00000970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d8 (_4.ptx:2893) l0x00000970: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5990 (_4.ptx:2920) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b8 (_4.ptx:2925) l0x00000a50: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x5fa8 (_4.ptx:3120) @$p0.eq bra l0x000015d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6538 (_4.ptx:3298) l0x000015d0: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x6670 (_4.ptx:3341) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c0 (_4.ptx:3352) l0x00001758: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6818 (_4.ptx:3399) @$p1.eq bra l0x00001908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (_4.ptx:3411) l0x00001908: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6898 (_4.ptx:3416) @$p3.eq bra l0x00001970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68d8 (_4.ptx:3425) l0x00001970: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x68e8 (_4.ptx:3427) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6928 (_4.ptx:3436) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6968 (_4.ptx:3445) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x69a8 (_4.ptx:3454) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x69e8 (_4.ptx:3463) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6a28 (_4.ptx:3472) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6a68 (_4.ptx:3481) @$p2.eq bra l0x00001b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (_4.ptx:3489) l0x00001b38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6ac0 (_4.ptx:3493) @$p2.ne bra l0x00000b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac8 (_4.ptx:3494) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6ae8 (_4.ptx:3498) @$p3.ne bra l0x000030d0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x6af0 (_4.ptx:3499) @$p1.eq bra l0x00001cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d28 (_4.ptx:3573) l0x00001dc0: ssy 0x000020c0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x6b00 (_4.ptx:3501) @$p2.eq bra l0x00001bc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (_4.ptx:3510) l0x00001be0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x6b20 (_4.ptx:3505) bra l0x00001be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (_4.ptx:3510) l0x00001be0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x6bd0 (_4.ptx:3528) @$p2.eq bra l0x00001c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (_4.ptx:3536) l0x00001ca8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x6bf0 (_4.ptx:3532) bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c10 (_4.ptx:3536) l0x00001ca8: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x6c50 (_4.ptx:3545) bra l0x00001dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d28 (_4.ptx:3573) l0x00001dc0: ssy 0x000020c0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x6c60 (_4.ptx:3547) @$p2.eq bra l0x00001d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca0 (_4.ptx:3555) l0x00001d38: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x6c80 (_4.ptx:3551) bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca0 (_4.ptx:3555) l0x00001d38: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x6d30 (_4.ptx:3574) @$p0.eq bra l0x00002090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (_4.ptx:3673) l0x000020c0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x6db8 (_4.ptx:3592) @$p1.eq bra l0x00001fb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_4.ptx:3665) l0x00002080: mov.u32 $r16, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x6dc8 (_4.ptx:3594) @$p2.eq bra l0x00001e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (_4.ptx:3602) l0x00001ea0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x6de8 (_4.ptx:3598) bra l0x00001ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (_4.ptx:3602) l0x00001ea0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x6e90 (_4.ptx:3620) @$p2.eq bra l0x00001f50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (_4.ptx:3628) l0x00001f68: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x6eb0 (_4.ptx:3624) bra l0x00001f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (_4.ptx:3628) l0x00001f68: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x6f10 (_4.ptx:3637) bra l0x00002080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_4.ptx:3665) l0x00002080: mov.u32 $r16, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x6f20 (_4.ptx:3639) @$p2.eq bra l0x00001fe0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f60 (_4.ptx:3647) l0x00001ff8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x6f40 (_4.ptx:3643) bra l0x00001ff8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f60 (_4.ptx:3647) l0x00001ff8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x6ff0 (_4.ptx:3666) bra l0x000020c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (_4.ptx:3673) l0x000020c0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x7040 (_4.ptx:3676) @$p3.eq bra l0x00002330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (_4.ptx:3761) l0x00002350: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x70d0 (_4.ptx:3694) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (_4.ptx:3729) l0x00002270: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x7188 (_4.ptx:3719) bra l0x00002270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (_4.ptx:3729) l0x00002270: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x7290 (_4.ptx:3756) bra l0x00002350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (_4.ptx:3761) l0x00002350: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x76b8 (_4.ptx:3898) @$p0.eq bra l0x00002b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7aa0 (_4.ptx:4029) l0x00002b38: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x7bd8 (_4.ptx:4072) @$p1.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c28 (_4.ptx:4083) l0x00002cc0: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x7d80 (_4.ptx:4130) @$p1.eq bra l0x00002e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dd8 (_4.ptx:4142) l0x00002e70: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x7e00 (_4.ptx:4147) @$p3.eq bra l0x00002ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e40 (_4.ptx:4156) l0x00002ed8: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x7e50 (_4.ptx:4158) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x7e90 (_4.ptx:4167) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x7ed0 (_4.ptx:4176) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x7f10 (_4.ptx:4185) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x7f50 (_4.ptx:4194) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x7f90 (_4.ptx:4203) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x7fd0 (_4.ptx:4212) @$p2.eq bra l0x000030a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8008 (_4.ptx:4220) l0x000030a0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x8028 (_4.ptx:4224) @$p2.ne bra l0x00002438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8030 (_4.ptx:4225) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x8038 (_4.ptx:4226) l0x000030d0: @$p1.eq bra l0x00003238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_4.ptx:4300) l0x00003308: ssy 0x00003608;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x8048 (_4.ptx:4228) @$p2.eq bra l0x00003108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (_4.ptx:4237) l0x00003128: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x8068 (_4.ptx:4232) bra l0x00003128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (_4.ptx:4237) l0x00003128: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x8118 (_4.ptx:4255) @$p2.eq bra l0x000031d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8158 (_4.ptx:4263) l0x000031f0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x8138 (_4.ptx:4259) bra l0x000031f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8158 (_4.ptx:4263) l0x000031f0: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x8198 (_4.ptx:4272) bra l0x00003308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_4.ptx:4300) l0x00003308: ssy 0x00003608;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x81a8 (_4.ptx:4274) @$p2.eq bra l0x00003268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81e8 (_4.ptx:4282) l0x00003280: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x81c8 (_4.ptx:4278) bra l0x00003280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81e8 (_4.ptx:4282) l0x00003280: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x8278 (_4.ptx:4301) @$p0.eq bra l0x000035d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8570 (_4.ptx:4400) l0x00003608: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x8300 (_4.ptx:4319) @$p1.eq bra l0x000034f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (_4.ptx:4392) l0x000035c8: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x8310 (_4.ptx:4321) @$p2.eq bra l0x000033d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (_4.ptx:4329) l0x000033e8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x8330 (_4.ptx:4325) bra l0x000033e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (_4.ptx:4329) l0x000033e8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x83d8 (_4.ptx:4347) @$p2.eq bra l0x00003498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (_4.ptx:4355) l0x000034b0: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x83f8 (_4.ptx:4351) bra l0x000034b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (_4.ptx:4355) l0x000034b0: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x8458 (_4.ptx:4364) bra l0x000035c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (_4.ptx:4392) l0x000035c8: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x8468 (_4.ptx:4366) @$p2.eq bra l0x00003528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (_4.ptx:4374) l0x00003540: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x8488 (_4.ptx:4370) bra l0x00003540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (_4.ptx:4374) l0x00003540: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x8538 (_4.ptx:4393) bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8570 (_4.ptx:4400) l0x00003608: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x8588 (_4.ptx:4403) @$p3.eq bra l0x00003820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_4.ptx:4474) l0x00003838: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x8618 (_4.ptx:4421) @$p2.eq bra l0x00003768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8710 (_4.ptx:4454) l0x000037a8: shr.s32 $r1, $r8, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x86c8 (_4.ptx:4445) bra l0x000037a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8710 (_4.ptx:4454) l0x000037a8: shr.s32 $r1, $r8, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x8780 (_4.ptx:4470) bra l0x00003838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_4.ptx:4474) l0x00003838: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x8ba8 (_4.ptx:4611) @$p0.eq bra l0x00004028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f90 (_4.ptx:4742) l0x00004028: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x90c8 (_4.ptx:4785) @$p1.eq bra l0x000041b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9118 (_4.ptx:4796) l0x000041b0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x9270 (_4.ptx:4843) @$p1.eq bra l0x00004360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92c8 (_4.ptx:4855) l0x00004360: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x9470 (_4.ptx:4916) @$p2.ne bra l0x00003920;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9478 (_4.ptx:4917) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x95b0 (_4.ptx:4977) @$p3.ne bra l0x00001bb8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x95e0 (_4.ptx:4984) @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98f8 (_4.ptx:5090) l0x00000470: ssy 0x00000838;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x95f0 (_4.ptx:4986) @$p2.eq bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_4.ptx:4995) l0x000001b0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9610 (_4.ptx:4990) bra l0x000001b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9638 (_4.ptx:4995) l0x000001b0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9730 (_4.ptx:5029) @$p2.eq bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9770 (_4.ptx:5037) l0x000002e8: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9750 (_4.ptx:5033) bra l0x000002e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9770 (_4.ptx:5037) l0x000002e8: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x97b8 (_4.ptx:5048) bra l0x00000470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98f8 (_4.ptx:5090) l0x00000470: ssy 0x00000838;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x97c8 (_4.ptx:5050) @$p2.eq bra l0x00000368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9808 (_4.ptx:5058) l0x00000380: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x97e8 (_4.ptx:5054) bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9808 (_4.ptx:5058) l0x00000380: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9900 (_4.ptx:5091) @$p0.eq bra l0x00000800;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9988 (_4.ptx:5109) @$p1.eq bra l0x000006c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9998 (_4.ptx:5111) @$p2.eq bra l0x00000538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (_4.ptx:5119) l0x00000550: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x99b8 (_4.ptx:5115) bra l0x00000550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (_4.ptx:5119) l0x00000550: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9ab8 (_4.ptx:5150) @$p2.eq bra l0x00000658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af8 (_4.ptx:5158) l0x00000670: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9ad8 (_4.ptx:5154) bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af8 (_4.ptx:5158) l0x00000670: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9b40 (_4.ptx:5169) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9b50 (_4.ptx:5171) @$p2.eq bra l0x000006f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b90 (_4.ptx:5179) l0x00000708: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9b70 (_4.ptx:5175) bra l0x00000708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b90 (_4.ptx:5179) l0x00000708: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9c80 (_4.ptx:5211) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc0 (_4.ptx:5219) l0x00000838: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x9cd8 (_4.ptx:5222) @$p3.eq bra l0x00000a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f28 (_4.ptx:5301) l0x00000aa0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9d68 (_4.ptx:5240) @$p2.eq bra l0x00000978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e48 (_4.ptx:5269) l0x000009c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9df8 (_4.ptx:5259) bra l0x000009c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e48 (_4.ptx:5269) l0x000009c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x9f00 (_4.ptx:5296) bra l0x00000aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f28 (_4.ptx:5301) l0x00000aa0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa518 (_4.ptx:5496) @$p0.eq bra l0x00001620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa8 (_4.ptx:5674) l0x00001620: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xabe0 (_4.ptx:5717) @$p1.eq bra l0x000017a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac30 (_4.ptx:5728) l0x000017a8: nop;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xad88 (_4.ptx:5775) @$p1.eq bra l0x00001958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xade0 (_4.ptx:5787) l0x00001958: nop;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xae08 (_4.ptx:5792) @$p3.eq bra l0x000019c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae48 (_4.ptx:5801) l0x000019c0: nop;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xae58 (_4.ptx:5803) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xae98 (_4.ptx:5812) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xaed8 (_4.ptx:5821) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xaf18 (_4.ptx:5830) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xaf58 (_4.ptx:5839) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xaf98 (_4.ptx:5848) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xafd8 (_4.ptx:5857) @$p2.eq bra l0x00001b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (_4.ptx:5865) l0x00001b88: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xb030 (_4.ptx:5869) @$p2.ne bra l0x00000b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb038 (_4.ptx:5870) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xb058 (_4.ptx:5874) @$p3.ne bra l0x00003120;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xb060 (_4.ptx:5875) @$p1.eq bra l0x00001d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb298 (_4.ptx:5949) l0x00001e10: ssy 0x00002110;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xb070 (_4.ptx:5877) @$p2.eq bra l0x00001c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b8 (_4.ptx:5886) l0x00001c30: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xb090 (_4.ptx:5881) bra l0x00001c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b8 (_4.ptx:5886) l0x00001c30: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xb140 (_4.ptx:5904) @$p2.eq bra l0x00001ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb180 (_4.ptx:5912) l0x00001cf8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xb160 (_4.ptx:5908) bra l0x00001cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb180 (_4.ptx:5912) l0x00001cf8: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xb1c0 (_4.ptx:5921) bra l0x00001e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb298 (_4.ptx:5949) l0x00001e10: ssy 0x00002110;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xb1d0 (_4.ptx:5923) @$p2.eq bra l0x00001d70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb210 (_4.ptx:5931) l0x00001d88: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xb1f0 (_4.ptx:5927) bra l0x00001d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb210 (_4.ptx:5931) l0x00001d88: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xb2a0 (_4.ptx:5950) @$p0.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb598 (_4.ptx:6049) l0x00002110: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0xb328 (_4.ptx:5968) @$p1.eq bra l0x00002000;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb558 (_4.ptx:6041) l0x000020d0: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0xb338 (_4.ptx:5970) @$p2.eq bra l0x00001ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb378 (_4.ptx:5978) l0x00001ef0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0xb358 (_4.ptx:5974) bra l0x00001ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb378 (_4.ptx:5978) l0x00001ef0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0xb400 (_4.ptx:5996) @$p2.eq bra l0x00001fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb440 (_4.ptx:6004) l0x00001fb8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0xb420 (_4.ptx:6000) bra l0x00001fb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb440 (_4.ptx:6004) l0x00001fb8: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0xb480 (_4.ptx:6013) bra l0x000020d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb558 (_4.ptx:6041) l0x000020d0: mov.u32 $r15, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0xb490 (_4.ptx:6015) @$p2.eq bra l0x00002030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_4.ptx:6023) l0x00002048: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0xb4b0 (_4.ptx:6019) bra l0x00002048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_4.ptx:6023) l0x00002048: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0xb560 (_4.ptx:6042) bra l0x00002110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb598 (_4.ptx:6049) l0x00002110: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0xb5b0 (_4.ptx:6052) @$p3.eq bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb828 (_4.ptx:6137) l0x000023a0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0xb640 (_4.ptx:6070) @$p2.eq bra l0x00002278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb748 (_4.ptx:6105) l0x000022c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0xb6f8 (_4.ptx:6095) bra l0x000022c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb748 (_4.ptx:6105) l0x000022c0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0xb800 (_4.ptx:6132) bra l0x000023a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb828 (_4.ptx:6137) l0x000023a0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0xbc28 (_4.ptx:6274) @$p0.eq bra l0x00002b88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc010 (_4.ptx:6405) l0x00002b88: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0xc148 (_4.ptx:6448) @$p1.eq bra l0x00002d10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc198 (_4.ptx:6459) l0x00002d10: nop;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0xc2f0 (_4.ptx:6506) @$p1.eq bra l0x00002ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc348 (_4.ptx:6518) l0x00002ec0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0xc370 (_4.ptx:6523) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3b0 (_4.ptx:6532) l0x00002f28: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0xc3c0 (_4.ptx:6534) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0xc400 (_4.ptx:6543) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0xc440 (_4.ptx:6552) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0xc480 (_4.ptx:6561) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0xc4c0 (_4.ptx:6570) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0xc500 (_4.ptx:6579) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0xc540 (_4.ptx:6588) @$p2.eq bra l0x000030f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc578 (_4.ptx:6596) l0x000030f0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0xc598 (_4.ptx:6600) @$p2.ne bra l0x00002488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5a0 (_4.ptx:6601) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0xc5a8 (_4.ptx:6602) l0x00003120: @$p1.eq bra l0x00003288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7e0 (_4.ptx:6676) l0x00003358: ssy 0x00003658;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0xc5b8 (_4.ptx:6604) @$p2.eq bra l0x00003158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc600 (_4.ptx:6613) l0x00003178: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0xc5d8 (_4.ptx:6608) bra l0x00003178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc600 (_4.ptx:6613) l0x00003178: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0xc688 (_4.ptx:6631) @$p2.eq bra l0x00003228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6c8 (_4.ptx:6639) l0x00003240: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0xc6a8 (_4.ptx:6635) bra l0x00003240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6c8 (_4.ptx:6639) l0x00003240: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0xc708 (_4.ptx:6648) bra l0x00003358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7e0 (_4.ptx:6676) l0x00003358: ssy 0x00003658;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0xc718 (_4.ptx:6650) @$p2.eq bra l0x000032b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc758 (_4.ptx:6658) l0x000032d0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0xc738 (_4.ptx:6654) bra l0x000032d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc758 (_4.ptx:6658) l0x000032d0: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0xc7e8 (_4.ptx:6677) @$p0.eq bra l0x00003628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcae0 (_4.ptx:6776) l0x00003658: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0xc870 (_4.ptx:6695) @$p1.eq bra l0x00003548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaa0 (_4.ptx:6768) l0x00003618: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0xc880 (_4.ptx:6697) @$p2.eq bra l0x00003420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8c0 (_4.ptx:6705) l0x00003438: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0xc8a0 (_4.ptx:6701) bra l0x00003438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8c0 (_4.ptx:6705) l0x00003438: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0xc948 (_4.ptx:6723) @$p2.eq bra l0x000034e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_4.ptx:6731) l0x00003500: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0xc968 (_4.ptx:6727) bra l0x00003500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_4.ptx:6731) l0x00003500: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0xc9c8 (_4.ptx:6740) bra l0x00003618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaa0 (_4.ptx:6768) l0x00003618: mov.u32 $r14, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0xc9d8 (_4.ptx:6742) @$p2.eq bra l0x00003578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca18 (_4.ptx:6750) l0x00003590: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0xc9f8 (_4.ptx:6746) bra l0x00003590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca18 (_4.ptx:6750) l0x00003590: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0xcaa8 (_4.ptx:6769) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcae0 (_4.ptx:6776) l0x00003658: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0xcaf8 (_4.ptx:6779) @$p3.eq bra l0x00003870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd10 (_4.ptx:6850) l0x00003888: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0xcb88 (_4.ptx:6797) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc80 (_4.ptx:6830) l0x000037f8: shr.s32 $r2, $r7, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0xcc38 (_4.ptx:6821) bra l0x000037f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc80 (_4.ptx:6830) l0x000037f8: shr.s32 $r2, $r7, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0xccf0 (_4.ptx:6846) bra l0x00003888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd10 (_4.ptx:6850) l0x00003888: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0xd118 (_4.ptx:6987) @$p0.eq bra l0x00004078;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd500 (_4.ptx:7118) l0x00004078: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0xd638 (_4.ptx:7161) @$p1.eq bra l0x00004200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd688 (_4.ptx:7172) l0x00004200: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0xd7e0 (_4.ptx:7219) @$p1.eq bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd838 (_4.ptx:7231) l0x000043b0: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0xd9e0 (_4.ptx:7292) @$p2.ne bra l0x00003970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e8 (_4.ptx:7293) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nkiEpA"
Running: cat _ptx_nkiEpA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_IwnNcV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_IwnNcV --output-file  /dev/null 2> _ptx_nkiEpAinfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=3000, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=5816, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' : regs=38, lmem=0, smem=8632, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nkiEpA _ptx2_IwnNcV _ptx_nkiEpAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii : hostFun 0x0x4051e0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii : hostFun 0x0x4051d0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=dwt_cuda/fdwt97.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii : hostFun 0x0x405c90, fat_cubin_handle = 5
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_5.elf
()





Finished parsing .elf file _cuobjdump_5.elf
Parsing .ptx file _cuobjdump_5.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_5.ptx
Parsing .sass file _cuobjdump_5.sass
Finished parsing .sass file _cuobjdump_5.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_5.ptx _cuobjdump_5.sass _cuobjdump_5.elf _ptxplus_sCaQRi
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii" from 0x200 to 0x23c (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii" from 0x240 to 0x280 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii" from 0x280 to 0x2c0 (global memory space) 10
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: allocating stack frame region for .local "l2" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb58 (_5.ptx:97) @$p3.ne bra l0x000021c0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xdb98 (_5.ptx:106) @$p3.eq bra l0x00000450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0c0 (_5.ptx:276) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdba8 (_5.ptx:108) @$p2.eq bra l0x000001d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf0 (_5.ptx:117) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdbc8 (_5.ptx:112) bra l0x000001f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf0 (_5.ptx:117) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xddb8 (_5.ptx:176) @$p2.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddf8 (_5.ptx:184) l0x00000400: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xddd8 (_5.ptx:180) bra l0x00000400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddf8 (_5.ptx:184) l0x00000400: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xde40 (_5.ptx:195) bra l0x000006c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0c0 (_5.ptx:276) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xde50 (_5.ptx:197) @$p2.eq bra l0x00000480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde90 (_5.ptx:205) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xde70 (_5.ptx:201) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde90 (_5.ptx:205) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe0c8 (_5.ptx:277) @$p0.eq bra l0x00000c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe178 (_5.ptx:299) @$p3.eq bra l0x00000a08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe188 (_5.ptx:301) @$p2.eq bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (_5.ptx:309) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe1a8 (_5.ptx:305) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (_5.ptx:309) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xe370 (_5.ptx:364) @$p2.eq bra l0x000009a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3b0 (_5.ptx:372) l0x000009b8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xe390 (_5.ptx:368) bra l0x000009b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3b0 (_5.ptx:372) l0x000009b8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xe3f8 (_5.ptx:383) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xe408 (_5.ptx:385) @$p2.eq bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe448 (_5.ptx:393) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xe428 (_5.ptx:389) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe448 (_5.ptx:393) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe680 (_5.ptx:465) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6b0 (_5.ptx:471) l0x00000cb8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xe758 (_5.ptx:495) @$p1.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe798 (_5.ptx:504) l0x00000da0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xe840 (_5.ptx:528) @$p1.eq bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe880 (_5.ptx:537) l0x00000e88: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xe928 (_5.ptx:561) @$p1.eq bra l0x00000f70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe968 (_5.ptx:570) l0x00000f70: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xea10 (_5.ptx:594) @$p1.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea50 (_5.ptx:603) l0x00001058: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xeb00 (_5.ptx:625) @$p2.eq bra l0x00001148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb40 (_5.ptx:633) l0x00001148: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xeb60 (_5.ptx:637) @$p3.eq bra l0x00001398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedb0 (_5.ptx:716) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xebf0 (_5.ptx:655) @$p2.eq bra l0x00001290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd0 (_5.ptx:684) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xec80 (_5.ptx:674) bra l0x000012d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd0 (_5.ptx:684) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xed88 (_5.ptx:711) bra l0x000013b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedb0 (_5.ptx:716) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf000 (_5.ptx:790) @$p0.eq bra l0x000017f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1e8 (_5.ptx:851) l0x000017f0: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf298 (_5.ptx:876) @$p1.eq bra l0x000018e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2d8 (_5.ptx:885) l0x000018e0: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xf388 (_5.ptx:910) @$p1.eq bra l0x000019d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3c8 (_5.ptx:919) l0x000019d0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf478 (_5.ptx:944) @$p1.eq bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4b8 (_5.ptx:953) l0x00001ac0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xf568 (_5.ptx:978) @$p1.eq bra l0x00001bb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5a8 (_5.ptx:987) l0x00001bb0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xf660 (_5.ptx:1010) @$p2.eq bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6a0 (_5.ptx:1018) l0x00001ca8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xfba8 (_5.ptx:1183) @$p2.ne bra l0x00001450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfbb0 (_5.ptx:1184) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xfbd0 (_5.ptx:1188) @$p3.ne bra l0x00003c80;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xfbe8 (_5.ptx:1191) @$p3.eq bra l0x000023c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff48 (_5.ptx:1303) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xfbf8 (_5.ptx:1193) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc40 (_5.ptx:1202) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xfc18 (_5.ptx:1197) bra l0x00002248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc40 (_5.ptx:1202) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xfd38 (_5.ptx:1235) @$p2.eq bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd78 (_5.ptx:1243) l0x00002380: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfd58 (_5.ptx:1239) bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd78 (_5.ptx:1243) l0x00002380: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xfdb8 (_5.ptx:1252) bra l0x00002550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff48 (_5.ptx:1303) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xfdc8 (_5.ptx:1254) @$p2.eq bra l0x000023f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe08 (_5.ptx:1262) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xfde8 (_5.ptx:1258) bra l0x00002410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe08 (_5.ptx:1262) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xff50 (_5.ptx:1304) @$p0.eq bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10398 (_5.ptx:1445) l0x000029a0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x10000 (_5.ptx:1326) @$p3.eq bra l0x000027e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_5.ptx:1439) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x10010 (_5.ptx:1328) @$p2.eq bra l0x00002640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (_5.ptx:1336) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x10030 (_5.ptx:1332) bra l0x00002658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (_5.ptx:1336) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x10150 (_5.ptx:1370) @$p2.eq bra l0x00002780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10190 (_5.ptx:1378) l0x00002798: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x10170 (_5.ptx:1374) bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10190 (_5.ptx:1378) l0x00002798: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x101d0 (_5.ptx:1387) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_5.ptx:1439) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x101e0 (_5.ptx:1389) @$p2.eq bra l0x00002810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10220 (_5.ptx:1397) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x10200 (_5.ptx:1393) bra l0x00002828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10220 (_5.ptx:1397) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x10370 (_5.ptx:1440) bra l0x000029a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10398 (_5.ptx:1445) l0x000029a0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x10440 (_5.ptx:1469) @$p1.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10480 (_5.ptx:1478) l0x00002a88: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x10528 (_5.ptx:1502) @$p1.eq bra l0x00002b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10568 (_5.ptx:1511) l0x00002b70: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x10610 (_5.ptx:1535) @$p1.eq bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10650 (_5.ptx:1544) l0x00002c58: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x106f8 (_5.ptx:1568) @$p1.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10738 (_5.ptx:1577) l0x00002d40: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x107e8 (_5.ptx:1599) @$p2.eq bra l0x00002e30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10828 (_5.ptx:1607) l0x00002e30: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x10848 (_5.ptx:1611) @$p3.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ac0 (_5.ptx:1696) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x108d8 (_5.ptx:1629) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109e0 (_5.ptx:1664) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x10990 (_5.ptx:1654) bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109e0 (_5.ptx:1664) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x10a98 (_5.ptx:1691) bra l0x000030c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ac0 (_5.ptx:1696) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x10c08 (_5.ptx:1737) @$p0.eq bra l0x00003300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cf8 (_5.ptx:1769) l0x00003300: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x10da8 (_5.ptx:1794) @$p1.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de8 (_5.ptx:1803) l0x000033f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x10e98 (_5.ptx:1828) @$p1.eq bra l0x000034e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ed8 (_5.ptx:1837) l0x000034e0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x10f88 (_5.ptx:1862) @$p1.eq bra l0x000035d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10fc8 (_5.ptx:1871) l0x000035d0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x11078 (_5.ptx:1896) @$p1.eq bra l0x000036c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110b8 (_5.ptx:1905) l0x000036c0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x11170 (_5.ptx:1928) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111b0 (_5.ptx:1936) l0x000037b8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x11668 (_5.ptx:2095) @$p2.ne bra l0x00003170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11670 (_5.ptx:2096) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x11688 (_5.ptx:2099) @$p3.eq bra l0x00003e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (_5.ptx:2211) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x11698 (_5.ptx:2101) @$p2.eq bra l0x00003cc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116e0 (_5.ptx:2110) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x116b8 (_5.ptx:2105) bra l0x00003ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116e0 (_5.ptx:2110) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x117d8 (_5.ptx:2143) @$p2.eq bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11818 (_5.ptx:2151) l0x00003e20: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x117f8 (_5.ptx:2147) bra l0x00003e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11818 (_5.ptx:2151) l0x00003e20: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x11858 (_5.ptx:2160) bra l0x00003ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (_5.ptx:2211) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x11868 (_5.ptx:2162) @$p2.eq bra l0x00003e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a8 (_5.ptx:2170) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x11888 (_5.ptx:2166) bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a8 (_5.ptx:2170) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x119f0 (_5.ptx:2212) @$p0.eq bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e38 (_5.ptx:2353) l0x00004440: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x11aa0 (_5.ptx:2234) @$p3.eq bra l0x00004280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e08 (_5.ptx:2347) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x11ab0 (_5.ptx:2236) @$p2.eq bra l0x000040e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af0 (_5.ptx:2244) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x11ad0 (_5.ptx:2240) bra l0x000040f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af0 (_5.ptx:2244) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x11bf0 (_5.ptx:2278) @$p2.eq bra l0x00004220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c30 (_5.ptx:2286) l0x00004238: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x11c10 (_5.ptx:2282) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c30 (_5.ptx:2286) l0x00004238: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x11c70 (_5.ptx:2295) bra l0x00004410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e08 (_5.ptx:2347) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x11c80 (_5.ptx:2297) @$p2.eq bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11cc0 (_5.ptx:2305) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x11ca0 (_5.ptx:2301) bra l0x000042c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11cc0 (_5.ptx:2305) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x11e10 (_5.ptx:2348) bra l0x00004440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e38 (_5.ptx:2353) l0x00004440: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x11ee0 (_5.ptx:2377) @$p1.eq bra l0x00004528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f20 (_5.ptx:2386) l0x00004528: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x11fc8 (_5.ptx:2410) @$p1.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12008 (_5.ptx:2419) l0x00004610: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x120b0 (_5.ptx:2443) @$p1.eq bra l0x000046f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120f0 (_5.ptx:2452) l0x000046f8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x12198 (_5.ptx:2476) @$p1.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d8 (_5.ptx:2485) l0x000047e0: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x12288 (_5.ptx:2507) @$p2.eq bra l0x000048d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122c8 (_5.ptx:2515) l0x000048d0: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x122e8 (_5.ptx:2519) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12500 (_5.ptx:2590) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x12378 (_5.ptx:2537) @$p2.eq bra l0x00004a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (_5.ptx:2570) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x12428 (_5.ptx:2561) bra l0x00004a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (_5.ptx:2570) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x124e0 (_5.ptx:2586) bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12500 (_5.ptx:2590) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x12660 (_5.ptx:2634) @$p0.eq bra l0x00004d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12750 (_5.ptx:2666) l0x00004d58: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x12800 (_5.ptx:2691) @$p1.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12840 (_5.ptx:2700) l0x00004e48: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x128f0 (_5.ptx:2725) @$p1.eq bra l0x00004f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12930 (_5.ptx:2734) l0x00004f38: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x129e0 (_5.ptx:2759) @$p1.eq bra l0x00005028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a20 (_5.ptx:2768) l0x00005028: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x12ad0 (_5.ptx:2793) @$p1.eq bra l0x00005118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b10 (_5.ptx:2802) l0x00005118: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x12bc0 (_5.ptx:2824) @$p2.eq bra l0x00005208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c00 (_5.ptx:2832) l0x00005208: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x13100 (_5.ptx:2998) @$p3.ne bra l0x00004bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13108 (_5.ptx:2999) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13278 (_5.ptx:3065) @$p3.ne bra l0x000021c0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x132b8 (_5.ptx:3074) @$p3.eq bra l0x00000450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (_5.ptx:3244) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x132c8 (_5.ptx:3076) @$p2.eq bra l0x000001d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13310 (_5.ptx:3085) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x132e8 (_5.ptx:3080) bra l0x000001f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13310 (_5.ptx:3085) l0x000001f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x134d8 (_5.ptx:3144) @$p2.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13518 (_5.ptx:3152) l0x00000400: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x134f8 (_5.ptx:3148) bra l0x00000400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13518 (_5.ptx:3152) l0x00000400: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13560 (_5.ptx:3163) bra l0x000006c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (_5.ptx:3244) l0x000006c8: ssy 0x00000cb8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13570 (_5.ptx:3165) @$p2.eq bra l0x00000480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135b0 (_5.ptx:3173) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13590 (_5.ptx:3169) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135b0 (_5.ptx:3173) l0x00000498: mov.u32 $r1, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x137e8 (_5.ptx:3245) @$p0.eq bra l0x00000c90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x13898 (_5.ptx:3267) @$p3.eq bra l0x00000a08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x138a8 (_5.ptx:3269) @$p2.eq bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138e8 (_5.ptx:3277) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x138c8 (_5.ptx:3273) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138e8 (_5.ptx:3277) l0x000007d0: mov.u32 $r2, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x13a90 (_5.ptx:3332) @$p2.eq bra l0x000009a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_5.ptx:3340) l0x000009b8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x13ab0 (_5.ptx:3336) bra l0x000009b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_5.ptx:3340) l0x000009b8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b18 (_5.ptx:3351) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x13b28 (_5.ptx:3353) @$p2.eq bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b68 (_5.ptx:3361) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x13b48 (_5.ptx:3357) bra l0x00000a50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b68 (_5.ptx:3361) l0x00000a50: mov.u32 $r3, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x13da0 (_5.ptx:3433) bra l0x00000cb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (_5.ptx:3439) l0x00000cb8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x13e78 (_5.ptx:3463) @$p1.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb8 (_5.ptx:3472) l0x00000da0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x13f60 (_5.ptx:3496) @$p1.eq bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fa0 (_5.ptx:3505) l0x00000e88: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x14048 (_5.ptx:3529) @$p1.eq bra l0x00000f70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14088 (_5.ptx:3538) l0x00000f70: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14130 (_5.ptx:3562) @$p1.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14170 (_5.ptx:3571) l0x00001058: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x14220 (_5.ptx:3593) @$p2.eq bra l0x00001148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14260 (_5.ptx:3601) l0x00001148: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x14280 (_5.ptx:3605) @$p3.eq bra l0x00001398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d0 (_5.ptx:3684) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x14310 (_5.ptx:3623) @$p2.eq bra l0x00001290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (_5.ptx:3652) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x143a0 (_5.ptx:3642) bra l0x000012d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (_5.ptx:3652) l0x000012d8: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x144a8 (_5.ptx:3679) bra l0x000013b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d0 (_5.ptx:3684) l0x000013b8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x14720 (_5.ptx:3758) @$p0.eq bra l0x000017f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14908 (_5.ptx:3819) l0x000017f0: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x149b8 (_5.ptx:3844) @$p1.eq bra l0x000018e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149f8 (_5.ptx:3853) l0x000018e0: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x14aa8 (_5.ptx:3878) @$p1.eq bra l0x000019d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae8 (_5.ptx:3887) l0x000019d0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x14b98 (_5.ptx:3912) @$p1.eq bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd8 (_5.ptx:3921) l0x00001ac0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x14c88 (_5.ptx:3946) @$p1.eq bra l0x00001bb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14cc8 (_5.ptx:3955) l0x00001bb0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x14d80 (_5.ptx:3978) @$p2.eq bra l0x00001ca8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14dc0 (_5.ptx:3986) l0x00001ca8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x152c8 (_5.ptx:4151) @$p2.ne bra l0x00001450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152d0 (_5.ptx:4152) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x152f0 (_5.ptx:4156) @$p3.ne bra l0x00003c80;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x15308 (_5.ptx:4159) @$p3.eq bra l0x000023c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15668 (_5.ptx:4271) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x15318 (_5.ptx:4161) @$p2.eq bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15360 (_5.ptx:4170) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x15338 (_5.ptx:4165) bra l0x00002248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15360 (_5.ptx:4170) l0x00002248: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x15458 (_5.ptx:4203) @$p2.eq bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15498 (_5.ptx:4211) l0x00002380: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x15478 (_5.ptx:4207) bra l0x00002380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15498 (_5.ptx:4211) l0x00002380: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x154d8 (_5.ptx:4220) bra l0x00002550;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15668 (_5.ptx:4271) l0x00002550: ssy 0x000029a0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x154e8 (_5.ptx:4222) @$p2.eq bra l0x000023f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15528 (_5.ptx:4230) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x15508 (_5.ptx:4226) bra l0x00002410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15528 (_5.ptx:4230) l0x00002410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x15670 (_5.ptx:4272) @$p0.eq bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_5.ptx:4413) l0x000029a0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x15720 (_5.ptx:4294) @$p3.eq bra l0x000027e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (_5.ptx:4407) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x15730 (_5.ptx:4296) @$p2.eq bra l0x00002640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15770 (_5.ptx:4304) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x15750 (_5.ptx:4300) bra l0x00002658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15770 (_5.ptx:4304) l0x00002658: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x15870 (_5.ptx:4338) @$p2.eq bra l0x00002780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (_5.ptx:4346) l0x00002798: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x15890 (_5.ptx:4342) bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (_5.ptx:4346) l0x00002798: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x158f0 (_5.ptx:4355) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (_5.ptx:4407) l0x00002970: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x15900 (_5.ptx:4357) @$p2.eq bra l0x00002810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15940 (_5.ptx:4365) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x15920 (_5.ptx:4361) bra l0x00002828;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15940 (_5.ptx:4365) l0x00002828: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x15a90 (_5.ptx:4408) bra l0x000029a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_5.ptx:4413) l0x000029a0: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x15b60 (_5.ptx:4437) @$p1.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ba0 (_5.ptx:4446) l0x00002a88: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x15c48 (_5.ptx:4470) @$p1.eq bra l0x00002b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c88 (_5.ptx:4479) l0x00002b70: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15d30 (_5.ptx:4503) @$p1.eq bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d70 (_5.ptx:4512) l0x00002c58: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x15e18 (_5.ptx:4536) @$p1.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e58 (_5.ptx:4545) l0x00002d40: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x15f08 (_5.ptx:4567) @$p2.eq bra l0x00002e30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f48 (_5.ptx:4575) l0x00002e30: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x15f68 (_5.ptx:4579) @$p3.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (_5.ptx:4664) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x15ff8 (_5.ptx:4597) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16100 (_5.ptx:4632) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x160b0 (_5.ptx:4622) bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16100 (_5.ptx:4632) l0x00002fe8: shr.s32 $r5, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x161b8 (_5.ptx:4659) bra l0x000030c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (_5.ptx:4664) l0x000030c8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x16328 (_5.ptx:4705) @$p0.eq bra l0x00003300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16418 (_5.ptx:4737) l0x00003300: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x164c8 (_5.ptx:4762) @$p1.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16508 (_5.ptx:4771) l0x000033f0: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x165b8 (_5.ptx:4796) @$p1.eq bra l0x000034e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165f8 (_5.ptx:4805) l0x000034e0: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x166a8 (_5.ptx:4830) @$p1.eq bra l0x000035d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166e8 (_5.ptx:4839) l0x000035d0: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x16798 (_5.ptx:4864) @$p1.eq bra l0x000036c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167d8 (_5.ptx:4873) l0x000036c0: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x16890 (_5.ptx:4896) @$p2.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168d0 (_5.ptx:4904) l0x000037b8: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x16d88 (_5.ptx:5063) @$p2.ne bra l0x00003170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d90 (_5.ptx:5064) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x16da8 (_5.ptx:5067) @$p3.eq bra l0x00003e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17108 (_5.ptx:5179) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x16db8 (_5.ptx:5069) @$p2.eq bra l0x00003cc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e00 (_5.ptx:5078) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x16dd8 (_5.ptx:5073) bra l0x00003ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e00 (_5.ptx:5078) l0x00003ce8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x16ef8 (_5.ptx:5111) @$p2.eq bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f38 (_5.ptx:5119) l0x00003e20: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x16f18 (_5.ptx:5115) bra l0x00003e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f38 (_5.ptx:5119) l0x00003e20: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x16f78 (_5.ptx:5128) bra l0x00003ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17108 (_5.ptx:5179) l0x00003ff0: ssy 0x00004440;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x16f88 (_5.ptx:5130) @$p2.eq bra l0x00003e98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fc8 (_5.ptx:5138) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x16fa8 (_5.ptx:5134) bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fc8 (_5.ptx:5138) l0x00003eb0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x17110 (_5.ptx:5180) @$p0.eq bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17558 (_5.ptx:5321) l0x00004440: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x171c0 (_5.ptx:5202) @$p3.eq bra l0x00004280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17528 (_5.ptx:5315) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x171d0 (_5.ptx:5204) @$p2.eq bra l0x000040e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17210 (_5.ptx:5212) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x171f0 (_5.ptx:5208) bra l0x000040f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17210 (_5.ptx:5212) l0x000040f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x17310 (_5.ptx:5246) @$p2.eq bra l0x00004220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17350 (_5.ptx:5254) l0x00004238: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x17330 (_5.ptx:5250) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17350 (_5.ptx:5254) l0x00004238: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x17390 (_5.ptx:5263) bra l0x00004410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17528 (_5.ptx:5315) l0x00004410: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x173a0 (_5.ptx:5265) @$p2.eq bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173e0 (_5.ptx:5273) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x173c0 (_5.ptx:5269) bra l0x000042c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173e0 (_5.ptx:5273) l0x000042c8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x17530 (_5.ptx:5316) bra l0x00004440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17558 (_5.ptx:5321) l0x00004440: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x17600 (_5.ptx:5345) @$p1.eq bra l0x00004528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17640 (_5.ptx:5354) l0x00004528: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x176e8 (_5.ptx:5378) @$p1.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17728 (_5.ptx:5387) l0x00004610: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x177d0 (_5.ptx:5411) @$p1.eq bra l0x000046f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17810 (_5.ptx:5420) l0x000046f8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x178b8 (_5.ptx:5444) @$p1.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f8 (_5.ptx:5453) l0x000047e0: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x179a8 (_5.ptx:5475) @$p2.eq bra l0x000048d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x179e8 (_5.ptx:5483) l0x000048d0: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x17a08 (_5.ptx:5487) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (_5.ptx:5558) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x17a98 (_5.ptx:5505) @$p2.eq bra l0x00004a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b90 (_5.ptx:5538) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x17b48 (_5.ptx:5529) bra l0x00004a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b90 (_5.ptx:5538) l0x00004a78: shr.s32 $r1, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x17c00 (_5.ptx:5554) bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (_5.ptx:5558) l0x00004b08: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x17d80 (_5.ptx:5602) @$p0.eq bra l0x00004d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e70 (_5.ptx:5634) l0x00004d58: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x17f20 (_5.ptx:5659) @$p1.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (_5.ptx:5668) l0x00004e48: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x18010 (_5.ptx:5693) @$p1.eq bra l0x00004f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18050 (_5.ptx:5702) l0x00004f38: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x18100 (_5.ptx:5727) @$p1.eq bra l0x00005028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18140 (_5.ptx:5736) l0x00005028: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x181f0 (_5.ptx:5761) @$p1.eq bra l0x00005118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18230 (_5.ptx:5770) l0x00005118: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x182e0 (_5.ptx:5792) @$p2.eq bra l0x00005208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18320 (_5.ptx:5800) l0x00005208: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x18820 (_5.ptx:5966) @$p3.ne bra l0x00004bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18828 (_5.ptx:5967) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x189d8 (_5.ptx:6042) @$p3.ne bra l0x000024a8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18a18 (_5.ptx:6051) @$p3.eq bra l0x00000490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f40 (_5.ptx:6221) l0x00000708: ssy 0x00000cf8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a28 (_5.ptx:6053) @$p2.eq bra l0x00000218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a70 (_5.ptx:6062) l0x00000238: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x18a48 (_5.ptx:6057) bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a70 (_5.ptx:6062) l0x00000238: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x18c38 (_5.ptx:6121) @$p2.eq bra l0x00000428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c78 (_5.ptx:6129) l0x00000440: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x18c58 (_5.ptx:6125) bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c78 (_5.ptx:6129) l0x00000440: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x18cc0 (_5.ptx:6140) bra l0x00000708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f40 (_5.ptx:6221) l0x00000708: ssy 0x00000cf8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x18cd0 (_5.ptx:6142) @$p2.eq bra l0x000004c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d10 (_5.ptx:6150) l0x000004d8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x18cf0 (_5.ptx:6146) bra l0x000004d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d10 (_5.ptx:6150) l0x000004d8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x18f48 (_5.ptx:6222) @$p0.eq bra l0x00000cd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x18ff8 (_5.ptx:6244) @$p3.eq bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x19008 (_5.ptx:6246) @$p2.eq bra l0x000007f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19048 (_5.ptx:6254) l0x00000810: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x19028 (_5.ptx:6250) bra l0x00000810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19048 (_5.ptx:6254) l0x00000810: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x191f0 (_5.ptx:6309) @$p2.eq bra l0x000009e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19230 (_5.ptx:6317) l0x000009f8: nop;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19210 (_5.ptx:6313) bra l0x000009f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19230 (_5.ptx:6317) l0x000009f8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x19278 (_5.ptx:6328) bra l0x00000cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x19288 (_5.ptx:6330) @$p2.eq bra l0x00000a78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192c8 (_5.ptx:6338) l0x00000a90: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x192a8 (_5.ptx:6334) bra l0x00000a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192c8 (_5.ptx:6338) l0x00000a90: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x19500 (_5.ptx:6410) bra l0x00000cf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (_5.ptx:6416) l0x00000cf8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x195d8 (_5.ptx:6440) @$p1.eq bra l0x00000de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19618 (_5.ptx:6449) l0x00000de0: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x196c0 (_5.ptx:6473) @$p1.eq bra l0x00000ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19700 (_5.ptx:6482) l0x00000ec8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x197a8 (_5.ptx:6506) @$p1.eq bra l0x00000fb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197e8 (_5.ptx:6515) l0x00000fb0: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x19890 (_5.ptx:6539) @$p1.eq bra l0x00001098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198d0 (_5.ptx:6548) l0x00001098: nop;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x19980 (_5.ptx:6570) @$p2.eq bra l0x00001188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199c0 (_5.ptx:6578) l0x00001188: nop;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x199e0 (_5.ptx:6582) @$p3.eq bra l0x000013d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c30 (_5.ptx:6661) l0x000013f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x19a70 (_5.ptx:6600) @$p2.eq bra l0x000012d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b50 (_5.ptx:6629) l0x00001318: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x19b00 (_5.ptx:6619) bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b50 (_5.ptx:6629) l0x00001318: shr.s32 $r9, $r7, 0x0000001f;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x19c08 (_5.ptx:6656) bra l0x000013f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c30 (_5.ptx:6661) l0x000013f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19f10 (_5.ptx:6753) @$p0.eq bra l0x00001960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a198 (_5.ptx:6834) l0x00001960: nop;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1a278 (_5.ptx:6866) @$p1.eq bra l0x00001a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2b8 (_5.ptx:6875) l0x00001a80: nop;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1a398 (_5.ptx:6907) @$p1.eq bra l0x00001ba0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3d8 (_5.ptx:6916) l0x00001ba0: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a4b8 (_5.ptx:6948) @$p1.eq bra l0x00001cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4f8 (_5.ptx:6957) l0x00001cc0: nop;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a5d8 (_5.ptx:6989) @$p1.eq bra l0x00001de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a618 (_5.ptx:6998) l0x00001de0: nop;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a700 (_5.ptx:7027) @$p2.eq bra l0x00001f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a740 (_5.ptx:7035) l0x00001f08: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1acd0 (_5.ptx:7226) @$p2.ne bra l0x00001490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acd8 (_5.ptx:7227) retp;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1acf8 (_5.ptx:7231) @$p3.ne bra l0x000041b0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ad10 (_5.ptx:7234) @$p3.eq bra l0x000026b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b070 (_5.ptx:7346) l0x00002838: ssy 0x00002c88;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1ad20 (_5.ptx:7236) @$p2.eq bra l0x00002510;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad68 (_5.ptx:7245) l0x00002530: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1ad40 (_5.ptx:7240) bra l0x00002530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad68 (_5.ptx:7245) l0x00002530: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ae60 (_5.ptx:7278) @$p2.eq bra l0x00002650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (_5.ptx:7286) l0x00002668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ae80 (_5.ptx:7282) bra l0x00002668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (_5.ptx:7286) l0x00002668: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1aee0 (_5.ptx:7295) bra l0x00002838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b070 (_5.ptx:7346) l0x00002838: ssy 0x00002c88;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1aef0 (_5.ptx:7297) @$p2.eq bra l0x000026e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af30 (_5.ptx:7305) l0x000026f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1af10 (_5.ptx:7301) bra l0x000026f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af30 (_5.ptx:7305) l0x000026f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b078 (_5.ptx:7347) @$p0.eq bra l0x00002c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c0 (_5.ptx:7488) l0x00002c88: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1b128 (_5.ptx:7369) @$p3.eq bra l0x00002ac8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (_5.ptx:7482) l0x00002c58: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1b138 (_5.ptx:7371) @$p2.eq bra l0x00002928;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b178 (_5.ptx:7379) l0x00002940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1b158 (_5.ptx:7375) bra l0x00002940;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b178 (_5.ptx:7379) l0x00002940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1b278 (_5.ptx:7413) @$p2.eq bra l0x00002a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (_5.ptx:7421) l0x00002a80: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1b298 (_5.ptx:7417) bra l0x00002a80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (_5.ptx:7421) l0x00002a80: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1b2f8 (_5.ptx:7430) bra l0x00002c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (_5.ptx:7482) l0x00002c58: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1b308 (_5.ptx:7432) @$p2.eq bra l0x00002af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b348 (_5.ptx:7440) l0x00002b10: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1b328 (_5.ptx:7436) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b348 (_5.ptx:7440) l0x00002b10: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1b498 (_5.ptx:7483) bra l0x00002c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c0 (_5.ptx:7488) l0x00002c88: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1b568 (_5.ptx:7512) @$p1.eq bra l0x00002d70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5a8 (_5.ptx:7521) l0x00002d70: nop;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1b650 (_5.ptx:7545) @$p1.eq bra l0x00002e58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b690 (_5.ptx:7554) l0x00002e58: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1b738 (_5.ptx:7578) @$p1.eq bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b778 (_5.ptx:7587) l0x00002f40: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1b820 (_5.ptx:7611) @$p1.eq bra l0x00003028;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b860 (_5.ptx:7620) l0x00003028: nop;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1b910 (_5.ptx:7642) @$p2.eq bra l0x00003118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b950 (_5.ptx:7650) l0x00003118: nop;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1b970 (_5.ptx:7654) @$p3.eq bra l0x00003390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbe8 (_5.ptx:7739) l0x000033b0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1ba00 (_5.ptx:7672) @$p2.eq bra l0x00003288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb08 (_5.ptx:7707) l0x000032d0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1bab8 (_5.ptx:7697) bra l0x000032d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb08 (_5.ptx:7707) l0x000032d0: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1bbc0 (_5.ptx:7734) bra l0x000033b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbe8 (_5.ptx:7739) l0x000033b0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1bd60 (_5.ptx:7786) @$p0.eq bra l0x00003668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bea0 (_5.ptx:7828) l0x00003668: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x1bf80 (_5.ptx:7860) @$p1.eq bra l0x00003788;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfc0 (_5.ptx:7869) l0x00003788: nop;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1c0a0 (_5.ptx:7901) @$p1.eq bra l0x000038a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e0 (_5.ptx:7910) l0x000038a8: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1c1c0 (_5.ptx:7942) @$p1.eq bra l0x000039c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c200 (_5.ptx:7951) l0x000039c8: nop;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x1c2e0 (_5.ptx:7983) @$p1.eq bra l0x00003ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c320 (_5.ptx:7992) l0x00003ae8: nop;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x1c408 (_5.ptx:8021) @$p2.eq bra l0x00003c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c448 (_5.ptx:8029) l0x00003c10: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1c9d8 (_5.ptx:8220) @$p2.ne bra l0x00003460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9e0 (_5.ptx:8221) retp;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1c9f8 (_5.ptx:8224) @$p3.eq bra l0x00004398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd58 (_5.ptx:8336) l0x00004520: ssy 0x00004970;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1ca08 (_5.ptx:8226) @$p2.eq bra l0x000041f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca50 (_5.ptx:8235) l0x00004218: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1ca28 (_5.ptx:8230) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca50 (_5.ptx:8235) l0x00004218: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1cb48 (_5.ptx:8268) @$p2.eq bra l0x00004338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (_5.ptx:8276) l0x00004350: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1cb68 (_5.ptx:8272) bra l0x00004350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (_5.ptx:8276) l0x00004350: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1cbc8 (_5.ptx:8285) bra l0x00004520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd58 (_5.ptx:8336) l0x00004520: ssy 0x00004970;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1cbd8 (_5.ptx:8287) @$p2.eq bra l0x000043c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc18 (_5.ptx:8295) l0x000043e0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1cbf8 (_5.ptx:8291) bra l0x000043e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc18 (_5.ptx:8295) l0x000043e0: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1cd60 (_5.ptx:8337) @$p0.eq bra l0x00004950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (_5.ptx:8478) l0x00004970: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1ce10 (_5.ptx:8359) @$p3.eq bra l0x000047b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d178 (_5.ptx:8472) l0x00004940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1ce20 (_5.ptx:8361) @$p2.eq bra l0x00004610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce60 (_5.ptx:8369) l0x00004628: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1ce40 (_5.ptx:8365) bra l0x00004628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce60 (_5.ptx:8369) l0x00004628: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1cf60 (_5.ptx:8403) @$p2.eq bra l0x00004750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfa0 (_5.ptx:8411) l0x00004768: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1cf80 (_5.ptx:8407) bra l0x00004768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfa0 (_5.ptx:8411) l0x00004768: nop;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1cfe0 (_5.ptx:8420) bra l0x00004940;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d178 (_5.ptx:8472) l0x00004940: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1cff0 (_5.ptx:8422) @$p2.eq bra l0x000047e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d030 (_5.ptx:8430) l0x000047f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x1d010 (_5.ptx:8426) bra l0x000047f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d030 (_5.ptx:8430) l0x000047f8: mov.u32 $r0, s[0x0020];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x1d180 (_5.ptx:8473) bra l0x00004970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (_5.ptx:8478) l0x00004970: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x1d250 (_5.ptx:8502) @$p1.eq bra l0x00004a58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d290 (_5.ptx:8511) l0x00004a58: nop;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x1d338 (_5.ptx:8535) @$p1.eq bra l0x00004b40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d378 (_5.ptx:8544) l0x00004b40: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x1d420 (_5.ptx:8568) @$p1.eq bra l0x00004c28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d460 (_5.ptx:8577) l0x00004c28: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x1d508 (_5.ptx:8601) @$p1.eq bra l0x00004d10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d548 (_5.ptx:8610) l0x00004d10: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x1d5f8 (_5.ptx:8632) @$p2.eq bra l0x00004e00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d638 (_5.ptx:8640) l0x00004e00: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x1d658 (_5.ptx:8644) @$p3.eq bra l0x00005020;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d870 (_5.ptx:8715) l0x00005038: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x1d6e8 (_5.ptx:8662) @$p2.eq bra l0x00004f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7e0 (_5.ptx:8695) l0x00004fa8: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x1d798 (_5.ptx:8686) bra l0x00004fa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7e0 (_5.ptx:8695) l0x00004fa8: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x1d850 (_5.ptx:8711) bra l0x00005038;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d870 (_5.ptx:8715) l0x00005038: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x1d9e0 (_5.ptx:8761) @$p0.eq bra l0x000052e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db20 (_5.ptx:8803) l0x000052e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x1dc00 (_5.ptx:8835) @$p1.eq bra l0x00005408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc40 (_5.ptx:8844) l0x00005408: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x1dd20 (_5.ptx:8876) @$p1.eq bra l0x00005528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd60 (_5.ptx:8885) l0x00005528: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x1de40 (_5.ptx:8917) @$p1.eq bra l0x00005648;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de80 (_5.ptx:8926) l0x00005648: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x1df60 (_5.ptx:8958) @$p1.eq bra l0x00005768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfa0 (_5.ptx:8967) l0x00005768: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x1e080 (_5.ptx:8995) @$p2.eq bra l0x00005888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0c0 (_5.ptx:9003) l0x00005888: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x1e6a0 (_5.ptx:9200) @$p3.ne bra l0x000050e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6a8 (_5.ptx:9201) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6SYZBJ"
Running: cat _ptx_6SYZBJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cH5ima
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cH5ima --output-file  /dev/null 2> _ptx_6SYZBJinfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi64ELi6EEEvPKfPfiii' : regs=34, lmem=0, smem=3760, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii' : regs=34, lmem=0, smem=7088, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii' : regs=34, lmem=0, smem=12048, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6SYZBJ _ptx2_cH5ima _ptx_6SYZBJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi128ELi6EEEvPKfPfiii : hostFun 0x0x405c80, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12fdwt97KernelILi192ELi8EEEvPKfPfiii : hostFun 0x0x405c70, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=dwt_cuda/common.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 7, filename=dwt_cuda/rdwt97.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii : hostFun 0x0x406450, fat_cubin_handle = 7
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_7.elf
()






Finished parsing .elf file _cuobjdump_7.elf
Parsing .ptx file _cuobjdump_7.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_7.ptx
Parsing .sass file _cuobjdump_7.sass
Finished parsing .sass file _cuobjdump_7.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_7.ptx _cuobjdump_7.sass _cuobjdump_7.elf _ptxplus_NF0KEE
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii" from 0x200 to 0x244 (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii" from 0x280 to 0x2c8 (global memory space) 12
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii" from 0x300 to 0x348 (global memory space) 13
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: allocating stack frame region for .local "l2" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e860 (_7.ptx:112) @$p3.ne bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e878 (_7.ptx:115) @$p0.eq bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e930 (_7.ptx:138) @$p3.eq bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e948 (_7.ptx:141) @$p3.eq bra l0x000002b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e988 (_7.ptx:149) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e968 (_7.ptx:145) bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e988 (_7.ptx:149) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e9b8 (_7.ptx:155) @$p3.eq bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1ea00 (_7.ptx:164) @$p3.eq bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea58 (_7.ptx:175) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1ea30 (_7.ptx:170) bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea58 (_7.ptx:175) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1eaa0 (_7.ptx:186) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1eab8 (_7.ptx:189) @$p2.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1eaf0 (_7.ptx:196) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb20 (_7.ptx:202) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1ed60 (_7.ptx:280) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1ed78 (_7.ptx:283) @$p3.eq bra l0x000006e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edb8 (_7.ptx:291) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1ed98 (_7.ptx:287) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edb8 (_7.ptx:291) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ede8 (_7.ptx:297) @$p3.eq bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1ee30 (_7.ptx:306) @$p3.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (_7.ptx:317) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1ee60 (_7.ptx:312) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (_7.ptx:317) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1eed0 (_7.ptx:328) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1eee8 (_7.ptx:331) @$p2.eq bra l0x00000870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ef20 (_7.ptx:338) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef50 (_7.ptx:344) l0x00000898: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1f290 (_7.ptx:453) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (_7.ptx:460) l0x00000c10: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1f2e8 (_7.ptx:464) @$p3.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc28 (_7.ptx:774) l0x00001570: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1f300 (_7.ptx:467) @$p3.eq bra l0x00000c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f340 (_7.ptx:475) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1f320 (_7.ptx:471) bra l0x00000c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f340 (_7.ptx:475) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1f370 (_7.ptx:481) @$p3.eq bra l0x00000da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1f3b8 (_7.ptx:490) @$p2.eq bra l0x00000d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:501) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1f3e8 (_7.ptx:496) bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:501) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1f458 (_7.ptx:512) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f470 (_7.ptx:515) @$p2.eq bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f4a8 (_7.ptx:522) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (_7.ptx:528) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1f708 (_7.ptx:603) bra l0x00001570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc28 (_7.ptx:774) l0x00001570: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1f720 (_7.ptx:606) @$p3.eq bra l0x00001090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f760 (_7.ptx:614) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1f740 (_7.ptx:610) bra l0x000010a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f760 (_7.ptx:614) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f790 (_7.ptx:620) @$p3.eq bra l0x000011c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f7d8 (_7.ptx:629) @$p2.eq bra l0x00001158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f830 (_7.ptx:640) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f808 (_7.ptx:635) bra l0x00001178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f830 (_7.ptx:640) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1f878 (_7.ptx:651) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1f890 (_7.ptx:654) @$p2.eq bra l0x00001218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1f8c8 (_7.ptx:661) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f8 (_7.ptx:667) l0x00001240: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1fce0 (_7.ptx:797) @$p3.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd20 (_7.ptx:805) l0x00001668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1fdd0 (_7.ptx:830) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe10 (_7.ptx:839) l0x00001758: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1fec0 (_7.ptx:864) @$p1.eq bra l0x00001848;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff00 (_7.ptx:873) l0x00001848: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1ffb0 (_7.ptx:898) @$p1.eq bra l0x00001938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fff0 (_7.ptx:907) l0x00001938: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x200a0 (_7.ptx:932) @$p1.eq bra l0x00001a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200e0 (_7.ptx:941) l0x00001a28: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x20100 (_7.ptx:945) @$p3.eq bra l0x00001aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (_7.ptx:963) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20158 (_7.ptx:959) bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (_7.ptx:963) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x20448 (_7.ptx:1053) @$p0.eq bra l0x00001fd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20690 (_7.ptx:1126) l0x00001fd8: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x20758 (_7.ptx:1151) @$p2.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20798 (_7.ptx:1159) l0x000020e0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x20868 (_7.ptx:1185) @$p1.eq bra l0x000021f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208b0 (_7.ptx:1194) l0x000021f8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x20980 (_7.ptx:1220) @$p1.eq bra l0x00002310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209c8 (_7.ptx:1229) l0x00002310: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x20a98 (_7.ptx:1255) @$p1.eq bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ae0 (_7.ptx:1264) l0x00002428: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x20bb0 (_7.ptx:1290) @$p1.eq bra l0x00002540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf8 (_7.ptx:1299) l0x00002540: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20cd8 (_7.ptx:1327) @$p2.ne bra l0x000025e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ce0 (_7.ptx:1328) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20fd0 (_7.ptx:1431) @$p3.eq bra l0x00002950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21008 (_7.ptx:1439) l0x00002950: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x21018 (_7.ptx:1441) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x21050 (_7.ptx:1449) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x21088 (_7.ptx:1457) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x210c0 (_7.ptx:1465) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21128 (_7.ptx:1479) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21188 (_7.ptx:1491) @$p2.ne bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21190 (_7.ptx:1492) retp;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x211a8 (_7.ptx:1495) @$p3.ne bra l0x00004c78;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x211b8 (_7.ptx:1497) @$p0.eq bra l0x00003298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21270 (_7.ptx:1520) @$p3.eq bra l0x00002ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x21288 (_7.ptx:1523) @$p3.eq bra l0x00002bf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212c8 (_7.ptx:1531) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x212a8 (_7.ptx:1527) bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212c8 (_7.ptx:1531) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x212f8 (_7.ptx:1537) @$p3.eq bra l0x00002d30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x21340 (_7.ptx:1546) @$p3.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21398 (_7.ptx:1557) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x21370 (_7.ptx:1552) bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21398 (_7.ptx:1557) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x213e0 (_7.ptx:1568) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x213f8 (_7.ptx:1571) @$p2.eq bra l0x00002d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x21430 (_7.ptx:1578) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_7.ptx:1584) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x215a0 (_7.ptx:1630) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x215b8 (_7.ptx:1633) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (_7.ptx:1641) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x215d8 (_7.ptx:1637) bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (_7.ptx:1641) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x21628 (_7.ptx:1647) @$p3.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x21670 (_7.ptx:1656) @$p3.eq bra l0x00002ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216c8 (_7.ptx:1667) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x216a0 (_7.ptx:1662) bra l0x00003010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216c8 (_7.ptx:1667) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x21710 (_7.ptx:1678) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x21728 (_7.ptx:1681) @$p2.eq bra l0x000030b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x21760 (_7.ptx:1688) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (_7.ptx:1694) l0x000030d8: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x21948 (_7.ptx:1756) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (_7.ptx:1762) l0x000032c0: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x21998 (_7.ptx:1766) @$p3.eq bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22050 (_7.ptx:1998) l0x00003998: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x219b0 (_7.ptx:1769) @$p3.eq bra l0x00003320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219f0 (_7.ptx:1777) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x219d0 (_7.ptx:1773) bra l0x00003338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219f0 (_7.ptx:1777) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x21a20 (_7.ptx:1783) @$p3.eq bra l0x00003450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x21a60 (_7.ptx:1791) @$p2.eq bra l0x000033e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ab8 (_7.ptx:1802) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x21a90 (_7.ptx:1797) bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ab8 (_7.ptx:1802) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x21b00 (_7.ptx:1813) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x21b18 (_7.ptx:1816) @$p2.eq bra l0x000034a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x21b50 (_7.ptx:1823) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b80 (_7.ptx:1829) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x21cb8 (_7.ptx:1874) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22050 (_7.ptx:1998) l0x00003998: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x21cd0 (_7.ptx:1877) @$p3.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d10 (_7.ptx:1885) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x21cf0 (_7.ptx:1881) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d10 (_7.ptx:1885) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x21d40 (_7.ptx:1891) @$p3.eq bra l0x00003770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x21d80 (_7.ptx:1899) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd8 (_7.ptx:1910) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x21db0 (_7.ptx:1905) bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd8 (_7.ptx:1910) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x21e20 (_7.ptx:1921) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x21e38 (_7.ptx:1924) @$p2.eq bra l0x000037c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x21e70 (_7.ptx:1931) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ea0 (_7.ptx:1937) l0x000037e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x22108 (_7.ptx:2021) @$p3.eq bra l0x00003a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22148 (_7.ptx:2029) l0x00003a90: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x221f8 (_7.ptx:2054) @$p1.eq bra l0x00003b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22238 (_7.ptx:2063) l0x00003b80: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x222e8 (_7.ptx:2088) @$p1.eq bra l0x00003c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22328 (_7.ptx:2097) l0x00003c70: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x223d8 (_7.ptx:2122) @$p1.eq bra l0x00003d60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22418 (_7.ptx:2131) l0x00003d60: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x224c8 (_7.ptx:2156) @$p1.eq bra l0x00003e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22508 (_7.ptx:2165) l0x00003e50: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x22528 (_7.ptx:2169) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a0 (_7.ptx:2187) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x22580 (_7.ptx:2183) bra l0x00003ee8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a0 (_7.ptx:2187) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x22740 (_7.ptx:2242) @$p0.eq bra l0x00004180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22838 (_7.ptx:2276) l0x00004180: nop;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x22900 (_7.ptx:2301) @$p1.eq bra l0x00004288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22940 (_7.ptx:2309) l0x00004288: nop;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x22a10 (_7.ptx:2335) @$p2.eq bra l0x000043a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a58 (_7.ptx:2344) l0x000043a0: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x22b28 (_7.ptx:2370) @$p2.eq bra l0x000044b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b70 (_7.ptx:2379) l0x000044b8: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x22c40 (_7.ptx:2405) @$p2.eq bra l0x000045d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c88 (_7.ptx:2414) l0x000045d0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x22d58 (_7.ptx:2440) @$p2.eq bra l0x000046e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22da0 (_7.ptx:2449) l0x000046e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x22e78 (_7.ptx:2476) @$p1.ne bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e80 (_7.ptx:2477) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x23170 (_7.ptx:2580) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231a8 (_7.ptx:2588) l0x00004af0: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x231b8 (_7.ptx:2590) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x231f0 (_7.ptx:2598) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x23228 (_7.ptx:2606) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x23260 (_7.ptx:2614) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (_7.ptx:2628) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x23320 (_7.ptx:2639) @$p1.ne bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23328 (_7.ptx:2640) retp;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x23338 (_7.ptx:2642) @$p0.eq bra l0x00005430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x233f8 (_7.ptx:2666) @$p3.eq bra l0x00005080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x23410 (_7.ptx:2669) @$p3.eq bra l0x00004d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_7.ptx:2677) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x23430 (_7.ptx:2673) bra l0x00004d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_7.ptx:2677) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x23480 (_7.ptx:2683) @$p3.eq bra l0x00004eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x234c8 (_7.ptx:2692) @$p3.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23520 (_7.ptx:2703) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x234f8 (_7.ptx:2698) bra l0x00004e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23520 (_7.ptx:2703) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x23568 (_7.ptx:2714) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x23580 (_7.ptx:2717) @$p2.eq bra l0x00004f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x235b8 (_7.ptx:2724) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235e8 (_7.ptx:2730) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x23730 (_7.ptx:2777) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x23748 (_7.ptx:2780) @$p3.eq bra l0x000050b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23788 (_7.ptx:2788) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x23768 (_7.ptx:2784) bra l0x000050d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23788 (_7.ptx:2788) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x237b8 (_7.ptx:2794) @$p3.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x23800 (_7.ptx:2803) @$p3.eq bra l0x00005180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23858 (_7.ptx:2814) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x23830 (_7.ptx:2809) bra l0x000051a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23858 (_7.ptx:2814) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x238a0 (_7.ptx:2825) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x238b8 (_7.ptx:2828) @$p2.eq bra l0x00005240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x238f0 (_7.ptx:2835) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (_7.ptx:2841) l0x00005268: nop;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x23ae0 (_7.ptx:2904) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b18 (_7.ptx:2911) l0x00005460: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x23b38 (_7.ptx:2915) @$p3.eq bra l0x000057a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241f0 (_7.ptx:3147) l0x00005b38: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x23b50 (_7.ptx:2918) @$p3.eq bra l0x000054c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b90 (_7.ptx:2926) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x23b70 (_7.ptx:2922) bra l0x000054d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b90 (_7.ptx:2926) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x23bc0 (_7.ptx:2932) @$p3.eq bra l0x000055f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x23c00 (_7.ptx:2940) @$p2.eq bra l0x00005580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c58 (_7.ptx:2951) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x23c30 (_7.ptx:2946) bra l0x000055a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c58 (_7.ptx:2951) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x23ca0 (_7.ptx:2962) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x23cb8 (_7.ptx:2965) @$p2.eq bra l0x00005640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x23cf0 (_7.ptx:2972) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d20 (_7.ptx:2978) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x23e58 (_7.ptx:3023) bra l0x00005b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241f0 (_7.ptx:3147) l0x00005b38: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x23e70 (_7.ptx:3026) @$p3.eq bra l0x000057e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23eb0 (_7.ptx:3034) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x23e90 (_7.ptx:3030) bra l0x000057f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23eb0 (_7.ptx:3034) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x23ee0 (_7.ptx:3040) @$p3.eq bra l0x00005910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x23f20 (_7.ptx:3048) @$p2.eq bra l0x000058a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f78 (_7.ptx:3059) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x23f50 (_7.ptx:3054) bra l0x000058c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f78 (_7.ptx:3059) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x23fc0 (_7.ptx:3070) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x23fd8 (_7.ptx:3073) @$p2.eq bra l0x00005960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x24010 (_7.ptx:3080) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24040 (_7.ptx:3086) l0x00005988: nop;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x242a8 (_7.ptx:3170) @$p3.eq bra l0x00005c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x242e8 (_7.ptx:3178) l0x00005c30: nop;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x24398 (_7.ptx:3203) @$p1.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243d8 (_7.ptx:3212) l0x00005d20: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x24488 (_7.ptx:3237) @$p1.eq bra l0x00005e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x244c8 (_7.ptx:3246) l0x00005e10: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x24578 (_7.ptx:3271) @$p1.eq bra l0x00005f00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b8 (_7.ptx:3280) l0x00005f00: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x24668 (_7.ptx:3305) @$p1.eq bra l0x00005ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246a8 (_7.ptx:3314) l0x00005ff0: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x246c8 (_7.ptx:3318) @$p3.eq bra l0x00006050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24718 (_7.ptx:3329) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x24700 (_7.ptx:3326) bra l0x00006060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24718 (_7.ptx:3329) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x248c0 (_7.ptx:3385) @$p0.eq bra l0x00006308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x249c0 (_7.ptx:3420) l0x00006308: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x24a78 (_7.ptx:3443) @$p1.eq bra l0x00006400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ab8 (_7.ptx:3451) l0x00006400: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x24b88 (_7.ptx:3477) @$p2.eq bra l0x00006518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24bd0 (_7.ptx:3486) l0x00006518: nop;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x24ca0 (_7.ptx:3512) @$p2.eq bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ce8 (_7.ptx:3521) l0x00006630: nop;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x24db8 (_7.ptx:3547) @$p2.eq bra l0x00006748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e00 (_7.ptx:3556) l0x00006748: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x24ed0 (_7.ptx:3582) @$p2.eq bra l0x00006860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f18 (_7.ptx:3591) l0x00006860: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x25000 (_7.ptx:3620) @$p3.ne bra l0x00006908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25008 (_7.ptx:3621) add.u32 $ofs2, $ofs1, 0x00000090;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x25420 (_7.ptx:3762) @$p3.ne bra l0x00006120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25428 (_7.ptx:3763) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x255e0 (_7.ptx:3841) @$p3.ne bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x255f8 (_7.ptx:3844) @$p0.eq bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x256b0 (_7.ptx:3867) @$p3.eq bra l0x000006b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x256c8 (_7.ptx:3870) @$p3.eq bra l0x000002b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25708 (_7.ptx:3878) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x256e8 (_7.ptx:3874) bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25708 (_7.ptx:3878) l0x000002d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x25738 (_7.ptx:3884) @$p3.eq bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x25780 (_7.ptx:3893) @$p3.eq bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x257d8 (_7.ptx:3904) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x257b0 (_7.ptx:3899) bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x257d8 (_7.ptx:3904) l0x000003a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x25820 (_7.ptx:3915) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x25838 (_7.ptx:3918) @$p2.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x25870 (_7.ptx:3925) bra l0x00000468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (_7.ptx:3931) l0x00000468: shr.s32 $r4, $r8, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x25ae0 (_7.ptx:4009) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x25af8 (_7.ptx:4012) @$p3.eq bra l0x000006e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b38 (_7.ptx:4020) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x25b18 (_7.ptx:4016) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b38 (_7.ptx:4020) l0x00000700: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x25b68 (_7.ptx:4026) @$p3.eq bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x25bb0 (_7.ptx:4035) @$p3.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c08 (_7.ptx:4046) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x25be0 (_7.ptx:4041) bra l0x000007d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c08 (_7.ptx:4046) l0x000007d0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x25c50 (_7.ptx:4057) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25c68 (_7.ptx:4060) @$p2.eq bra l0x00000870;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25ca0 (_7.ptx:4067) bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (_7.ptx:4073) l0x00000898: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x26010 (_7.ptx:4182) bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26048 (_7.ptx:4189) l0x00000c10: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x26068 (_7.ptx:4193) @$p3.eq bra l0x00001058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269a8 (_7.ptx:4503) l0x00001570: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x26080 (_7.ptx:4196) @$p3.eq bra l0x00000c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260c0 (_7.ptx:4204) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x260a0 (_7.ptx:4200) bra l0x00000c88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260c0 (_7.ptx:4204) l0x00000c88: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x260f0 (_7.ptx:4210) @$p3.eq bra l0x00000da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26138 (_7.ptx:4219) @$p2.eq bra l0x00000d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26190 (_7.ptx:4230) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x26168 (_7.ptx:4225) bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26190 (_7.ptx:4230) l0x00000d58: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x261d8 (_7.ptx:4241) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x261f0 (_7.ptx:4244) @$p2.eq bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x26228 (_7.ptx:4251) bra l0x00000e20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26258 (_7.ptx:4257) l0x00000e20: shr.s32 $r6, $r8, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x26488 (_7.ptx:4332) bra l0x00001570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269a8 (_7.ptx:4503) l0x00001570: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x264a0 (_7.ptx:4335) @$p3.eq bra l0x00001090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264e0 (_7.ptx:4343) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x264c0 (_7.ptx:4339) bra l0x000010a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264e0 (_7.ptx:4343) l0x000010a8: shr.s32 $r7, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x26510 (_7.ptx:4349) @$p3.eq bra l0x000011c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x26558 (_7.ptx:4358) @$p2.eq bra l0x00001158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265b0 (_7.ptx:4369) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x26588 (_7.ptx:4364) bra l0x00001178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265b0 (_7.ptx:4369) l0x00001178: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x265f8 (_7.ptx:4380) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x26610 (_7.ptx:4383) @$p2.eq bra l0x00001218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x26648 (_7.ptx:4390) bra l0x00001240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26678 (_7.ptx:4396) l0x00001240: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x26a60 (_7.ptx:4526) @$p3.eq bra l0x00001668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26aa0 (_7.ptx:4534) l0x00001668: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x26b50 (_7.ptx:4559) @$p1.eq bra l0x00001758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b90 (_7.ptx:4568) l0x00001758: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x26c40 (_7.ptx:4593) @$p1.eq bra l0x00001848;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c80 (_7.ptx:4602) l0x00001848: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x26d30 (_7.ptx:4627) @$p1.eq bra l0x00001938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d70 (_7.ptx:4636) l0x00001938: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x26e20 (_7.ptx:4661) @$p1.eq bra l0x00001a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e60 (_7.ptx:4670) l0x00001a28: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x26e80 (_7.ptx:4674) @$p3.eq bra l0x00001aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ef8 (_7.ptx:4692) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x26ed8 (_7.ptx:4688) bra l0x00001ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ef8 (_7.ptx:4692) l0x00001ac0: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x271c8 (_7.ptx:4782) @$p0.eq bra l0x00001fd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27410 (_7.ptx:4855) l0x00001fd8: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x274d8 (_7.ptx:4880) @$p2.eq bra l0x000020e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27518 (_7.ptx:4888) l0x000020e0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x275e8 (_7.ptx:4914) @$p1.eq bra l0x000021f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27630 (_7.ptx:4923) l0x000021f8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x27700 (_7.ptx:4949) @$p1.eq bra l0x00002310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27748 (_7.ptx:4958) l0x00002310: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x27818 (_7.ptx:4984) @$p1.eq bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27860 (_7.ptx:4993) l0x00002428: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x27930 (_7.ptx:5019) @$p1.eq bra l0x00002540;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27978 (_7.ptx:5028) l0x00002540: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x27a58 (_7.ptx:5056) @$p2.ne bra l0x000025e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a60 (_7.ptx:5057) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x27d50 (_7.ptx:5160) @$p3.eq bra l0x00002950;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (_7.ptx:5168) l0x00002950: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x27d98 (_7.ptx:5170) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x27dd0 (_7.ptx:5178) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x27e08 (_7.ptx:5186) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x27e40 (_7.ptx:5194) @$p2.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ea8 (_7.ptx:5208) l0x00002a70: ld.local.u32 $r13, [0x0010];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27f08 (_7.ptx:5220) @$p2.ne bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f10 (_7.ptx:5221) retp;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x27f28 (_7.ptx:5224) @$p3.ne bra l0x00004c78;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x27f38 (_7.ptx:5226) @$p0.eq bra l0x00003298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x27ff0 (_7.ptx:5249) @$p3.eq bra l0x00002ef0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x28008 (_7.ptx:5252) @$p3.eq bra l0x00002bf8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28048 (_7.ptx:5260) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x28028 (_7.ptx:5256) bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28048 (_7.ptx:5260) l0x00002c10: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x28078 (_7.ptx:5266) @$p3.eq bra l0x00002d30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x280c0 (_7.ptx:5275) @$p3.eq bra l0x00002cc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28118 (_7.ptx:5286) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x280f0 (_7.ptx:5281) bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28118 (_7.ptx:5286) l0x00002ce0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x28160 (_7.ptx:5297) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x28178 (_7.ptx:5300) @$p2.eq bra l0x00002d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x281b0 (_7.ptx:5307) bra l0x00002da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e0 (_7.ptx:5313) l0x00002da8: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x28320 (_7.ptx:5359) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x28338 (_7.ptx:5362) @$p3.eq bra l0x00002f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28378 (_7.ptx:5370) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28358 (_7.ptx:5366) bra l0x00002f40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28378 (_7.ptx:5370) l0x00002f40: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x283a8 (_7.ptx:5376) @$p3.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x283f0 (_7.ptx:5385) @$p3.eq bra l0x00002ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28448 (_7.ptx:5396) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x28420 (_7.ptx:5391) bra l0x00003010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28448 (_7.ptx:5396) l0x00003010: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x28490 (_7.ptx:5407) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x284a8 (_7.ptx:5410) @$p2.eq bra l0x000030b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x284e0 (_7.ptx:5417) bra l0x000030d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28510 (_7.ptx:5423) l0x000030d8: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x286c8 (_7.ptx:5485) bra l0x000032c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286f8 (_7.ptx:5491) l0x000032c0: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x28718 (_7.ptx:5495) @$p3.eq bra l0x00003608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28dd0 (_7.ptx:5727) l0x00003998: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x28730 (_7.ptx:5498) @$p3.eq bra l0x00003320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28770 (_7.ptx:5506) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x28750 (_7.ptx:5502) bra l0x00003338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28770 (_7.ptx:5506) l0x00003338: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x287a0 (_7.ptx:5512) @$p3.eq bra l0x00003450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x287e0 (_7.ptx:5520) @$p2.eq bra l0x000033e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28838 (_7.ptx:5531) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x28810 (_7.ptx:5526) bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28838 (_7.ptx:5531) l0x00003400: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x28880 (_7.ptx:5542) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x28898 (_7.ptx:5545) @$p2.eq bra l0x000034a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x288d0 (_7.ptx:5552) bra l0x000034c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28900 (_7.ptx:5558) l0x000034c8: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x28a38 (_7.ptx:5603) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28dd0 (_7.ptx:5727) l0x00003998: nop;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x28a50 (_7.ptx:5606) @$p3.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a90 (_7.ptx:5614) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x28a70 (_7.ptx:5610) bra l0x00003658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a90 (_7.ptx:5614) l0x00003658: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x28ac0 (_7.ptx:5620) @$p3.eq bra l0x00003770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x28b00 (_7.ptx:5628) @$p2.eq bra l0x00003700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b58 (_7.ptx:5639) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x28b30 (_7.ptx:5634) bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b58 (_7.ptx:5639) l0x00003720: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x28ba0 (_7.ptx:5650) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x28bb8 (_7.ptx:5653) @$p2.eq bra l0x000037c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x28bf0 (_7.ptx:5660) bra l0x000037e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c20 (_7.ptx:5666) l0x000037e8: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x28e88 (_7.ptx:5750) @$p3.eq bra l0x00003a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ec8 (_7.ptx:5758) l0x00003a90: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x28f78 (_7.ptx:5783) @$p1.eq bra l0x00003b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28fb8 (_7.ptx:5792) l0x00003b80: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x29068 (_7.ptx:5817) @$p1.eq bra l0x00003c70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a8 (_7.ptx:5826) l0x00003c70: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x29158 (_7.ptx:5851) @$p1.eq bra l0x00003d60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29198 (_7.ptx:5860) l0x00003d60: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x29248 (_7.ptx:5885) @$p1.eq bra l0x00003e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29288 (_7.ptx:5894) l0x00003e50: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x292a8 (_7.ptx:5898) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29320 (_7.ptx:5916) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x29300 (_7.ptx:5912) bra l0x00003ee8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29320 (_7.ptx:5916) l0x00003ee8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x294c0 (_7.ptx:5971) @$p0.eq bra l0x00004180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x295b8 (_7.ptx:6005) l0x00004180: nop;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x29680 (_7.ptx:6030) @$p1.eq bra l0x00004288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296c0 (_7.ptx:6038) l0x00004288: nop;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x29790 (_7.ptx:6064) @$p2.eq bra l0x000043a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297d8 (_7.ptx:6073) l0x000043a0: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x298a8 (_7.ptx:6099) @$p2.eq bra l0x000044b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298f0 (_7.ptx:6108) l0x000044b8: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x299c0 (_7.ptx:6134) @$p2.eq bra l0x000045d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a08 (_7.ptx:6143) l0x000045d0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x29ad8 (_7.ptx:6169) @$p2.eq bra l0x000046e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b20 (_7.ptx:6178) l0x000046e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x29bf8 (_7.ptx:6205) @$p1.ne bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c00 (_7.ptx:6206) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x29ef0 (_7.ptx:6309) @$p3.eq bra l0x00004af0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f28 (_7.ptx:6317) l0x00004af0: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x29f38 (_7.ptx:6319) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x29f70 (_7.ptx:6327) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x29fa8 (_7.ptx:6335) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x29fe0 (_7.ptx:6343) @$p1.eq bra l0x00004c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (_7.ptx:6357) l0x00004c10: ld.local.u32 $r10, [0x0014];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2a0a0 (_7.ptx:6368) @$p1.ne bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0a8 (_7.ptx:6369) retp;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x2a0b8 (_7.ptx:6371) @$p0.eq bra l0x00005430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2a178 (_7.ptx:6395) @$p3.eq bra l0x00005080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2a190 (_7.ptx:6398) @$p3.eq bra l0x00004d80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a1d0 (_7.ptx:6406) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2a1b0 (_7.ptx:6402) bra l0x00004d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a1d0 (_7.ptx:6406) l0x00004d98: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2a200 (_7.ptx:6412) @$p3.eq bra l0x00004eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2a248 (_7.ptx:6421) @$p3.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2a0 (_7.ptx:6432) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2a278 (_7.ptx:6427) bra l0x00004e68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2a0 (_7.ptx:6432) l0x00004e68: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2a2e8 (_7.ptx:6443) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2a300 (_7.ptx:6446) @$p2.eq bra l0x00004f08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2a338 (_7.ptx:6453) bra l0x00004f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a368 (_7.ptx:6459) l0x00004f30: shr.s32 $r5, $r8, 0x0000001f;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2a4b0 (_7.ptx:6506) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2a4c8 (_7.ptx:6509) @$p3.eq bra l0x000050b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a508 (_7.ptx:6517) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2a4e8 (_7.ptx:6513) bra l0x000050d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a508 (_7.ptx:6517) l0x000050d0: shr.s32 $r1, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2a538 (_7.ptx:6523) @$p3.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2a580 (_7.ptx:6532) @$p3.eq bra l0x00005180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d8 (_7.ptx:6543) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2a5b0 (_7.ptx:6538) bra l0x000051a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d8 (_7.ptx:6543) l0x000051a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2a620 (_7.ptx:6554) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x2a638 (_7.ptx:6557) @$p2.eq bra l0x00005240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x2a670 (_7.ptx:6564) bra l0x00005268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a0 (_7.ptx:6570) l0x00005268: nop;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x2a860 (_7.ptx:6633) bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a898 (_7.ptx:6640) l0x00005460: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x2a8b8 (_7.ptx:6644) @$p3.eq bra l0x000057a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af70 (_7.ptx:6876) l0x00005b38: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x2a8d0 (_7.ptx:6647) @$p3.eq bra l0x000054c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a910 (_7.ptx:6655) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x2a8f0 (_7.ptx:6651) bra l0x000054d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a910 (_7.ptx:6655) l0x000054d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x2a940 (_7.ptx:6661) @$p3.eq bra l0x000055f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x2a980 (_7.ptx:6669) @$p2.eq bra l0x00005580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9d8 (_7.ptx:6680) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x2a9b0 (_7.ptx:6675) bra l0x000055a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9d8 (_7.ptx:6680) l0x000055a0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x2aa20 (_7.ptx:6691) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x2aa38 (_7.ptx:6694) @$p2.eq bra l0x00005640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x2aa70 (_7.ptx:6701) bra l0x00005668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaa0 (_7.ptx:6707) l0x00005668: shr.s32 $r3, $r8, 0x0000001f;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x2abd8 (_7.ptx:6752) bra l0x00005b38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af70 (_7.ptx:6876) l0x00005b38: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x2abf0 (_7.ptx:6755) @$p3.eq bra l0x000057e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac30 (_7.ptx:6763) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x2ac10 (_7.ptx:6759) bra l0x000057f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac30 (_7.ptx:6763) l0x000057f8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x2ac60 (_7.ptx:6769) @$p3.eq bra l0x00005910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x2aca0 (_7.ptx:6777) @$p2.eq bra l0x000058a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acf8 (_7.ptx:6788) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x2acd0 (_7.ptx:6783) bra l0x000058c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acf8 (_7.ptx:6788) l0x000058c0: mov.half.u32 $r3, s[0x0024];
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x2ad40 (_7.ptx:6799) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x2ad58 (_7.ptx:6802) @$p2.eq bra l0x00005960;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x2ad90 (_7.ptx:6809) bra l0x00005988;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2adc0 (_7.ptx:6815) l0x00005988: nop;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x2b028 (_7.ptx:6899) @$p3.eq bra l0x00005c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b068 (_7.ptx:6907) l0x00005c30: nop;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x2b118 (_7.ptx:6932) @$p1.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b158 (_7.ptx:6941) l0x00005d20: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x2b208 (_7.ptx:6966) @$p1.eq bra l0x00005e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b248 (_7.ptx:6975) l0x00005e10: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x2b2f8 (_7.ptx:7000) @$p1.eq bra l0x00005f00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b338 (_7.ptx:7009) l0x00005f00: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x2b3e8 (_7.ptx:7034) @$p1.eq bra l0x00005ff0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b428 (_7.ptx:7043) l0x00005ff0: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x2b448 (_7.ptx:7047) @$p3.eq bra l0x00006050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b498 (_7.ptx:7058) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x2b480 (_7.ptx:7055) bra l0x00006060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b498 (_7.ptx:7058) l0x00006060: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x2b640 (_7.ptx:7114) @$p0.eq bra l0x00006308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b740 (_7.ptx:7149) l0x00006308: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x2b7f8 (_7.ptx:7172) @$p1.eq bra l0x00006400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b838 (_7.ptx:7180) l0x00006400: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x2b908 (_7.ptx:7206) @$p2.eq bra l0x00006518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b950 (_7.ptx:7215) l0x00006518: nop;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x2ba20 (_7.ptx:7241) @$p2.eq bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba68 (_7.ptx:7250) l0x00006630: nop;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x2bb38 (_7.ptx:7276) @$p2.eq bra l0x00006748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb80 (_7.ptx:7285) l0x00006748: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x2bc50 (_7.ptx:7311) @$p2.eq bra l0x00006860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc98 (_7.ptx:7320) l0x00006860: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x2bd80 (_7.ptx:7349) @$p3.ne bra l0x00006908;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd88 (_7.ptx:7350) add.u32 $ofs2, $ofs1, 0x00000110;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x2c1a0 (_7.ptx:7491) @$p3.ne bra l0x00006120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c1a8 (_7.ptx:7492) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c3c8 (_7.ptx:7580) @$p3.ne bra l0x00002e20;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c3e0 (_7.ptx:7583) @$p0.eq bra l0x00000c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c498 (_7.ptx:7606) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c4b0 (_7.ptx:7609) @$p3.eq bra l0x00000320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c4f0 (_7.ptx:7617) l0x00000338: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c4d0 (_7.ptx:7613) bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c4f0 (_7.ptx:7617) l0x00000338: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c520 (_7.ptx:7623) @$p3.eq bra l0x00000458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c568 (_7.ptx:7632) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5c0 (_7.ptx:7643) l0x00000408: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c598 (_7.ptx:7638) bra l0x00000408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5c0 (_7.ptx:7643) l0x00000408: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c608 (_7.ptx:7654) bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c620 (_7.ptx:7657) @$p2.eq bra l0x000004a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2c658 (_7.ptx:7664) bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c688 (_7.ptx:7670) l0x000004d0: shr.s32 $r3, $r7, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c8c8 (_7.ptx:7748) bra l0x00000c78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2c8e0 (_7.ptx:7751) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c920 (_7.ptx:7759) l0x00000768: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2c900 (_7.ptx:7755) bra l0x00000768;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c920 (_7.ptx:7759) l0x00000768: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2c950 (_7.ptx:7765) @$p3.eq bra l0x00000888;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2c998 (_7.ptx:7774) @$p3.eq bra l0x00000818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9f0 (_7.ptx:7785) l0x00000838: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2c9c8 (_7.ptx:7780) bra l0x00000838;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9f0 (_7.ptx:7785) l0x00000838: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2ca38 (_7.ptx:7796) bra l0x00000900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2ca50 (_7.ptx:7799) @$p2.eq bra l0x000008d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2ca88 (_7.ptx:7806) bra l0x00000900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cab8 (_7.ptx:7812) l0x00000900: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2cdf8 (_7.ptx:7921) bra l0x00000c78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce30 (_7.ptx:7928) l0x00000c78: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2ce50 (_7.ptx:7932) @$p3.eq bra l0x000010c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d790 (_7.ptx:8242) l0x000015d8: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2ce68 (_7.ptx:7935) @$p3.eq bra l0x00000cd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cea8 (_7.ptx:7943) l0x00000cf0: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2ce88 (_7.ptx:7939) bra l0x00000cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cea8 (_7.ptx:7943) l0x00000cf0: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2ced8 (_7.ptx:7949) @$p3.eq bra l0x00000e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2cf20 (_7.ptx:7958) @$p2.eq bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf78 (_7.ptx:7969) l0x00000dc0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2cf50 (_7.ptx:7964) bra l0x00000dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf78 (_7.ptx:7969) l0x00000dc0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2cfc0 (_7.ptx:7980) bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2cfd8 (_7.ptx:7983) @$p2.eq bra l0x00000e60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2d010 (_7.ptx:7990) bra l0x00000e88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d040 (_7.ptx:7996) l0x00000e88: shr.s32 $r6, $r7, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2d270 (_7.ptx:8071) bra l0x000015d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d790 (_7.ptx:8242) l0x000015d8: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2d288 (_7.ptx:8074) @$p3.eq bra l0x000010f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2c8 (_7.ptx:8082) l0x00001110: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2d2a8 (_7.ptx:8078) bra l0x00001110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2c8 (_7.ptx:8082) l0x00001110: shr.s32 $r8, $r6, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2d2f8 (_7.ptx:8088) @$p3.eq bra l0x00001230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2d340 (_7.ptx:8097) @$p2.eq bra l0x000011c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d398 (_7.ptx:8108) l0x000011e0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2d370 (_7.ptx:8103) bra l0x000011e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d398 (_7.ptx:8108) l0x000011e0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2d3e0 (_7.ptx:8119) bra l0x000012a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2d3f8 (_7.ptx:8122) @$p2.eq bra l0x00001280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2d430 (_7.ptx:8129) bra l0x000012a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d460 (_7.ptx:8135) l0x000012a8: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2d840 (_7.ptx:8264) @$p3.eq bra l0x000016c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d880 (_7.ptx:8272) l0x000016c8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2d928 (_7.ptx:8296) @$p1.eq bra l0x000017b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d968 (_7.ptx:8305) l0x000017b0: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2da10 (_7.ptx:8329) @$p1.eq bra l0x00001898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da50 (_7.ptx:8338) l0x00001898: nop;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2daf8 (_7.ptx:8362) @$p1.eq bra l0x00001980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db38 (_7.ptx:8371) l0x00001980: nop;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2dbe0 (_7.ptx:8395) @$p1.eq bra l0x00001a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc20 (_7.ptx:8404) l0x00001a68: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2dc40 (_7.ptx:8408) @$p3.eq bra l0x00001ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dcb8 (_7.ptx:8426) l0x00001b00: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2dc98 (_7.ptx:8422) bra l0x00001b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dcb8 (_7.ptx:8426) l0x00001b00: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2e028 (_7.ptx:8536) @$p0.eq bra l0x00002178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e330 (_7.ptx:8633) l0x00002178: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2e418 (_7.ptx:8662) @$p2.eq bra l0x000022a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e458 (_7.ptx:8670) l0x000022a0: nop;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2e558 (_7.ptx:8702) @$p1.eq bra l0x000023e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5a0 (_7.ptx:8711) l0x000023e8: nop;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2e6a0 (_7.ptx:8743) @$p1.eq bra l0x00002530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e6e8 (_7.ptx:8752) l0x00002530: nop;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2e7e8 (_7.ptx:8784) @$p1.eq bra l0x00002678;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e830 (_7.ptx:8793) l0x00002678: nop;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2e930 (_7.ptx:8825) @$p1.eq bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e978 (_7.ptx:8834) l0x000027c0: nop;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2ea48 (_7.ptx:8860) @$p2.ne bra l0x00002850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ea50 (_7.ptx:8861) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2edb0 (_7.ptx:8982) @$p3.eq bra l0x00002c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ede8 (_7.ptx:8990) l0x00002c30: nop;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2edf8 (_7.ptx:8992) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2ee30 (_7.ptx:9000) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2ee68 (_7.ptx:9008) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2eea0 (_7.ptx:9016) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2eed8 (_7.ptx:9024) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2ef10 (_7.ptx:9032) @$p2.eq bra l0x00002dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ef78 (_7.ptx:9046) l0x00002dc0: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2efc8 (_7.ptx:9056) @$p2.ne bra l0x00001ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2efd0 (_7.ptx:9057) retp;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2efe8 (_7.ptx:9060) @$p3.ne bra l0x000051d8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2eff8 (_7.ptx:9062) @$p0.eq bra l0x000035d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2f0b0 (_7.ptx:9085) @$p3.eq bra l0x00003230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2f0c8 (_7.ptx:9088) @$p3.eq bra l0x00002f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f108 (_7.ptx:9096) l0x00002f50: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2f0e8 (_7.ptx:9092) bra l0x00002f50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f108 (_7.ptx:9096) l0x00002f50: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2f138 (_7.ptx:9102) @$p3.eq bra l0x00003070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2f180 (_7.ptx:9111) @$p3.eq bra l0x00003000;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f1d8 (_7.ptx:9122) l0x00003020: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2f1b0 (_7.ptx:9117) bra l0x00003020;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f1d8 (_7.ptx:9122) l0x00003020: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2f220 (_7.ptx:9133) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2f238 (_7.ptx:9136) @$p2.eq bra l0x000030c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2f270 (_7.ptx:9143) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f2a0 (_7.ptx:9149) l0x000030e8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2f3e0 (_7.ptx:9195) bra l0x00003600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f3f8 (_7.ptx:9198) @$p3.eq bra l0x00003268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f438 (_7.ptx:9206) l0x00003280: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2f418 (_7.ptx:9202) bra l0x00003280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f438 (_7.ptx:9206) l0x00003280: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2f468 (_7.ptx:9212) @$p3.eq bra l0x000033a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2f4b0 (_7.ptx:9221) @$p3.eq bra l0x00003330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f508 (_7.ptx:9232) l0x00003350: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2f4e0 (_7.ptx:9227) bra l0x00003350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f508 (_7.ptx:9232) l0x00003350: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2f550 (_7.ptx:9243) bra l0x00003418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2f568 (_7.ptx:9246) @$p2.eq bra l0x000033f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2f5a0 (_7.ptx:9253) bra l0x00003418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f5d0 (_7.ptx:9259) l0x00003418: nop;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2f788 (_7.ptx:9321) bra l0x00003600;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f7b8 (_7.ptx:9327) l0x00003600: nop;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f7d8 (_7.ptx:9331) @$p3.eq bra l0x00003948;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe90 (_7.ptx:9563) l0x00003cd8: nop;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f7f0 (_7.ptx:9334) @$p3.eq bra l0x00003660;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f830 (_7.ptx:9342) l0x00003678: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f810 (_7.ptx:9338) bra l0x00003678;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f830 (_7.ptx:9342) l0x00003678: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f860 (_7.ptx:9348) @$p3.eq bra l0x00003790;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2f8a0 (_7.ptx:9356) @$p2.eq bra l0x00003720;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8f8 (_7.ptx:9367) l0x00003740: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x2f8d0 (_7.ptx:9362) bra l0x00003740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8f8 (_7.ptx:9367) l0x00003740: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x2f940 (_7.ptx:9378) bra l0x00003808;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x2f958 (_7.ptx:9381) @$p2.eq bra l0x000037e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x2f990 (_7.ptx:9388) bra l0x00003808;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f9c0 (_7.ptx:9394) l0x00003808: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2faf8 (_7.ptx:9439) bra l0x00003cd8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe90 (_7.ptx:9563) l0x00003cd8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x2fb10 (_7.ptx:9442) @$p3.eq bra l0x00003980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb50 (_7.ptx:9450) l0x00003998: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x2fb30 (_7.ptx:9446) bra l0x00003998;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb50 (_7.ptx:9450) l0x00003998: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x2fb80 (_7.ptx:9456) @$p3.eq bra l0x00003ab0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x2fbc0 (_7.ptx:9464) @$p2.eq bra l0x00003a40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc18 (_7.ptx:9475) l0x00003a60: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x2fbf0 (_7.ptx:9470) bra l0x00003a60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc18 (_7.ptx:9475) l0x00003a60: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2fc60 (_7.ptx:9486) bra l0x00003b28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x2fc78 (_7.ptx:9489) @$p2.eq bra l0x00003b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x2fcb0 (_7.ptx:9496) bra l0x00003b28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fce0 (_7.ptx:9502) l0x00003b28: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2ff40 (_7.ptx:9585) @$p3.eq bra l0x00003dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff80 (_7.ptx:9593) l0x00003dc8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x30028 (_7.ptx:9617) @$p1.eq bra l0x00003eb0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30068 (_7.ptx:9626) l0x00003eb0: nop;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x30110 (_7.ptx:9650) @$p1.eq bra l0x00003f98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30150 (_7.ptx:9659) l0x00003f98: nop;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x301f8 (_7.ptx:9683) @$p1.eq bra l0x00004080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30238 (_7.ptx:9692) l0x00004080: nop;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x302e0 (_7.ptx:9716) @$p1.eq bra l0x00004168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30320 (_7.ptx:9725) l0x00004168: nop;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x30340 (_7.ptx:9729) @$p3.eq bra l0x000041e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x303b8 (_7.ptx:9747) l0x00004200: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x30398 (_7.ptx:9743) bra l0x00004200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x303b8 (_7.ptx:9747) l0x00004200: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x30598 (_7.ptx:9810) @$p0.eq bra l0x00004530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x306e8 (_7.ptx:9856) l0x00004530: nop;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x307d0 (_7.ptx:9885) @$p2.eq bra l0x00004658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30810 (_7.ptx:9893) l0x00004658: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x30910 (_7.ptx:9925) @$p1.eq bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30958 (_7.ptx:9934) l0x000047a0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x30a58 (_7.ptx:9966) @$p1.eq bra l0x000048e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30aa0 (_7.ptx:9975) l0x000048e8: nop;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x30ba0 (_7.ptx:10007) @$p1.eq bra l0x00004a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30be8 (_7.ptx:10016) l0x00004a30: nop;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x30ce8 (_7.ptx:10048) @$p1.eq bra l0x00004b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d30 (_7.ptx:10057) l0x00004b78: nop;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x30e00 (_7.ptx:10083) @$p2.ne bra l0x00004c08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e08 (_7.ptx:10084) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x31168 (_7.ptx:10205) @$p3.eq bra l0x00004fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x311a0 (_7.ptx:10213) l0x00004fe8: nop;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x311b0 (_7.ptx:10215) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x311e8 (_7.ptx:10223) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x31220 (_7.ptx:10231) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x31258 (_7.ptx:10239) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x31290 (_7.ptx:10247) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x312c8 (_7.ptx:10255) @$p2.eq bra l0x00005178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31330 (_7.ptx:10269) l0x00005178: mov.u32 s[$ofs1+0x0000], $r2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x31380 (_7.ptx:10279) @$p2.ne bra l0x000042b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31388 (_7.ptx:10280) retp;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x31398 (_7.ptx:10282) @$p0.eq bra l0x00005978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x31450 (_7.ptx:10305) @$p3.eq bra l0x000055d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x31468 (_7.ptx:10308) @$p3.eq bra l0x000052d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x314a8 (_7.ptx:10316) l0x000052f0: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x31488 (_7.ptx:10312) bra l0x000052f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x314a8 (_7.ptx:10316) l0x000052f0: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x314d8 (_7.ptx:10322) @$p3.eq bra l0x00005410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x31520 (_7.ptx:10331) @$p3.eq bra l0x000053a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31578 (_7.ptx:10342) l0x000053c0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x31550 (_7.ptx:10337) bra l0x000053c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31578 (_7.ptx:10342) l0x000053c0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x315c0 (_7.ptx:10353) bra l0x00005488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x315d8 (_7.ptx:10356) @$p2.eq bra l0x00005460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x31610 (_7.ptx:10363) bra l0x00005488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31640 (_7.ptx:10369) l0x00005488: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x31780 (_7.ptx:10415) bra l0x000059a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x31798 (_7.ptx:10418) @$p3.eq bra l0x00005608;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x317d8 (_7.ptx:10426) l0x00005620: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x317b8 (_7.ptx:10422) bra l0x00005620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x317d8 (_7.ptx:10426) l0x00005620: shr.s32 $r0, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x31808 (_7.ptx:10432) @$p3.eq bra l0x00005740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x31850 (_7.ptx:10441) @$p3.eq bra l0x000056d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318a8 (_7.ptx:10452) l0x000056f0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x31880 (_7.ptx:10447) bra l0x000056f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318a8 (_7.ptx:10452) l0x000056f0: mov.half.u32 $r0, s[0x0024];
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x318f0 (_7.ptx:10463) bra l0x000057b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x31908 (_7.ptx:10466) @$p2.eq bra l0x00005790;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x31940 (_7.ptx:10473) bra l0x000057b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31970 (_7.ptx:10479) l0x000057b8: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x31b28 (_7.ptx:10541) bra l0x000059a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b58 (_7.ptx:10547) l0x000059a0: nop;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x31b78 (_7.ptx:10551) @$p3.eq bra l0x00005ce8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32230 (_7.ptx:10783) l0x00006078: nop;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x31b90 (_7.ptx:10554) @$p3.eq bra l0x00005a00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31bd0 (_7.ptx:10562) l0x00005a18: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x31bb0 (_7.ptx:10558) bra l0x00005a18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31bd0 (_7.ptx:10562) l0x00005a18: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x31c00 (_7.ptx:10568) @$p3.eq bra l0x00005b30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x31c40 (_7.ptx:10576) @$p2.eq bra l0x00005ac0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c98 (_7.ptx:10587) l0x00005ae0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x31c70 (_7.ptx:10582) bra l0x00005ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c98 (_7.ptx:10587) l0x00005ae0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x31ce0 (_7.ptx:10598) bra l0x00005ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x31cf8 (_7.ptx:10601) @$p2.eq bra l0x00005b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x31d30 (_7.ptx:10608) bra l0x00005ba8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31d60 (_7.ptx:10614) l0x00005ba8: shr.s32 $r4, $r7, 0x0000001f;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x31e98 (_7.ptx:10659) bra l0x00006078;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32230 (_7.ptx:10783) l0x00006078: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x31eb0 (_7.ptx:10662) @$p3.eq bra l0x00005d20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31ef0 (_7.ptx:10670) l0x00005d38: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x31ed0 (_7.ptx:10666) bra l0x00005d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31ef0 (_7.ptx:10670) l0x00005d38: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x31f20 (_7.ptx:10676) @$p3.eq bra l0x00005e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x31f60 (_7.ptx:10684) @$p2.eq bra l0x00005de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31fb8 (_7.ptx:10695) l0x00005e00: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x31f90 (_7.ptx:10690) bra l0x00005e00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31fb8 (_7.ptx:10695) l0x00005e00: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x32000 (_7.ptx:10706) bra l0x00005ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x32018 (_7.ptx:10709) @$p2.eq bra l0x00005ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x32050 (_7.ptx:10716) bra l0x00005ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32080 (_7.ptx:10722) l0x00005ec8: nop;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x322e0 (_7.ptx:10805) @$p3.eq bra l0x00006168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32320 (_7.ptx:10813) l0x00006168: nop;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x323c8 (_7.ptx:10837) @$p1.eq bra l0x00006250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32408 (_7.ptx:10846) l0x00006250: nop;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x324b0 (_7.ptx:10870) @$p1.eq bra l0x00006338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x324f0 (_7.ptx:10879) l0x00006338: nop;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x32598 (_7.ptx:10903) @$p1.eq bra l0x00006420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x325d8 (_7.ptx:10912) l0x00006420: nop;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x32680 (_7.ptx:10936) @$p1.eq bra l0x00006508;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x326c0 (_7.ptx:10945) l0x00006508: nop;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x326e0 (_7.ptx:10949) @$p3.eq bra l0x00006568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32730 (_7.ptx:10960) l0x00006578: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x32718 (_7.ptx:10957) bra l0x00006578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32730 (_7.ptx:10960) l0x00006578: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x32920 (_7.ptx:11025) @$p0.eq bra l0x000068b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32a70 (_7.ptx:11071) l0x000068b8: nop;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x32b50 (_7.ptx:11099) @$p1.eq bra l0x000069d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b90 (_7.ptx:11107) l0x000069d8: nop;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x32c90 (_7.ptx:11139) @$p2.eq bra l0x00006b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32cd8 (_7.ptx:11148) l0x00006b20: nop;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x32dd8 (_7.ptx:11180) @$p2.eq bra l0x00006c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32e20 (_7.ptx:11189) l0x00006c68: nop;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x32f20 (_7.ptx:11221) @$p2.eq bra l0x00006db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f68 (_7.ptx:11230) l0x00006db0: nop;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x33068 (_7.ptx:11262) @$p2.eq bra l0x00006ef8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330b0 (_7.ptx:11271) l0x00006ef8: nop;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x33180 (_7.ptx:11297) @$p3.ne bra l0x00006f88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33188 (_7.ptx:11298) add.u32 $ofs2, $ofs1, 0x00000190;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x33690 (_7.ptx:11464) @$p3.ne bra l0x00006630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33698 (_7.ptx:11465) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
Adding _cuobjdump_7.ptx with cubin handle 7
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oX8q9c"
Running: cat _ptx_oX8q9c | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_v35iEL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_v35iEL --output-file  /dev/null 2> _ptx_oX8q9cinfo"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi64ELi6EEEvPKfPfiii' : regs=39, lmem=0, smem=3760, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii' : regs=39, lmem=0, smem=7088, cmem=76
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii' : regs=40, lmem=0, smem=12048, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oX8q9c _ptx2_v35iEL _ptx_oX8q9cinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi128ELi6EEEvPKfPfiii : hostFun 0x0x406440, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt97KernelILi192ELi8EEEvPKfPfiii : hostFun 0x0x406430, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 8, filename=dwt_cuda/rdwt53.cu
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii : hostFun 0x0x406b70, fat_cubin_handle = 8
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_8.elf
()







Finished parsing .elf file _cuobjdump_8.elf
Parsing .ptx file _cuobjdump_8.ptx
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
GPGPU-Sim: Warning: .maxnctapersm ignored. 
Finished parsing .ptx file _cuobjdump_8.ptx
Parsing .sass file _cuobjdump_8.sass
Finished parsing .sass file _cuobjdump_8.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_8.ptx _cuobjdump_8.sass _cuobjdump_8.elf _ptxplus_9Hsq2o
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii" from 0x1a0 to 0x1c0 (global memory space) 14
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii" from 0x200 to 0x224 (global memory space) 15
GPGPU-Sim PTX: allocating constant region for "constant1_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii" from 0x280 to 0x2a4 (global memory space) 16
GPGPU-Sim PTX: allocating stack frame region for .local "l1" from 0x0 to 0x0
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33848 (_8.ptx:100) @$p3.ne bra l0x00002238;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33860 (_8.ptx:103) @$p0.eq bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33918 (_8.ptx:126) @$p3.eq bra l0x000005e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x33930 (_8.ptx:129) @$p3.eq bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33970 (_8.ptx:137) l0x000002c8: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x33950 (_8.ptx:133) bra l0x000002c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33970 (_8.ptx:137) l0x000002c8: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x339a0 (_8.ptx:143) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x339e8 (_8.ptx:152) @$p3.eq bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a40 (_8.ptx:163) l0x00000398: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x33a18 (_8.ptx:158) bra l0x00000398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a40 (_8.ptx:163) l0x00000398: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x33a88 (_8.ptx:174) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x33aa0 (_8.ptx:177) @$p1.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x33ad8 (_8.ptx:184) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b08 (_8.ptx:190) l0x00000460: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x33c80 (_8.ptx:243) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x33c98 (_8.ptx:246) @$p3.eq bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33cd8 (_8.ptx:254) l0x00000630: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x33cb8 (_8.ptx:250) bra l0x00000630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33cd8 (_8.ptx:254) l0x00000630: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33d08 (_8.ptx:260) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33d50 (_8.ptx:269) @$p3.eq bra l0x000006e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33da8 (_8.ptx:280) l0x00000700: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d80 (_8.ptx:275) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33da8 (_8.ptx:280) l0x00000700: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x33df0 (_8.ptx:291) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x33e08 (_8.ptx:294) @$p1.eq bra l0x000007a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x33e40 (_8.ptx:301) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e70 (_8.ptx:307) l0x000007c8: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x34048 (_8.ptx:371) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34080 (_8.ptx:378) l0x000009d8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x340a0 (_8.ptx:382) @$p3.eq bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x347b0 (_8.ptx:622) l0x00001108: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x340b0 (_8.ptx:384) @$p2.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340f0 (_8.ptx:392) l0x00000a48: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x340d0 (_8.ptx:388) bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340f0 (_8.ptx:392) l0x00000a48: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x34120 (_8.ptx:398) @$p2.eq bra l0x00000b68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x34168 (_8.ptx:407) @$p1.eq bra l0x00000af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x341c0 (_8.ptx:418) l0x00000b18: mov.half.u32 $r5, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x34198 (_8.ptx:413) bra l0x00000b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x341c0 (_8.ptx:418) l0x00000b18: mov.half.u32 $r5, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x34208 (_8.ptx:429) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x34220 (_8.ptx:432) @$p1.eq bra l0x00000bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x34258 (_8.ptx:439) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34288 (_8.ptx:445) l0x00000be0: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x343f8 (_8.ptx:496) bra l0x00001108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x347b0 (_8.ptx:622) l0x00001108: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x34408 (_8.ptx:498) @$p2.eq bra l0x00000d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34448 (_8.ptx:506) l0x00000da0: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x34428 (_8.ptx:502) bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34448 (_8.ptx:506) l0x00000da0: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x34478 (_8.ptx:512) @$p2.eq bra l0x00000ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x344c0 (_8.ptx:521) @$p1.eq bra l0x00000e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34518 (_8.ptx:532) l0x00000e70: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x344f0 (_8.ptx:527) bra l0x00000e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34518 (_8.ptx:532) l0x00000e70: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x34560 (_8.ptx:543) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x34578 (_8.ptx:546) @$p1.eq bra l0x00000f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x345b0 (_8.ptx:553) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x345e0 (_8.ptx:559) l0x00000f38: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x34820 (_8.ptx:637) @$p2.eq bra l0x000011d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34880 (_8.ptx:650) l0x000011d8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x348e8 (_8.ptx:664) @$p2.eq bra l0x00001298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34940 (_8.ptx:676) l0x00001298: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x34960 (_8.ptx:680) @$p2.eq bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x349d8 (_8.ptx:698) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x349b8 (_8.ptx:694) bra l0x00001330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x349d8 (_8.ptx:698) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x34d30 (_8.ptx:805) @$p0.eq bra l0x00001990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35038 (_8.ptx:902) l0x00001990: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x351b8 (_8.ptx:950) @$p1.eq bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35220 (_8.ptx:963) l0x00001b78: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x35380 (_8.ptx:1007) @$p1.eq bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x353e0 (_8.ptx:1019) l0x00001d38: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x356c0 (_8.ptx:1114) @$p3.eq bra l0x00002050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x356f8 (_8.ptx:1122) l0x00002050: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x35708 (_8.ptx:1124) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x35740 (_8.ptx:1132) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x35778 (_8.ptx:1140) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x357b0 (_8.ptx:1148) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x357e8 (_8.ptx:1156) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x35820 (_8.ptx:1164) @$p2.eq bra l0x000021e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35888 (_8.ptx:1178) l0x000021e0: ld.local.u32 $r3, [0x001c];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x358d0 (_8.ptx:1187) @$p2.ne bra l0x000013c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358d8 (_8.ptx:1188) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x358f0 (_8.ptx:1191) @$p3.ne bra l0x00003ca8;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x35900 (_8.ptx:1193) @$p0.eq bra l0x000028e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x359b8 (_8.ptx:1216) @$p3.eq bra l0x000025e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x359d0 (_8.ptx:1219) @$p3.eq bra l0x00002350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a10 (_8.ptx:1227) l0x00002368: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x359f0 (_8.ptx:1223) bra l0x00002368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a10 (_8.ptx:1227) l0x00002368: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x35a40 (_8.ptx:1233) @$p3.eq bra l0x00002488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x35a88 (_8.ptx:1242) @$p3.eq bra l0x00002418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ae0 (_8.ptx:1253) l0x00002438: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x35ab8 (_8.ptx:1248) bra l0x00002438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ae0 (_8.ptx:1253) l0x00002438: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x35b28 (_8.ptx:1264) bra l0x00002500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x35b40 (_8.ptx:1267) @$p1.eq bra l0x000024d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x35b78 (_8.ptx:1274) bra l0x00002500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ba8 (_8.ptx:1280) l0x00002500: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x35c88 (_8.ptx:1312) bra l0x00002910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x35ca0 (_8.ptx:1315) @$p3.eq bra l0x00002620;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ce0 (_8.ptx:1323) l0x00002638: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x35cc0 (_8.ptx:1319) bra l0x00002638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35ce0 (_8.ptx:1323) l0x00002638: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x35d10 (_8.ptx:1329) @$p3.eq bra l0x00002758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x35d58 (_8.ptx:1338) @$p3.eq bra l0x000026e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35db0 (_8.ptx:1349) l0x00002708: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x35d88 (_8.ptx:1344) bra l0x00002708;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35db0 (_8.ptx:1349) l0x00002708: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x35df8 (_8.ptx:1360) bra l0x000027d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x35e10 (_8.ptx:1363) @$p1.eq bra l0x000027a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x35e48 (_8.ptx:1370) bra l0x000027d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e78 (_8.ptx:1376) l0x000027d0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x35f88 (_8.ptx:1415) bra l0x00002910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35fb8 (_8.ptx:1421) l0x00002910: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x35fd8 (_8.ptx:1425) @$p3.eq bra l0x00002bf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36578 (_8.ptx:1618) l0x00002ed0: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x35fe8 (_8.ptx:1427) @$p2.eq bra l0x00002968;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36028 (_8.ptx:1435) l0x00002980: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x36008 (_8.ptx:1431) bra l0x00002980;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36028 (_8.ptx:1435) l0x00002980: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x36058 (_8.ptx:1441) @$p2.eq bra l0x00002a98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x36098 (_8.ptx:1449) @$p1.eq bra l0x00002a28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360f0 (_8.ptx:1460) l0x00002a48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x360c8 (_8.ptx:1455) bra l0x00002a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360f0 (_8.ptx:1460) l0x00002a48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x36138 (_8.ptx:1471) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x36150 (_8.ptx:1474) @$p1.eq bra l0x00002ae8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x36188 (_8.ptx:1481) bra l0x00002b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x361b8 (_8.ptx:1487) l0x00002b10: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x36290 (_8.ptx:1518) bra l0x00002ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36578 (_8.ptx:1618) l0x00002ed0: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x362a0 (_8.ptx:1520) @$p2.eq bra l0x00002c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x362e0 (_8.ptx:1528) l0x00002c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x362c0 (_8.ptx:1524) bra l0x00002c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x362e0 (_8.ptx:1528) l0x00002c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36310 (_8.ptx:1534) @$p2.eq bra l0x00002d50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x36350 (_8.ptx:1542) @$p1.eq bra l0x00002ce0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x363a8 (_8.ptx:1553) l0x00002d00: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x36380 (_8.ptx:1548) bra l0x00002d00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x363a8 (_8.ptx:1553) l0x00002d00: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x363f0 (_8.ptx:1564) bra l0x00002dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x36408 (_8.ptx:1567) @$p1.eq bra l0x00002da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x36440 (_8.ptx:1574) bra l0x00002dc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36470 (_8.ptx:1580) l0x00002dc8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x365e8 (_8.ptx:1633) @$p2.eq bra l0x00002fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36648 (_8.ptx:1646) l0x00002fa0: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x366b0 (_8.ptx:1660) @$p2.eq bra l0x00003060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36708 (_8.ptx:1672) l0x00003060: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x36728 (_8.ptx:1676) @$p2.eq bra l0x000030e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x367a0 (_8.ptx:1694) l0x000030f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x36780 (_8.ptx:1690) bra l0x000030f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x367a0 (_8.ptx:1694) l0x000030f8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x36968 (_8.ptx:1754) @$p0.eq bra l0x00003410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36ab8 (_8.ptx:1800) l0x00003410: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x36c38 (_8.ptx:1848) @$p1.eq bra l0x000035f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36ca0 (_8.ptx:1861) l0x000035f8: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x36e00 (_8.ptx:1905) @$p1.eq bra l0x000037b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36e60 (_8.ptx:1917) l0x000037b8: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x37138 (_8.ptx:2011) @$p3.eq bra l0x00003ac8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37170 (_8.ptx:2019) l0x00003ac8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x37180 (_8.ptx:2021) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x371b8 (_8.ptx:2029) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x371f0 (_8.ptx:2037) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x37228 (_8.ptx:2045) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x37260 (_8.ptx:2053) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x37298 (_8.ptx:2061) @$p2.eq bra l0x00003c58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37300 (_8.ptx:2075) l0x00003c58: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37340 (_8.ptx:2083) @$p2.ne bra l0x00003188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37348 (_8.ptx:2084) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37358 (_8.ptx:2086) @$p0.eq bra l0x00004360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x37410 (_8.ptx:2109) @$p3.eq bra l0x00004050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x37428 (_8.ptx:2112) @$p3.eq bra l0x00003da8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37468 (_8.ptx:2120) l0x00003dc0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x37448 (_8.ptx:2116) bra l0x00003dc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37468 (_8.ptx:2120) l0x00003dc0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x37498 (_8.ptx:2126) @$p3.eq bra l0x00003ee0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x374e0 (_8.ptx:2135) @$p3.eq bra l0x00003e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37538 (_8.ptx:2146) l0x00003e90: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x37510 (_8.ptx:2141) bra l0x00003e90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37538 (_8.ptx:2146) l0x00003e90: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x37580 (_8.ptx:2157) bra l0x00003f58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x37598 (_8.ptx:2160) @$p1.eq bra l0x00003f30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x375d0 (_8.ptx:2167) bra l0x00003f58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37600 (_8.ptx:2173) l0x00003f58: shr.s32 $r5, $r9, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x376f0 (_8.ptx:2206) bra l0x00004390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x37708 (_8.ptx:2209) @$p3.eq bra l0x00004088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37748 (_8.ptx:2217) l0x000040a0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x37728 (_8.ptx:2213) bra l0x000040a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37748 (_8.ptx:2217) l0x000040a0: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x37778 (_8.ptx:2223) @$p3.eq bra l0x000041c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x377c0 (_8.ptx:2232) @$p3.eq bra l0x00004150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37818 (_8.ptx:2243) l0x00004170: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x377f0 (_8.ptx:2238) bra l0x00004170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37818 (_8.ptx:2243) l0x00004170: mov.half.u32 $r2, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x37860 (_8.ptx:2254) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x37878 (_8.ptx:2257) @$p1.eq bra l0x00004210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x378b0 (_8.ptx:2264) bra l0x00004238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378e0 (_8.ptx:2270) l0x00004238: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x37a00 (_8.ptx:2310) bra l0x00004390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37a38 (_8.ptx:2317) l0x00004390: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x37a58 (_8.ptx:2321) @$p3.eq bra l0x00004690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38038 (_8.ptx:2520) l0x00004990: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x37a68 (_8.ptx:2323) @$p2.eq bra l0x000043e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37aa8 (_8.ptx:2331) l0x00004400: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x37a88 (_8.ptx:2327) bra l0x00004400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37aa8 (_8.ptx:2331) l0x00004400: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x37ad8 (_8.ptx:2337) @$p2.eq bra l0x00004518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x37b18 (_8.ptx:2345) @$p1.eq bra l0x000044a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37b70 (_8.ptx:2356) l0x000044c8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x37b48 (_8.ptx:2351) bra l0x000044c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37b70 (_8.ptx:2356) l0x000044c8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x37bb8 (_8.ptx:2367) bra l0x00004590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x37bd0 (_8.ptx:2370) @$p1.eq bra l0x00004568;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x37c08 (_8.ptx:2377) bra l0x00004590;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c38 (_8.ptx:2383) l0x00004590: shr.s32 $r4, $r9, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x37d30 (_8.ptx:2417) bra l0x00004990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38038 (_8.ptx:2520) l0x00004990: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x37d40 (_8.ptx:2419) @$p2.eq bra l0x000046c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d80 (_8.ptx:2427) l0x000046d8: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x37d60 (_8.ptx:2423) bra l0x000046d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d80 (_8.ptx:2427) l0x000046d8: shr.s32 $r5, $r3, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x37db0 (_8.ptx:2433) @$p2.eq bra l0x000047f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x37df0 (_8.ptx:2441) @$p1.eq bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e48 (_8.ptx:2452) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x37e20 (_8.ptx:2447) bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e48 (_8.ptx:2452) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x37e90 (_8.ptx:2463) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x37ea8 (_8.ptx:2466) @$p1.eq bra l0x00004840;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x37ee0 (_8.ptx:2473) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f10 (_8.ptx:2479) l0x00004868: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x380a8 (_8.ptx:2535) @$p2.eq bra l0x00004a60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38108 (_8.ptx:2548) l0x00004a60: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x38170 (_8.ptx:2562) @$p2.eq bra l0x00004b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x381c8 (_8.ptx:2574) l0x00004b20: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x381e8 (_8.ptx:2578) @$p2.eq bra l0x00004b80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38238 (_8.ptx:2589) l0x00004b90: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x38220 (_8.ptx:2586) bra l0x00004b90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38238 (_8.ptx:2589) l0x00004b90: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x38460 (_8.ptx:2660) @$p0.eq bra l0x00004f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x385b8 (_8.ptx:2707) l0x00004f10: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x38738 (_8.ptx:2755) @$p1.eq bra l0x000050f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x387a0 (_8.ptx:2768) l0x000050f8: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x38900 (_8.ptx:2812) @$p1.eq bra l0x000052b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38960 (_8.ptx:2824) l0x000052b8: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x38db0 (_8.ptx:2968) @$p2.ne bra l0x00004c50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38db8 (_8.ptx:2969) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x38f68 (_8.ptx:3043) @$p3.ne bra l0x00002228;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x38f80 (_8.ptx:3046) @$p0.eq bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x39038 (_8.ptx:3069) @$p3.eq bra l0x000005e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x39050 (_8.ptx:3072) @$p3.eq bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39090 (_8.ptx:3080) l0x000002c8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x39070 (_8.ptx:3076) bra l0x000002c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39090 (_8.ptx:3080) l0x000002c8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x390c0 (_8.ptx:3086) @$p3.eq bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x39108 (_8.ptx:3095) @$p3.eq bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39160 (_8.ptx:3106) l0x00000398: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x39138 (_8.ptx:3101) bra l0x00000398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39160 (_8.ptx:3106) l0x00000398: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x391a8 (_8.ptx:3117) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x391c0 (_8.ptx:3120) @$p1.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x391f8 (_8.ptx:3127) bra l0x00000460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39228 (_8.ptx:3133) l0x00000460: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x393a0 (_8.ptx:3186) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x393b8 (_8.ptx:3189) @$p3.eq bra l0x00000618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x393f8 (_8.ptx:3197) l0x00000630: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x393d8 (_8.ptx:3193) bra l0x00000630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x393f8 (_8.ptx:3197) l0x00000630: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x39428 (_8.ptx:3203) @$p3.eq bra l0x00000750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x39470 (_8.ptx:3212) @$p3.eq bra l0x000006e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x394c8 (_8.ptx:3223) l0x00000700: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x394a0 (_8.ptx:3218) bra l0x00000700;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x394c8 (_8.ptx:3223) l0x00000700: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x39510 (_8.ptx:3234) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x39528 (_8.ptx:3237) @$p1.eq bra l0x000007a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x39560 (_8.ptx:3244) bra l0x000007c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39590 (_8.ptx:3250) l0x000007c8: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x39768 (_8.ptx:3314) bra l0x000009d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x397a0 (_8.ptx:3321) l0x000009d8: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x397c0 (_8.ptx:3325) @$p3.eq bra l0x00000d58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39ed0 (_8.ptx:3565) l0x00001108: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x397d0 (_8.ptx:3327) @$p2.eq bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39810 (_8.ptx:3335) l0x00000a48: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x397f0 (_8.ptx:3331) bra l0x00000a48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39810 (_8.ptx:3335) l0x00000a48: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x39840 (_8.ptx:3341) @$p2.eq bra l0x00000b68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x39888 (_8.ptx:3350) @$p1.eq bra l0x00000af8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398e0 (_8.ptx:3361) l0x00000b18: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x398b8 (_8.ptx:3356) bra l0x00000b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398e0 (_8.ptx:3361) l0x00000b18: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x39928 (_8.ptx:3372) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x39940 (_8.ptx:3375) @$p1.eq bra l0x00000bb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x39978 (_8.ptx:3382) bra l0x00000be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x399a8 (_8.ptx:3388) l0x00000be0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x39b18 (_8.ptx:3439) bra l0x00001108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39ed0 (_8.ptx:3565) l0x00001108: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x39b28 (_8.ptx:3441) @$p2.eq bra l0x00000d88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b68 (_8.ptx:3449) l0x00000da0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x39b48 (_8.ptx:3445) bra l0x00000da0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b68 (_8.ptx:3449) l0x00000da0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x39b98 (_8.ptx:3455) @$p2.eq bra l0x00000ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x39be0 (_8.ptx:3464) @$p1.eq bra l0x00000e50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c38 (_8.ptx:3475) l0x00000e70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x39c10 (_8.ptx:3470) bra l0x00000e70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c38 (_8.ptx:3475) l0x00000e70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x39c80 (_8.ptx:3486) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x39c98 (_8.ptx:3489) @$p1.eq bra l0x00000f10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x39cd0 (_8.ptx:3496) bra l0x00000f38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d00 (_8.ptx:3502) l0x00000f38: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x39f40 (_8.ptx:3580) @$p2.eq bra l0x000011d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39fa0 (_8.ptx:3593) l0x000011d8: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3a008 (_8.ptx:3607) @$p2.eq bra l0x00001298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a060 (_8.ptx:3619) l0x00001298: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3a080 (_8.ptx:3623) @$p2.eq bra l0x00001318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0f8 (_8.ptx:3641) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3a0d8 (_8.ptx:3637) bra l0x00001330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0f8 (_8.ptx:3641) l0x00001330: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3a450 (_8.ptx:3748) @$p0.eq bra l0x00001990;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a758 (_8.ptx:3845) l0x00001990: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3a8d8 (_8.ptx:3893) @$p1.eq bra l0x00001b78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a940 (_8.ptx:3906) l0x00001b78: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3aaa0 (_8.ptx:3950) @$p1.eq bra l0x00001d38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab00 (_8.ptx:3962) l0x00001d38: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3add8 (_8.ptx:4056) @$p3.eq bra l0x00002048;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae10 (_8.ptx:4064) l0x00002048: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3ae20 (_8.ptx:4066) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3ae58 (_8.ptx:4074) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3ae90 (_8.ptx:4082) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3aec8 (_8.ptx:4090) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x3af00 (_8.ptx:4098) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x3af38 (_8.ptx:4106) @$p2.eq bra l0x000021d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afa0 (_8.ptx:4120) l0x000021d8: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x3afe0 (_8.ptx:4128) @$p2.ne bra l0x000013c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3afe8 (_8.ptx:4129) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x3b000 (_8.ptx:4132) @$p3.ne bra l0x00003c98;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x3b010 (_8.ptx:4134) @$p0.eq bra l0x000028d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x3b0c8 (_8.ptx:4157) @$p3.eq bra l0x000025d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x3b0e0 (_8.ptx:4160) @$p3.eq bra l0x00002340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b120 (_8.ptx:4168) l0x00002358: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x3b100 (_8.ptx:4164) bra l0x00002358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b120 (_8.ptx:4168) l0x00002358: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x3b150 (_8.ptx:4174) @$p3.eq bra l0x00002478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x3b198 (_8.ptx:4183) @$p3.eq bra l0x00002408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b1f0 (_8.ptx:4194) l0x00002428: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3b1c8 (_8.ptx:4189) bra l0x00002428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b1f0 (_8.ptx:4194) l0x00002428: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3b238 (_8.ptx:4205) bra l0x000024f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x3b250 (_8.ptx:4208) @$p1.eq bra l0x000024c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x3b288 (_8.ptx:4215) bra l0x000024f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b2b8 (_8.ptx:4221) l0x000024f0: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3b398 (_8.ptx:4253) bra l0x00002900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x3b3b0 (_8.ptx:4256) @$p3.eq bra l0x00002610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b3f0 (_8.ptx:4264) l0x00002628: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x3b3d0 (_8.ptx:4260) bra l0x00002628;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b3f0 (_8.ptx:4264) l0x00002628: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x3b420 (_8.ptx:4270) @$p3.eq bra l0x00002748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x3b468 (_8.ptx:4279) @$p3.eq bra l0x000026d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b4c0 (_8.ptx:4290) l0x000026f8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x3b498 (_8.ptx:4285) bra l0x000026f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b4c0 (_8.ptx:4290) l0x000026f8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x3b508 (_8.ptx:4301) bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3b520 (_8.ptx:4304) @$p1.eq bra l0x00002798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x3b558 (_8.ptx:4311) bra l0x000027c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b588 (_8.ptx:4317) l0x000027c0: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3b698 (_8.ptx:4356) bra l0x00002900;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b6c8 (_8.ptx:4362) l0x00002900: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3b6e8 (_8.ptx:4366) @$p3.eq bra l0x00002be0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc88 (_8.ptx:4559) l0x00002ec0: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3b6f8 (_8.ptx:4368) @$p2.eq bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b738 (_8.ptx:4376) l0x00002970: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3b718 (_8.ptx:4372) bra l0x00002970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b738 (_8.ptx:4376) l0x00002970: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3b768 (_8.ptx:4382) @$p2.eq bra l0x00002a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3b7a8 (_8.ptx:4390) @$p1.eq bra l0x00002a18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b800 (_8.ptx:4401) l0x00002a38: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3b7d8 (_8.ptx:4396) bra l0x00002a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b800 (_8.ptx:4401) l0x00002a38: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3b848 (_8.ptx:4412) bra l0x00002b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3b860 (_8.ptx:4415) @$p1.eq bra l0x00002ad8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3b898 (_8.ptx:4422) bra l0x00002b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8c8 (_8.ptx:4428) l0x00002b00: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3b9a0 (_8.ptx:4459) bra l0x00002ec0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc88 (_8.ptx:4559) l0x00002ec0: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3b9b0 (_8.ptx:4461) @$p2.eq bra l0x00002c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b9f0 (_8.ptx:4469) l0x00002c28: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3b9d0 (_8.ptx:4465) bra l0x00002c28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b9f0 (_8.ptx:4469) l0x00002c28: shr.s32 $r8, $r5, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3ba20 (_8.ptx:4475) @$p2.eq bra l0x00002d40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3ba60 (_8.ptx:4483) @$p1.eq bra l0x00002cd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bab8 (_8.ptx:4494) l0x00002cf0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3ba90 (_8.ptx:4489) bra l0x00002cf0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bab8 (_8.ptx:4494) l0x00002cf0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3bb00 (_8.ptx:4505) bra l0x00002db8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3bb18 (_8.ptx:4508) @$p1.eq bra l0x00002d90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3bb50 (_8.ptx:4515) bra l0x00002db8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb80 (_8.ptx:4521) l0x00002db8: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3bcf8 (_8.ptx:4574) @$p2.eq bra l0x00002f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bd58 (_8.ptx:4587) l0x00002f90: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3bdc0 (_8.ptx:4601) @$p2.eq bra l0x00003050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be18 (_8.ptx:4613) l0x00003050: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3be38 (_8.ptx:4617) @$p2.eq bra l0x000030d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3beb0 (_8.ptx:4635) l0x000030e8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3be90 (_8.ptx:4631) bra l0x000030e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3beb0 (_8.ptx:4635) l0x000030e8: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c078 (_8.ptx:4695) @$p0.eq bra l0x00003400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c1c8 (_8.ptx:4741) l0x00003400: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c348 (_8.ptx:4789) @$p1.eq bra l0x000035e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c3b0 (_8.ptx:4802) l0x000035e8: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c510 (_8.ptx:4846) @$p1.eq bra l0x000037a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c570 (_8.ptx:4858) l0x000037a8: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c848 (_8.ptx:4952) @$p3.eq bra l0x00003ab8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c880 (_8.ptx:4960) l0x00003ab8: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3c890 (_8.ptx:4962) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3c8c8 (_8.ptx:4970) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3c900 (_8.ptx:4978) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3c938 (_8.ptx:4986) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3c970 (_8.ptx:4994) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3c9a8 (_8.ptx:5002) @$p2.eq bra l0x00003c48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca10 (_8.ptx:5016) l0x00003c48: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3ca50 (_8.ptx:5024) @$p2.ne bra l0x00003180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca58 (_8.ptx:5025) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3ca68 (_8.ptx:5027) @$p0.eq bra l0x00004330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3cb20 (_8.ptx:5050) @$p3.eq bra l0x00004030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3cb38 (_8.ptx:5053) @$p3.eq bra l0x00003d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cb78 (_8.ptx:5061) l0x00003db0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3cb58 (_8.ptx:5057) bra l0x00003db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cb78 (_8.ptx:5061) l0x00003db0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3cba8 (_8.ptx:5067) @$p3.eq bra l0x00003ed0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3cbf0 (_8.ptx:5076) @$p3.eq bra l0x00003e60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc48 (_8.ptx:5087) l0x00003e80: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3cc20 (_8.ptx:5082) bra l0x00003e80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc48 (_8.ptx:5087) l0x00003e80: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x3cc90 (_8.ptx:5098) bra l0x00003f48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x3cca8 (_8.ptx:5101) @$p1.eq bra l0x00003f20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3cce0 (_8.ptx:5108) bra l0x00003f48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd10 (_8.ptx:5114) l0x00003f48: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3cdf0 (_8.ptx:5146) bra l0x00004358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3ce08 (_8.ptx:5149) @$p3.eq bra l0x00004068;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ce48 (_8.ptx:5157) l0x00004080: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3ce28 (_8.ptx:5153) bra l0x00004080;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ce48 (_8.ptx:5157) l0x00004080: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3ce78 (_8.ptx:5163) @$p3.eq bra l0x000041a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3cec0 (_8.ptx:5172) @$p3.eq bra l0x00004130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf18 (_8.ptx:5183) l0x00004150: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3cef0 (_8.ptx:5178) bra l0x00004150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf18 (_8.ptx:5183) l0x00004150: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3cf60 (_8.ptx:5194) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3cf78 (_8.ptx:5197) @$p1.eq bra l0x000041f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3cfb0 (_8.ptx:5204) bra l0x00004218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cfe0 (_8.ptx:5210) l0x00004218: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3d0f0 (_8.ptx:5249) bra l0x00004358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d120 (_8.ptx:5255) l0x00004358: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3d140 (_8.ptx:5259) @$p3.eq bra l0x00004638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d6e0 (_8.ptx:5452) l0x00004918: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3d150 (_8.ptx:5261) @$p2.eq bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d190 (_8.ptx:5269) l0x000043c8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3d170 (_8.ptx:5265) bra l0x000043c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d190 (_8.ptx:5269) l0x000043c8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3d1c0 (_8.ptx:5275) @$p2.eq bra l0x000044e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x3d200 (_8.ptx:5283) @$p1.eq bra l0x00004470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d258 (_8.ptx:5294) l0x00004490: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x3d230 (_8.ptx:5289) bra l0x00004490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d258 (_8.ptx:5294) l0x00004490: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x3d2a0 (_8.ptx:5305) bra l0x00004558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3d2b8 (_8.ptx:5308) @$p1.eq bra l0x00004530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3d2f0 (_8.ptx:5315) bra l0x00004558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d320 (_8.ptx:5321) l0x00004558: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3d3f8 (_8.ptx:5352) bra l0x00004918;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d6e0 (_8.ptx:5452) l0x00004918: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x3d408 (_8.ptx:5354) @$p2.eq bra l0x00004668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d448 (_8.ptx:5362) l0x00004680: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x3d428 (_8.ptx:5358) bra l0x00004680;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d448 (_8.ptx:5362) l0x00004680: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x3d478 (_8.ptx:5368) @$p2.eq bra l0x00004798;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3d4b8 (_8.ptx:5376) @$p1.eq bra l0x00004728;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d510 (_8.ptx:5387) l0x00004748: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3d4e8 (_8.ptx:5382) bra l0x00004748;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d510 (_8.ptx:5387) l0x00004748: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x3d558 (_8.ptx:5398) bra l0x00004810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3d570 (_8.ptx:5401) @$p1.eq bra l0x000047e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x3d5a8 (_8.ptx:5408) bra l0x00004810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d5d8 (_8.ptx:5414) l0x00004810: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x3d750 (_8.ptx:5467) @$p2.eq bra l0x000049e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d7b0 (_8.ptx:5480) l0x000049e8: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x3d818 (_8.ptx:5494) @$p2.eq bra l0x00004aa8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d870 (_8.ptx:5506) l0x00004aa8: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x3d890 (_8.ptx:5510) @$p2.eq bra l0x00004b08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8e0 (_8.ptx:5521) l0x00004b18: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x3d8c8 (_8.ptx:5518) bra l0x00004b18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8e0 (_8.ptx:5521) l0x00004b18: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x3dac0 (_8.ptx:5584) @$p0.eq bra l0x00004e48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dc10 (_8.ptx:5630) l0x00004e48: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x3dd90 (_8.ptx:5678) @$p1.eq bra l0x00005030;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ddf8 (_8.ptx:5691) l0x00005030: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x3df58 (_8.ptx:5735) @$p1.eq bra l0x000051f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dfb8 (_8.ptx:5747) l0x000051f0: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x3e3e0 (_8.ptx:5886) @$p2.ne bra l0x00004bc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e3e8 (_8.ptx:5887) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: instruction assembly for function '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding postdominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'...
GPGPU-Sim PTX: reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e5f0 (_8.ptx:5972) @$p3.ne bra l0x00002280;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3e608 (_8.ptx:5975) @$p0.eq bra l0x00000a00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e6c0 (_8.ptx:5998) @$p3.eq bra l0x00000638;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e6d8 (_8.ptx:6001) @$p3.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e718 (_8.ptx:6009) l0x00000320: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e6f8 (_8.ptx:6005) bra l0x00000320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e718 (_8.ptx:6009) l0x00000320: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e748 (_8.ptx:6015) @$p3.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e790 (_8.ptx:6024) @$p3.eq bra l0x000003d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e7e8 (_8.ptx:6035) l0x000003f0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3e7c0 (_8.ptx:6030) bra l0x000003f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e7e8 (_8.ptx:6035) l0x000003f0: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3e830 (_8.ptx:6046) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e848 (_8.ptx:6049) @$p1.eq bra l0x00000490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3e880 (_8.ptx:6056) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8b0 (_8.ptx:6062) l0x000004b8: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3ea28 (_8.ptx:6115) bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3ea40 (_8.ptx:6118) @$p3.eq bra l0x00000670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea80 (_8.ptx:6126) l0x00000688: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3ea60 (_8.ptx:6122) bra l0x00000688;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea80 (_8.ptx:6126) l0x00000688: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3eab0 (_8.ptx:6132) @$p3.eq bra l0x000007a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3eaf8 (_8.ptx:6141) @$p3.eq bra l0x00000738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb50 (_8.ptx:6152) l0x00000758: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3eb28 (_8.ptx:6147) bra l0x00000758;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb50 (_8.ptx:6152) l0x00000758: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3eb98 (_8.ptx:6163) bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3ebb0 (_8.ptx:6166) @$p1.eq bra l0x000007f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3ebe8 (_8.ptx:6173) bra l0x00000820;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec18 (_8.ptx:6179) l0x00000820: nop;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3edf0 (_8.ptx:6243) bra l0x00000a30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee28 (_8.ptx:6250) l0x00000a30: nop;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3ee48 (_8.ptx:6254) @$p3.eq bra l0x00000db0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f558 (_8.ptx:6494) l0x00001160: nop;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3ee58 (_8.ptx:6256) @$p2.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee98 (_8.ptx:6264) l0x00000aa0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3ee78 (_8.ptx:6260) bra l0x00000aa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee98 (_8.ptx:6264) l0x00000aa0: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3eec8 (_8.ptx:6270) @$p2.eq bra l0x00000bc0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3ef10 (_8.ptx:6279) @$p1.eq bra l0x00000b50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef68 (_8.ptx:6290) l0x00000b70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3ef40 (_8.ptx:6285) bra l0x00000b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef68 (_8.ptx:6290) l0x00000b70: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3efb0 (_8.ptx:6301) bra l0x00000c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x3efc8 (_8.ptx:6304) @$p1.eq bra l0x00000c10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3f000 (_8.ptx:6311) bra l0x00000c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f030 (_8.ptx:6317) l0x00000c38: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x3f1a0 (_8.ptx:6368) bra l0x00001160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f558 (_8.ptx:6494) l0x00001160: nop;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3f1b0 (_8.ptx:6370) @$p2.eq bra l0x00000de0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f1f0 (_8.ptx:6378) l0x00000df8: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3f1d0 (_8.ptx:6374) bra l0x00000df8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f1f0 (_8.ptx:6378) l0x00000df8: shr.s32 $r6, $r5, 0x0000001f;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3f220 (_8.ptx:6384) @$p2.eq bra l0x00000f18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3f268 (_8.ptx:6393) @$p1.eq bra l0x00000ea8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f2c0 (_8.ptx:6404) l0x00000ec8: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3f298 (_8.ptx:6399) bra l0x00000ec8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f2c0 (_8.ptx:6404) l0x00000ec8: mov.half.u32 $r6, s[0x0024];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3f308 (_8.ptx:6415) bra l0x00000f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3f320 (_8.ptx:6418) @$p1.eq bra l0x00000f68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3f358 (_8.ptx:6425) bra l0x00000f90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f388 (_8.ptx:6431) l0x00000f90: nop;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3f5c8 (_8.ptx:6509) @$p2.eq bra l0x00001230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f628 (_8.ptx:6522) l0x00001230: nop;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3f690 (_8.ptx:6536) @$p2.eq bra l0x000012f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f6e8 (_8.ptx:6548) l0x000012f0: nop;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3f708 (_8.ptx:6552) @$p2.eq bra l0x00001370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f780 (_8.ptx:6570) l0x00001388: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3f760 (_8.ptx:6566) bra l0x00001388;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f780 (_8.ptx:6570) l0x00001388: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3fad8 (_8.ptx:6677) @$p0.eq bra l0x000019e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fde0 (_8.ptx:6774) l0x000019e8: nop;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3ff60 (_8.ptx:6822) @$p1.eq bra l0x00001bd0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ffc8 (_8.ptx:6835) l0x00001bd0: nop;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x40128 (_8.ptx:6879) @$p1.eq bra l0x00001d90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40188 (_8.ptx:6891) l0x00001d90: nop;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x40460 (_8.ptx:6985) @$p3.eq bra l0x000020a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40498 (_8.ptx:6993) l0x000020a0: nop;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x404a8 (_8.ptx:6995) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x404e0 (_8.ptx:7003) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x40518 (_8.ptx:7011) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x40550 (_8.ptx:7019) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x40588 (_8.ptx:7027) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x405c0 (_8.ptx:7035) @$p2.eq bra l0x00002230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40628 (_8.ptx:7049) l0x00002230: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x40668 (_8.ptx:7057) @$p2.ne bra l0x00001418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40670 (_8.ptx:7058) retp;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x40688 (_8.ptx:7061) @$p3.ne bra l0x00003cf0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x40698 (_8.ptx:7063) @$p0.eq bra l0x00002930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x40750 (_8.ptx:7086) @$p3.eq bra l0x00002630;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x40768 (_8.ptx:7089) @$p3.eq bra l0x00002398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x407a8 (_8.ptx:7097) l0x000023b0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x40788 (_8.ptx:7093) bra l0x000023b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x407a8 (_8.ptx:7097) l0x000023b0: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x407d8 (_8.ptx:7103) @$p3.eq bra l0x000024d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x40820 (_8.ptx:7112) @$p3.eq bra l0x00002460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40878 (_8.ptx:7123) l0x00002480: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x40850 (_8.ptx:7118) bra l0x00002480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40878 (_8.ptx:7123) l0x00002480: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x408c0 (_8.ptx:7134) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x408d8 (_8.ptx:7137) @$p1.eq bra l0x00002520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x40910 (_8.ptx:7144) bra l0x00002548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40940 (_8.ptx:7150) l0x00002548: shr.s32 $r6, $r3, 0x0000001f;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x40a20 (_8.ptx:7182) bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x40a38 (_8.ptx:7185) @$p3.eq bra l0x00002668;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40a78 (_8.ptx:7193) l0x00002680: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x40a58 (_8.ptx:7189) bra l0x00002680;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40a78 (_8.ptx:7193) l0x00002680: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x40aa8 (_8.ptx:7199) @$p3.eq bra l0x000027a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x40af0 (_8.ptx:7208) @$p3.eq bra l0x00002730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b48 (_8.ptx:7219) l0x00002750: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x40b20 (_8.ptx:7214) bra l0x00002750;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b48 (_8.ptx:7219) l0x00002750: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x40b90 (_8.ptx:7230) bra l0x00002818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x40ba8 (_8.ptx:7233) @$p1.eq bra l0x000027f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x40be0 (_8.ptx:7240) bra l0x00002818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c10 (_8.ptx:7246) l0x00002818: nop;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x40d20 (_8.ptx:7285) bra l0x00002958;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d50 (_8.ptx:7291) l0x00002958: nop;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x40d70 (_8.ptx:7295) @$p3.eq bra l0x00002c38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41310 (_8.ptx:7488) l0x00002f18: nop;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x40d80 (_8.ptx:7297) @$p2.eq bra l0x000029b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40dc0 (_8.ptx:7305) l0x000029c8: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x40da0 (_8.ptx:7301) bra l0x000029c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40dc0 (_8.ptx:7305) l0x000029c8: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x40df0 (_8.ptx:7311) @$p2.eq bra l0x00002ae0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x40e30 (_8.ptx:7319) @$p1.eq bra l0x00002a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40e88 (_8.ptx:7330) l0x00002a90: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x40e60 (_8.ptx:7325) bra l0x00002a90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40e88 (_8.ptx:7330) l0x00002a90: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x40ed0 (_8.ptx:7341) bra l0x00002b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x40ee8 (_8.ptx:7344) @$p1.eq bra l0x00002b30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x40f20 (_8.ptx:7351) bra l0x00002b58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f50 (_8.ptx:7357) l0x00002b58: shr.s32 $r2, $r3, 0x0000001f;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x41028 (_8.ptx:7388) bra l0x00002f18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41310 (_8.ptx:7488) l0x00002f18: nop;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x41038 (_8.ptx:7390) @$p2.eq bra l0x00002c68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41078 (_8.ptx:7398) l0x00002c80: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x41058 (_8.ptx:7394) bra l0x00002c80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41078 (_8.ptx:7398) l0x00002c80: shr.s32 $r7, $r5, 0x0000001f;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x410a8 (_8.ptx:7404) @$p2.eq bra l0x00002d98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x410e8 (_8.ptx:7412) @$p1.eq bra l0x00002d28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41140 (_8.ptx:7423) l0x00002d48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x41118 (_8.ptx:7418) bra l0x00002d48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41140 (_8.ptx:7423) l0x00002d48: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x41188 (_8.ptx:7434) bra l0x00002e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x411a0 (_8.ptx:7437) @$p1.eq bra l0x00002de8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x411d8 (_8.ptx:7444) bra l0x00002e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41208 (_8.ptx:7450) l0x00002e10: nop;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x41380 (_8.ptx:7503) @$p2.eq bra l0x00002fe8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x413e0 (_8.ptx:7516) l0x00002fe8: nop;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x41448 (_8.ptx:7530) @$p2.eq bra l0x000030a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x414a0 (_8.ptx:7542) l0x000030a8: nop;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x414c0 (_8.ptx:7546) @$p2.eq bra l0x00003128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41538 (_8.ptx:7564) l0x00003140: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x41518 (_8.ptx:7560) bra l0x00003140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41538 (_8.ptx:7564) l0x00003140: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x41700 (_8.ptx:7624) @$p0.eq bra l0x00003458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41850 (_8.ptx:7670) l0x00003458: nop;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x419d0 (_8.ptx:7718) @$p1.eq bra l0x00003640;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a38 (_8.ptx:7731) l0x00003640: nop;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x41b98 (_8.ptx:7775) @$p1.eq bra l0x00003800;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41bf8 (_8.ptx:7787) l0x00003800: nop;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x41ed0 (_8.ptx:7881) @$p3.eq bra l0x00003b10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f08 (_8.ptx:7889) l0x00003b10: nop;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x41f18 (_8.ptx:7891) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x41f50 (_8.ptx:7899) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x41f88 (_8.ptx:7907) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x41fc0 (_8.ptx:7915) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x41ff8 (_8.ptx:7923) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x42030 (_8.ptx:7931) @$p2.eq bra l0x00003ca0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42098 (_8.ptx:7945) l0x00003ca0: mov.u32 s[$ofs3+0x002c], $r0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x420d8 (_8.ptx:7953) @$p2.ne bra l0x000031d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420e0 (_8.ptx:7954) retp;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x420f0 (_8.ptx:7956) @$p0.eq bra l0x00004388;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x421a8 (_8.ptx:7979) @$p3.eq bra l0x00004088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x421c0 (_8.ptx:7982) @$p3.eq bra l0x00003df0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42200 (_8.ptx:7990) l0x00003e08: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x421e0 (_8.ptx:7986) bra l0x00003e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42200 (_8.ptx:7990) l0x00003e08: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x42230 (_8.ptx:7996) @$p3.eq bra l0x00003f28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x42278 (_8.ptx:8005) @$p3.eq bra l0x00003eb8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x422d0 (_8.ptx:8016) l0x00003ed8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x422a8 (_8.ptx:8011) bra l0x00003ed8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x422d0 (_8.ptx:8016) l0x00003ed8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x42318 (_8.ptx:8027) bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x42330 (_8.ptx:8030) @$p1.eq bra l0x00003f78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x42368 (_8.ptx:8037) bra l0x00003fa0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42398 (_8.ptx:8043) l0x00003fa0: shr.s32 $r4, $r3, 0x0000001f;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x42478 (_8.ptx:8075) bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x42490 (_8.ptx:8078) @$p3.eq bra l0x000040c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x424d0 (_8.ptx:8086) l0x000040d8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x424b0 (_8.ptx:8082) bra l0x000040d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x424d0 (_8.ptx:8086) l0x000040d8: shr.s32 $r4, $r5, 0x0000001f;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x42500 (_8.ptx:8092) @$p3.eq bra l0x000041f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x42548 (_8.ptx:8101) @$p3.eq bra l0x00004188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x425a0 (_8.ptx:8112) l0x000041a8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x42578 (_8.ptx:8107) bra l0x000041a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x425a0 (_8.ptx:8112) l0x000041a8: mov.half.u32 $r4, s[0x0024];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x425e8 (_8.ptx:8123) bra l0x00004270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x42600 (_8.ptx:8126) @$p1.eq bra l0x00004248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x42638 (_8.ptx:8133) bra l0x00004270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42668 (_8.ptx:8139) l0x00004270: nop;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x42778 (_8.ptx:8178) bra l0x000043b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x427a8 (_8.ptx:8184) l0x000043b0: nop;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x427c8 (_8.ptx:8188) @$p3.eq bra l0x00004690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d68 (_8.ptx:8381) l0x00004970: nop;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x427d8 (_8.ptx:8190) @$p2.eq bra l0x00004408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42818 (_8.ptx:8198) l0x00004420: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x427f8 (_8.ptx:8194) bra l0x00004420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42818 (_8.ptx:8198) l0x00004420: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x42848 (_8.ptx:8204) @$p2.eq bra l0x00004538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x42888 (_8.ptx:8212) @$p1.eq bra l0x000044c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428e0 (_8.ptx:8223) l0x000044e8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x428b8 (_8.ptx:8218) bra l0x000044e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428e0 (_8.ptx:8223) l0x000044e8: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x42928 (_8.ptx:8234) bra l0x000045b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x42940 (_8.ptx:8237) @$p1.eq bra l0x00004588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x42978 (_8.ptx:8244) bra l0x000045b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x429a8 (_8.ptx:8250) l0x000045b0: shr.s32 $r1, $r3, 0x0000001f;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x42a80 (_8.ptx:8281) bra l0x00004970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d68 (_8.ptx:8381) l0x00004970: nop;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x42a90 (_8.ptx:8283) @$p2.eq bra l0x000046c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ad0 (_8.ptx:8291) l0x000046d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x42ab0 (_8.ptx:8287) bra l0x000046d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ad0 (_8.ptx:8291) l0x000046d8: shr.s32 $r5, $r4, 0x0000001f;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x42b00 (_8.ptx:8297) @$p2.eq bra l0x000047f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x42b40 (_8.ptx:8305) @$p1.eq bra l0x00004780;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b98 (_8.ptx:8316) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x42b70 (_8.ptx:8311) bra l0x000047a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b98 (_8.ptx:8316) l0x000047a0: mov.half.u32 $r1, s[0x0024];
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x42be0 (_8.ptx:8327) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x42bf8 (_8.ptx:8330) @$p1.eq bra l0x00004840;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x42c30 (_8.ptx:8337) bra l0x00004868;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c60 (_8.ptx:8343) l0x00004868: nop;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x42dd8 (_8.ptx:8396) @$p2.eq bra l0x00004a40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42e38 (_8.ptx:8409) l0x00004a40: nop;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x42ea0 (_8.ptx:8423) @$p2.eq bra l0x00004b00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42ef8 (_8.ptx:8435) l0x00004b00: nop;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x42f18 (_8.ptx:8439) @$p2.eq bra l0x00004b60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f68 (_8.ptx:8450) l0x00004b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x42f50 (_8.ptx:8447) bra l0x00004b70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f68 (_8.ptx:8450) l0x00004b70: set.gt.s32.s32 $p1/$o127, s[0x0028], $r124;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x43148 (_8.ptx:8513) @$p0.eq bra l0x00004ea0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43298 (_8.ptx:8559) l0x00004ea0: nop;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x43418 (_8.ptx:8607) @$p1.eq bra l0x00005088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43480 (_8.ptx:8620) l0x00005088: nop;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x435e0 (_8.ptx:8664) @$p1.eq bra l0x00005248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43640 (_8.ptx:8676) l0x00005248: nop;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x43a68 (_8.ptx:8815) @$p2.ne bra l0x00004c20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43a70 (_8.ptx:8816) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
Adding _cuobjdump_8.ptx with cubin handle 8
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nckvl5"
Running: cat _ptx_nckvl5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_DpDIEL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_DpDIEL --output-file  /dev/null 2> _ptx_nckvl5info"
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi64ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=3000, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=5816, cmem=60
GPGPU-Sim PTX: Kernel '_ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii' : regs=34, lmem=0, smem=8632, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nckvl5 _ptx2_DpDIEL _ptx_nckvl5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi128ELi8EEEvPKiPiiii : hostFun 0x0x406b60, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFunction _ZN8dwt_cuda12rdwt53KernelILi192ELi8EEEvPKiPiiii : hostFun 0x0x406b50, fat_cubin_handle = 8
Using device 0: GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 
Source file:		rgb.bmp
 Dimensions:		1024x1024
 Components count:	3
 Bit depth:		8
 DWT levels:		3
 Forward transform:	1
 9/7 transform:		0
Loading ipnput: ../../data/dwt2d/rgb.bmp
precteno 3145728, inputsize 3145728
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404460 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' to stream 0, gridDim= (4096,1,1) blockDim = (256,1,1) 
kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=8378 (inst/sec) elapsed = 0:0:00:11 / Wed Feb 11 18:15:41 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(86,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 351904 (ipc=234.6) sim_rate=29325 (inst/sec) elapsed = 0:0:00:12 / Wed Feb 11 18:15:42 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(31,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 668288 (ipc=267.3) sim_rate=51406 (inst/sec) elapsed = 0:0:00:13 / Wed Feb 11 18:15:43 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3810,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3811,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 752704 (ipc=188.2) sim_rate=53764 (inst/sec) elapsed = 0:0:00:14 / Wed Feb 11 18:15:44 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4094,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4095,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(91,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4160,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4180,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4181,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4182,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4183,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4232,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4233,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4261,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4262,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4266,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4331,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4332,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4337,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4338,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4343,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4345,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4346,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4373,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4374,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4396,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4397,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4409,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4410,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4411,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4413,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4414,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4445,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4446,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4461,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4462,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4462,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4463,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4464,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4465,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4503,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4525,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4526,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4533,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4534,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4549,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4550,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4568,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4569,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4615,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4616,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4617,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4618,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4619,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4620,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4635,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4636,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4672,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4673,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4687,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4688,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4702,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4703,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4703,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4704,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4719,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4720,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4729,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4730,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4797,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4798,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4811,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4812,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4819,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4820,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4841,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4842,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4849,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4850,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4851,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4881,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4882,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4897,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4898,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4906,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4907,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4954,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4955,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4968,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4969,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4991,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4992,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4993,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4994,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4997,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4998,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5017,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5018,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5031,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5032,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(141,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5088,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5089,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5095,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5096,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5106,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5107,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5128,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5129,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5133,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5167,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5168,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5173,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5174,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5175,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5176,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5190,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5191,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5200,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5201,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5204,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5207,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5208,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5231,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5232,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5238,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5239,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5245,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5246,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5256,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5257,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5296,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5297,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5302,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5303,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5309,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5319,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5351,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5352,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5353,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5354,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5358,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5359,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5362,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5363,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5412,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5413,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5413,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5414,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(112,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5421,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5422,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5425,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5426,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1066528 (ipc=193.9) sim_rate=71101 (inst/sec) elapsed = 0:0:00:15 / Wed Feb 11 18:15:45 2015
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5542,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5543,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(128,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5634,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5635,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5675,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5676,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5731,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5732,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5739,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5740,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5740,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5741,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5741,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5742,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5769,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5770,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5778,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5779,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5787,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5788,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5896,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5911,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5912,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5923,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5924,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(181,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1326144 (ipc=221.0) sim_rate=82884 (inst/sec) elapsed = 0:0:00:16 / Wed Feb 11 18:15:46 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6141,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6142,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6156,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6157,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6215,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6225,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6266,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6298,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6309,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6415,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6416,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6549,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6550,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(138,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6629,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6630,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6677,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6678,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6748,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6749,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6759,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6760,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6764,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6765,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6808,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6809,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6818,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6819,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6829,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6830,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6876,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6919,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6920,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6930,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6931,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6973,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7050,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7051,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(149,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7161,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7162,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7291,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7354,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7355,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7434,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7435,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7472,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7473,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1565024 (ipc=208.7) sim_rate=92060 (inst/sec) elapsed = 0:0:00:17 / Wed Feb 11 18:15:47 2015
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7550,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7551,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7606,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7607,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7678,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7679,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7696,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7697,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7719,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7720,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7731,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7732,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(164,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7825,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7826,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7869,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7870,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7876,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7877,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7903,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7904,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7947,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7948,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7994,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7995,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8032,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8059,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8060,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8076,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8077,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8083,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8084,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8092,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8093,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8134,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8135,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8140,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8141,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8205,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8206,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(167,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8273,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8300,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8308,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8310,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8333,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8334,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8362,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8363,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8373,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8390,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8391,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8451,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8452,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1782912 (ipc=209.8) sim_rate=99050 (inst/sec) elapsed = 0:0:00:18 / Wed Feb 11 18:15:48 2015
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8511,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8512,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8535,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8536,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8537,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8538,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8554,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8555,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(242,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(8629,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8639,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8711,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8712,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8736,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8737,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8753,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8754,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8816,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8817,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8878,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8879,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8951,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8952,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8966,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8967,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8983,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8984,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(211,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9105,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9106,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9113,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9114,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9139,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9147,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9230,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9256,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9276,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9277,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9328,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9329,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(207,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9426,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9427,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9474,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9475,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2020608 (ipc=212.7) sim_rate=106347 (inst/sec) elapsed = 0:0:00:19 / Wed Feb 11 18:15:49 2015
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9503,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9601,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9664,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9665,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9687,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9688,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9746,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9747,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9768,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9769,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9804,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(233,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9848,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9880,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9972,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9973,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10011,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10012,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10028,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10029,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10032,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10033,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10038,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10039,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10090,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10109,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10110,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10145,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10146,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10169,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10170,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10171,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(282,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10222,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10248,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10249,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10280,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10281,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10346,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10347,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10365,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10366,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2241216 (ipc=213.4) sim_rate=112060 (inst/sec) elapsed = 0:0:00:20 / Wed Feb 11 18:15:50 2015
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10509,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10510,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10560,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10561,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10741,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10742,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10787,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10788,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10788,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10789,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(234,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10796,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10805,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10812,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10813,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10865,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10866,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10867,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10868,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10872,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10873,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10920,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10921,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11014,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11015,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11097,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11163,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11174,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11175,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(304,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11258,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11259,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11272,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11273,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11340,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11341,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11375,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11477,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11478,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11485,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11486,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2418656 (ipc=210.3) sim_rate=115174 (inst/sec) elapsed = 0:0:00:21 / Wed Feb 11 18:15:51 2015
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11537,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11538,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11593,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11594,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11637,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11638,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11638,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11638,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11639,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11639,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(315,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11688,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11689,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11753,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11754,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11763,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(11764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11772,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11773,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11870,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11871,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11891,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11892,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11984,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11985,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11987,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11988,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12056,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12057,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(323,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12131,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12132,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12137,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12138,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12169,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12170,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12253,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12254,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12259,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12260,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12316,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12317,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12321,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12322,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12331,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12362,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12363,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12441,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12442,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(294,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2658144 (ipc=212.7) sim_rate=120824 (inst/sec) elapsed = 0:0:00:22 / Wed Feb 11 18:15:52 2015
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12504,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12505,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12505,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12506,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12543,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12563,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12626,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12627,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12649,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12650,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12652,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12653,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12681,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12682,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12687,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12688,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12703,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12704,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12751,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12752,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12758,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12759,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12837,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12838,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12909,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12910,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12931,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12932,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(349,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12949,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12950,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13066,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13067,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13086,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13087,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13141,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13142,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13216,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13217,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13234,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13235,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13301,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13302,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13384,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13385,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(357,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13440,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13441,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13478,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13479,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2854944 (ipc=211.5) sim_rate=124128 (inst/sec) elapsed = 0:0:00:23 / Wed Feb 11 18:15:53 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13538,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13539,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13655,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13722,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13723,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13790,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13791,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13799,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13837,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13876,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13877,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13878,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13879,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13932,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(344,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13961,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13962,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13965,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13966,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13981,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13982,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14040,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14041,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14041,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14042,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14066,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14067,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14093,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14094,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14141,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14142,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14148,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14149,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14248,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14249,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14256,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14257,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(343,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14307,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14308,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14311,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14312,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14332,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14395,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14396,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14397,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14398,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14478,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14479,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14484,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14485,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14485,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14486,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3083040 (ipc=212.6) sim_rate=128460 (inst/sec) elapsed = 0:0:00:24 / Wed Feb 11 18:15:54 2015
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14513,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14514,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14647,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14648,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(390,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14693,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14694,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14764,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14765,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14780,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14781,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14821,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14835,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14836,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14851,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14852,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14888,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14915,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14916,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14917,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14918,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15011,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15012,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15025,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15103,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15104,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(349,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15177,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15178,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15219,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15239,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15248,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15249,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15262,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(15263,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15303,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15304,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15367,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15368,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15373,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15586,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15587,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15596,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15597,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15610,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15611,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(412,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15666,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15709,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15710,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15711,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15712,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15732,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15773,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15774,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15784,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15873,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15874,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15909,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15910,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15965,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15984,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15985,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3402304 (ipc=212.6) sim_rate=136092 (inst/sec) elapsed = 0:0:00:25 / Wed Feb 11 18:15:55 2015
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16007,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16008,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16065,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16066,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(387,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16127,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(16128,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16195,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16212,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(16213,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16249,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16250,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16264,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16341,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16396,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16397,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16401,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16402,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16456,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16457,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16476,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16477,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16495,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16496,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(374,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16702,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(16703,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16733,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(16734,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16758,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16759,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16814,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16818,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16819,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16824,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16825,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16902,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16903,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16928,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16929,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16942,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16943,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16948,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16949,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16950,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16951,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(445,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16999,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17000,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3620672 (ipc=213.0) sim_rate=139256 (inst/sec) elapsed = 0:0:00:26 / Wed Feb 11 18:15:56 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17050,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17051,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17076,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17147,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17148,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17155,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17156,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17209,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17210,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17219,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17220,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17226,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17227,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17279,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17280,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17282,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17283,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17320,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17321,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(403,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17391,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17392,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17404,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17405,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17466,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17467,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17567,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17568,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17591,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17653,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17654,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17730,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17731,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17752,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17753,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17814,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17817,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17818,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17886,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17887,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17892,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17893,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(470,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17935,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17936,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17944,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17945,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17967,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17968,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3817696 (ipc=212.1) sim_rate=141396 (inst/sec) elapsed = 0:0:00:27 / Wed Feb 11 18:15:57 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18056,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18081,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18082,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18138,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18139,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18189,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18190,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18201,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18202,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18213,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18214,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18220,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18221,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(480,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18337,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18338,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18362,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18363,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18370,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18371,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18447,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18448,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18464,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18465,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18491,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18492,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18554,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18555,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(446,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18577,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18578,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18608,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18609,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18691,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18692,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18745,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18746,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18757,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18758,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18799,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18800,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18833,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(18834,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18856,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18857,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18885,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18886,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18916,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18927,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(18928,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18997,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18998,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18999,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19000,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4073536 (ipc=214.4) sim_rate=145483 (inst/sec) elapsed = 0:0:00:28 / Wed Feb 11 18:15:58 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(443,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(19051,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19112,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19113,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19124,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19125,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19131,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19132,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19193,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19194,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19205,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19262,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19263,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19378,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19379,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19399,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19400,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19433,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19434,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(460,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19492,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19493,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19638,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19639,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19641,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19642,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19758,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19766,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19767,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19775,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19776,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19825,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19892,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19893,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(495,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19926,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19927,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19999,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20000,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4295200 (ipc=214.8) sim_rate=148110 (inst/sec) elapsed = 0:0:00:29 / Wed Feb 11 18:15:59 2015
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20147,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20148,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20197,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(20198,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20203,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20204,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20213,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20214,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20222,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20223,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20323,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20324,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20338,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(20339,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20370,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20371,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20419,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20419,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20420,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20420,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(532,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20462,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(20463,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20474,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20475,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20478,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20479,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20644,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(20645,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20669,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20670,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20670,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20671,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20675,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20676,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20679,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20680,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20750,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20798,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20799,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20859,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20869,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20870,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(480,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20913,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20925,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20972,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20973,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20976,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(20977,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 4491552 (ipc=213.9) sim_rate=149718 (inst/sec) elapsed = 0:0:00:30 / Wed Feb 11 18:16:00 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21009,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21010,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21074,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21075,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21179,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21180,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21247,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21248,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21300,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21318,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(503,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21324,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(21325,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21434,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21435,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21449,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(21450,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21494,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(21495,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21501,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21502,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21510,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21511,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21519,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21520,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21566,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21567,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21591,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21592,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21619,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(21620,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21665,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21666,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21674,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(21675,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(533,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21711,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21712,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21737,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21738,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21780,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21800,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21801,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21852,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21853,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21872,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21873,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 4722912 (ipc=214.7) sim_rate=152352 (inst/sec) elapsed = 0:0:00:31 / Wed Feb 11 18:16:01 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22002,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22003,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22011,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22012,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22163,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22203,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22204,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(514,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22252,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22253,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22272,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22273,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22355,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22356,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22372,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22373,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22424,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22425,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22428,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22429,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22504,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(22505,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(553,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22565,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22566,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(22629,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22675,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22676,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22724,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22725,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22749,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22767,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22768,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22814,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22815,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22833,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(22834,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(22915,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22966,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22967,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22970,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22971,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22976,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22977,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 4921792 (ipc=214.0) sim_rate=153806 (inst/sec) elapsed = 0:0:00:32 / Wed Feb 11 18:16:02 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23061,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23062,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23063,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23064,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23067,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23071,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23072,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(549,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23140,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23141,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23186,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23187,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23229,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23300,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23301,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23314,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23315,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23372,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23373,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23446,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23552,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23552,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23553,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23553,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(610,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23561,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23562,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23681,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23763,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23819,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23820,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23821,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(23822,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23871,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23872,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23912,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23913,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23934,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23935,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23940,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23941,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(617,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23961,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23962,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23968,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23969,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 5143296 (ipc=214.3) sim_rate=155857 (inst/sec) elapsed = 0:0:00:33 / Wed Feb 11 18:16:03 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24011,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24060,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24061,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24089,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24090,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24093,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24094,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24103,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24104,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24159,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24160,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24178,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24179,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24208,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24209,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24209,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(24210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24220,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(24221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24280,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24281,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(631,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24357,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24358,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24400,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24401,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24408,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24409,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24414,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24415,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24444,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24445,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(24478,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24495,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24496,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24597,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24598,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(642,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24647,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24648,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24684,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24685,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24707,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24708,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24730,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24763,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24764,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24853,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24862,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24863,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24893,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24894,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24941,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24942,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24991,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24992,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 5392800 (ipc=215.7) sim_rate=158611 (inst/sec) elapsed = 0:0:00:34 / Wed Feb 11 18:16:04 2015
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(641,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25185,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25285,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25286,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25291,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25292,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25351,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25352,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25354,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25355,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25400,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25407,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25408,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25498,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25499,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25558,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25559,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25651,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25652,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(618,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25723,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25733,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25734,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25800,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25801,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25883,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25884,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25907,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25908,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25915,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25916,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25924,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25925,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25962,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25963,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 5558656 (ipc=213.8) sim_rate=158818 (inst/sec) elapsed = 0:0:00:35 / Wed Feb 11 18:16:05 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26107,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26108,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26113,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26114,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26167,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26168,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(626,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26196,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26197,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26233,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26274,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26275,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26275,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26276,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26280,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26281,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26303,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26304,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26330,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26331,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26341,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26375,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26376,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26437,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26438,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26450,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26451,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26491,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26492,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26494,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26495,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26517,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26518,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(653,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26523,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26573,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26574,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26582,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26583,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26584,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26585,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26646,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26647,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26649,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26650,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26675,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(26676,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26732,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26733,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26738,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26739,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26739,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26740,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26745,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26746,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26784,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26785,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26838,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(665,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26863,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26942,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26943,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 5813312 (ipc=215.3) sim_rate=161480 (inst/sec) elapsed = 0:0:00:36 / Wed Feb 11 18:16:06 2015
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27013,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27014,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27032,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27085,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27086,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27143,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27144,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27147,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27148,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27154,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27155,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27207,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(27208,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27275,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27284,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27285,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27356,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27357,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(703,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27410,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27411,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27428,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(27429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27480,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27481,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27523,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27524,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27624,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27625,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27633,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27634,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27655,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27656,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(680,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27772,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27773,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27797,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27798,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27914,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27915,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27946,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27947,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27980,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(27981,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 6022176 (ipc=215.1) sim_rate=162761 (inst/sec) elapsed = 0:0:00:37 / Wed Feb 11 18:16:07 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28020,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28021,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28022,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28023,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28084,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(28085,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28085,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28144,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(28145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28157,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28158,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(731,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28292,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28293,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28299,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(28300,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28306,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28307,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28360,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28361,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28393,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28394,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28419,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28420,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28470,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28471,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28600,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28601,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28622,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(28623,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28631,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28632,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28638,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28639,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(682,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28746,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28747,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28750,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(28751,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28816,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28818,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28819,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28826,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28827,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28875,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28876,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28885,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28886,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28950,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28951,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28957,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28958,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28959,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(28960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28977,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(28978,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 6256576 (ipc=215.7) sim_rate=164646 (inst/sec) elapsed = 0:0:00:38 / Wed Feb 11 18:16:08 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(713,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29039,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29040,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29220,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29221,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29234,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29235,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29286,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29287,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29328,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29391,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29392,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29491,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29492,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29522,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29523,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29574,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29575,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(762,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29682,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(29683,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29689,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29690,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29693,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29694,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29777,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29777,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29778,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29778,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29809,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29810,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29859,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29860,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29883,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29884,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29892,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29893,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29939,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29953,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 6449088 (ipc=215.0) sim_rate=165361 (inst/sec) elapsed = 0:0:00:39 / Wed Feb 11 18:16:09 2015
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30012,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(30013,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(738,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30050,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30051,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30076,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30077,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30117,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30118,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30148,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(30149,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30176,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30177,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30280,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(30281,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30305,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30306,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30335,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(30336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30437,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30438,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30439,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30440,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(737,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30494,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30495,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30547,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(30548,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30632,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30633,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30696,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30697,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30761,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30773,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(30774,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30789,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30790,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30833,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30834,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30856,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30857,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30901,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30902,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30916,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30917,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(767,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30994,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30995,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 6661952 (ipc=214.9) sim_rate=166548 (inst/sec) elapsed = 0:0:00:40 / Wed Feb 11 18:16:10 2015
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31020,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31021,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31064,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31065,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31129,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31130,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31203,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31204,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31217,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31256,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31257,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31289,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31290,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31301,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31302,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31338,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31339,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(805,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31375,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31376,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31430,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31431,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31432,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31433,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (31436,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(31437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31474,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31475,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31511,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31512,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31537,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31538,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31582,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31713,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31714,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31804,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31805,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(764,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31853,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31854,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31894,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31895,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31946,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31947,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31961,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31962,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31999,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32000,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 6866592 (ipc=214.6) sim_rate=167477 (inst/sec) elapsed = 0:0:00:41 / Wed Feb 11 18:16:11 2015
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32022,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(32023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32063,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32064,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (32075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(32076,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32125,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32179,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (32238,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(32239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32269,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(32270,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32324,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32325,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32325,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32326,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32393,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32394,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(829,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32495,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32496,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32518,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32519,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (32542,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(32543,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32602,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32603,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32671,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32672,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32751,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32752,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(807,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32787,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32788,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32816,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32848,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32909,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(32910,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33006,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33007,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (33008,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(33009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33043,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33044,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33111,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33112,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33162,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33163,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33173,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33174,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(814,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33211,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33212,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33232,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33233,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33263,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33306,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33387,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33388,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33445,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33446,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33463,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33464,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33483,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33484,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33488,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33489,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 7177632 (ipc=214.3) sim_rate=170896 (inst/sec) elapsed = 0:0:00:42 / Wed Feb 11 18:16:12 2015
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33520,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33521,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33570,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33571,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33581,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33582,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33606,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33625,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33626,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33635,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33636,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(823,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33665,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33666,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33690,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33709,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33710,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33738,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33744,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33745,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33816,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33817,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33888,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33889,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34033,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(34034,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34051,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34052,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34121,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34122,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34125,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34126,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(835,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34157,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34158,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34210,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34211,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34237,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34238,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34368,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(34369,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34370,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34371,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34399,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34408,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34409,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34442,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34443,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34457,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34458,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 7402592 (ipc=214.6) sim_rate=172153 (inst/sec) elapsed = 0:0:00:43 / Wed Feb 11 18:16:13 2015
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(881,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34536,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34584,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34585,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34688,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34689,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34750,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34751,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34775,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34776,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34801,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34802,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34807,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(34808,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34874,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34875,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34897,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(34898,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (34940,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(34941,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35052,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35053,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(825,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35071,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35072,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35121,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35144,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35145,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35195,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35196,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35284,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35285,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35345,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35347,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35348,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35359,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35360,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35415,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35416,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35420,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35421,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(899,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35476,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35477,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 7621568 (ipc=214.7) sim_rate=173217 (inst/sec) elapsed = 0:0:00:44 / Wed Feb 11 18:16:14 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35552,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35553,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35559,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35560,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35572,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35573,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35611,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35612,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35655,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35741,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35742,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35784,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35785,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35805,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35806,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35832,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35833,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35925,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35926,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(914,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35941,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35942,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35946,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35947,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (36014,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(36015,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36042,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36043,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36106,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36107,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36125,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36126,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36126,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36127,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36128,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36186,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(36187,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36188,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36189,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36198,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36199,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36206,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36207,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36294,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36295,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36308,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36309,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(888,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36338,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36339,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36358,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36359,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36470,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36471,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 7826112 (ipc=214.4) sim_rate=173913 (inst/sec) elapsed = 0:0:00:45 / Wed Feb 11 18:16:15 2015
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36504,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36505,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36693,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36694,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36706,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36707,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36749,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36750,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36776,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36777,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(873,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36816,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36817,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36820,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36821,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36856,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36857,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36908,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36909,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36932,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36937,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36938,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36984,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36985,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37065,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37066,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37079,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37090,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37091,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37126,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37147,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37148,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37191,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37192,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(943,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37207,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37208,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37212,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37213,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37249,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37261,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37262,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37402,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37403,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37457,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37458,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37458,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37459,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37467,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37468,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 8058528 (ipc=214.9) sim_rate=175185 (inst/sec) elapsed = 0:0:00:46 / Wed Feb 11 18:16:16 2015
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(921,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37649,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37650,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37661,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37662,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37663,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37664,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37678,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37679,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37767,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37768,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37799,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37800,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37802,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37803,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37854,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37860,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37861,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37873,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37874,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37922,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37923,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37979,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37980,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(925,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38068,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38069,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38111,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38112,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38131,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38132,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38154,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38155,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38233,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38234,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38263,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38264,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38305,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38306,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38368,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38369,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38402,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38403,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38452,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38453,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 8255168 (ipc=214.4) sim_rate=175641 (inst/sec) elapsed = 0:0:00:47 / Wed Feb 11 18:16:17 2015
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(924,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38554,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38555,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38658,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38659,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38702,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38703,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38706,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38707,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38714,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38715,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38776,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38777,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38781,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38782,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38793,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38794,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38797,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38798,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38840,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38841,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38851,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38852,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38887,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38888,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(932,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38996,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38997,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39042,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39043,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39048,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39049,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39107,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39108,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39110,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39111,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39149,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39150,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39157,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39158,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39163,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39231,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39232,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39278,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39279,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39280,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(952,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39353,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39380,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39381,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39393,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39394,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39428,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39429,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39430,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39431,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39482,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39483,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 8492480 (ipc=215.0) sim_rate=176926 (inst/sec) elapsed = 0:0:00:48 / Wed Feb 11 18:16:18 2015
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39544,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39545,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39717,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39718,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39723,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39815,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39816,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39895,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39895,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39896,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39896,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1014,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39903,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39904,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39959,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39960,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39960,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39963,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39964,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39990,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39991,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39993,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39994,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40010,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40045,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40046,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40112,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40113,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40314,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40315,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(953,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40382,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40383,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40449,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(40450,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40456,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(40457,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40462,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40463,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 8684928 (ipc=214.4) sim_rate=177243 (inst/sec) elapsed = 0:0:00:49 / Wed Feb 11 18:16:19 2015
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40510,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40511,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40578,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40580,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40581,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40617,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40618,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40620,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40621,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40672,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40673,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1009,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40749,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40750,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40755,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40756,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40756,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40757,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40773,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40784,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(40785,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40814,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(40815,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40832,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40833,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40847,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40899,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40934,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40935,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1045,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41003,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41007,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41008,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41069,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(41070,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41115,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(41116,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41116,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41117,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41234,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41235,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41259,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41312,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41313,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41350,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41351,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41418,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41419,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1055,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41450,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41451,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41499,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(41500,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 8943840 (ipc=215.5) sim_rate=178876 (inst/sec) elapsed = 0:0:00:50 / Wed Feb 11 18:16:20 2015
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41525,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41526,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41591,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(41592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41592,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41593,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41601,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41602,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41639,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(41640,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41659,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41675,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41676,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41687,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41688,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41734,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41735,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41744,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41745,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41907,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41908,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1028,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41927,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41928,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41937,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(41938,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42061,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42062,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42087,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42088,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42097,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42199,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42200,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42205,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42219,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42307,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42308,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42313,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42314,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42317,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(42318,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42323,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42324,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42375,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(42376,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1081,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42403,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42404,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 9140160 (ipc=215.1) sim_rate=179218 (inst/sec) elapsed = 0:0:00:51 / Wed Feb 11 18:16:21 2015
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42524,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42525,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42599,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42600,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42664,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42737,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42738,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42772,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42791,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42792,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1088,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42843,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(42844,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42846,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42847,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42929,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42930,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42950,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(42951,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42990,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(42991,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42992,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42993,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43059,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43060,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43068,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43069,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43103,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43104,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43119,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43120,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43134,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43139,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43143,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43144,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43181,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43182,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43208,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43209,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43213,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43214,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1103,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43256,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43320,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43321,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(43321,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43382,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(43383,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43409,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43410,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43429,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(43430,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43484,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(43485,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43498,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(43499,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 9391232 (ipc=215.9) sim_rate=180600 (inst/sec) elapsed = 0:0:00:52 / Wed Feb 11 18:16:22 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43556,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(43557,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1111,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43601,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43602,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43604,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43605,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43672,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43673,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43712,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43713,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43713,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(43714,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43836,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(43837,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43891,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43919,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43920,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43944,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43945,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43959,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43960,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44063,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44064,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1048,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44083,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44084,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44121,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44122,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44153,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44154,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (44250,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(44251,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44284,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44285,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44299,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44300,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44356,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(44357,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44366,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44367,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44429,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44430,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 9583520 (ipc=215.4) sim_rate=180821 (inst/sec) elapsed = 0:0:00:53 / Wed Feb 11 18:16:23 2015
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44538,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44539,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1127,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44675,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44676,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44694,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44695,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44727,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44728,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (44769,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(44770,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44875,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44925,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44926,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44994,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44995,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 9690304 (ipc=215.3) sim_rate=179450 (inst/sec) elapsed = 0:0:00:54 / Wed Feb 11 18:16:24 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45003,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45004,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1087,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45054,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45055,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45072,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45073,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45101,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45102,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (45163,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(45164,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45172,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45174,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45175,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (45245,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(45246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45261,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45262,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45264,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(45265,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45293,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45307,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45308,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45383,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45384,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1073,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (45393,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(45394,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45400,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45401,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (45444,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(45445,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45489,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45490,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45547,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45548,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45559,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(45560,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45652,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45653,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45667,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45668,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45774,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45775,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45791,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45792,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1090,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45852,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(45853,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45863,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45869,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45870,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45961,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45962,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (45967,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(45968,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 9907904 (ipc=215.4) sim_rate=180143 (inst/sec) elapsed = 0:0:00:55 / Wed Feb 11 18:16:25 2015
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46001,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(46002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46097,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46098,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46108,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46109,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46169,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46234,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46235,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46279,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46280,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46342,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46343,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46373,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46374,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46374,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46375,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1178,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46403,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (46412,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(46413,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46453,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46454,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46462,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(46463,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46474,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(46475,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 9998272 (ipc=215.0) sim_rate=178540 (inst/sec) elapsed = 0:0:00:56 / Wed Feb 11 18:16:26 2015
GPGPU-Sim uArch: Shader 11 finished CTA #5 (46547,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(46548,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46574,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46575,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (46634,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(46635,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46646,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(46647,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (46664,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(46665,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46734,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46735,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1148,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46866,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46918,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(46919,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46922,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46923,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46936,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46937,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46977,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(46978,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46998,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46999,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 10106176 (ipc=215.0) sim_rate=177301 (inst/sec) elapsed = 0:0:00:57 / Wed Feb 11 18:16:27 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47057,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(47058,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47090,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(47091,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47159,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47160,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47168,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47169,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47175,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47176,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47183,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(47184,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47191,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47192,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47193,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (47231,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(47232,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1202,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47245,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(47246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (47285,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(47286,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47356,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47359,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(47360,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47370,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47371,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47476,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47477,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47492,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(47493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47493,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47494,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47543,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47544,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1213,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47657,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47658,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47659,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47660,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47765,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(47766,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47772,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47773,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47812,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47813,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47830,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(47831,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47841,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47900,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(47901,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47957,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47958,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1170,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 10358080 (ipc=215.8) sim_rate=178587 (inst/sec) elapsed = 0:0:00:58 / Wed Feb 11 18:16:28 2015
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48019,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48020,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48025,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48026,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48029,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48030,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48198,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48199,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48202,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48203,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48312,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(48313,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48441,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48442,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1229,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48491,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48492,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 10454464 (ipc=215.6) sim_rate=177194 (inst/sec) elapsed = 0:0:00:59 / Wed Feb 11 18:16:29 2015
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48516,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(48517,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48544,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48545,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48546,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48622,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48623,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48638,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48639,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48639,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(48640,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48671,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48672,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48680,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(48681,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48691,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48754,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48755,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48809,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48810,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48819,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48820,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48877,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(48878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48915,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48916,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48920,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48921,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1245,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 10553760 (ipc=215.4) sim_rate=175896 (inst/sec) elapsed = 0:0:01:00 / Wed Feb 11 18:16:30 2015
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49013,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(49014,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (49022,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(49023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49071,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49072,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49155,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49156,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49263,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49264,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1196,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49378,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49379,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49384,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49385,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49450,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49451,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 10664256 (ipc=215.4) sim_rate=174823 (inst/sec) elapsed = 0:0:01:01 / Wed Feb 11 18:16:31 2015
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49523,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49524,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49578,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(49579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49628,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49629,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49635,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(49636,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49658,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49659,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (49766,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(49767,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (49767,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(49768,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49777,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49778,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49831,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(49832,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49903,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49904,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49924,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49925,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1210,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49939,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49940,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49983,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(49984,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 10749344 (ipc=215.0) sim_rate=173376 (inst/sec) elapsed = 0:0:01:02 / Wed Feb 11 18:16:32 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50086,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50087,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50114,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50115,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (50150,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(50151,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50185,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50186,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50193,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50194,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50241,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50242,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50246,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50247,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50293,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50294,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50324,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50325,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (50330,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(50331,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50353,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50354,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50396,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50397,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50464,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(50465,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50470,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50471,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1264,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 10837440 (ipc=214.6) sim_rate=172022 (inst/sec) elapsed = 0:0:01:03 / Wed Feb 11 18:16:33 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50516,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50517,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50611,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50612,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50620,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(50621,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50631,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50632,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50640,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50641,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50697,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50717,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50718,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50718,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(50719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50819,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50841,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50842,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50849,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50850,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1253,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50966,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50967,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51102,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(51103,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51141,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51142,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51143,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51196,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51197,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51207,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51208,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51277,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51278,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51279,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(51280,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1241,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (51304,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(51305,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51371,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51372,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (51439,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(51440,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51444,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51446,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51447,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 11070976 (ipc=215.0) sim_rate=172984 (inst/sec) elapsed = 0:0:01:04 / Wed Feb 11 18:16:34 2015
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51502,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51503,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51507,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (51557,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(51558,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51676,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51677,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1270,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51714,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51715,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51724,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51725,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51726,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51727,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51773,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51844,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51845,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51846,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51874,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51875,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 11192352 (ipc=215.2) sim_rate=172190 (inst/sec) elapsed = 0:0:01:05 / Wed Feb 11 18:16:35 2015
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52052,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52053,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52073,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52074,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (52075,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(52076,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52117,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52118,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1269,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52253,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(52254,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52291,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(52292,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52293,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52294,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52314,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52315,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (52344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(52345,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52363,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(52364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52372,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52373,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52468,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52469,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52478,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52479,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 11285152 (ipc=215.0) sim_rate=170987 (inst/sec) elapsed = 0:0:01:06 / Wed Feb 11 18:16:36 2015
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52521,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52522,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (52630,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(52631,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52659,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52660,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1330,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (52725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(52726,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52753,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52754,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52759,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(52760,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (52770,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(52771,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52840,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(52841,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (52869,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(52870,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52888,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52889,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52996,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52997,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 11374816 (ipc=214.6) sim_rate=169773 (inst/sec) elapsed = 0:0:01:07 / Wed Feb 11 18:16:37 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53090,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53091,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53112,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53113,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1293,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53175,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53176,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53210,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53211,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (53289,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(53290,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53382,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53383,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53392,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53393,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53461,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53462,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 11467680 (ipc=214.3) sim_rate=168642 (inst/sec) elapsed = 0:0:01:08 / Wed Feb 11 18:16:38 2015
GPGPU-Sim uArch: Shader 0 finished CTA #4 (53563,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(53564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (53633,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(53634,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1298,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53652,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53653,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (53715,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(53716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (53716,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(53717,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53718,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53728,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53729,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53778,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53779,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (53794,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(53795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (53802,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(53803,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53821,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53822,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53827,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53828,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53829,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53830,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53839,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53840,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (53882,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(53883,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53890,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53954,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53955,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1299,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53992,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53993,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 11601376 (ipc=214.8) sim_rate=168135 (inst/sec) elapsed = 0:0:01:09 / Wed Feb 11 18:16:39 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54015,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(54016,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54082,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(54083,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54095,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(54096,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54121,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54122,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54159,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54160,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54212,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54256,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54257,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54326,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54327,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54328,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54329,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1333,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54387,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54388,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54490,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54491,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54493,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54494,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 11708384 (ipc=214.8) sim_rate=167262 (inst/sec) elapsed = 0:0:01:10 / Wed Feb 11 18:16:40 2015
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54612,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(54613,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54637,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54638,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54646,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(54647,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54676,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54677,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (54737,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(54738,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54741,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(54742,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54872,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54873,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54881,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54882,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1384,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54982,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54983,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (54985,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(54986,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (55057,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(55058,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55059,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55062,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55063,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55111,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(55112,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55187,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(55188,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55245,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55246,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (55249,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(55250,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55251,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55252,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55266,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(55267,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1336,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55466,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55467,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 11896992 (ipc=214.4) sim_rate=167563 (inst/sec) elapsed = 0:0:01:11 / Wed Feb 11 18:16:41 2015
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55504,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55505,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55513,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55514,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (55535,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(55536,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55587,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55588,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (55597,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(55598,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55668,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55669,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55781,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55782,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (55791,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(55792,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1404,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55853,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55854,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (55855,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(55856,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (55919,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(55920,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (55923,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(55924,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55925,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55935,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55936,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55997,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55998,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 12022080 (ipc=214.7) sim_rate=166973 (inst/sec) elapsed = 0:0:01:12 / Wed Feb 11 18:16:42 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56073,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56074,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56129,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56130,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (56139,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(56140,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56156,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (56189,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(56190,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56205,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56206,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1413,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56304,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56310,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56311,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (56315,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(56316,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56360,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56361,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56461,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56462,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56472,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56473,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 12123232 (ipc=214.6) sim_rate=166071 (inst/sec) elapsed = 0:0:01:13 / Wed Feb 11 18:16:43 2015
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56521,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56522,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56578,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56579,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56580,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56581,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56595,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56596,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1427,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (56652,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56652,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(56653,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56653,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56656,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56657,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56794,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56795,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56844,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(56845,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56855,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(56856,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (56915,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(56916,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56973,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56974,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 12240480 (ipc=214.7) sim_rate=165411 (inst/sec) elapsed = 0:0:01:14 / Wed Feb 11 18:16:44 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57041,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57042,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57115,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57116,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1412,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57213,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(57214,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57228,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57229,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (57281,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(57282,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57334,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(57335,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57381,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(57382,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57399,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57400,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57400,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57409,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57410,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57450,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57454,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57455,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57490,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57491,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57491,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(57492,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 12329792 (ipc=214.4) sim_rate=164397 (inst/sec) elapsed = 0:0:01:15 / Wed Feb 11 18:16:45 2015
GPGPU-Sim uArch: Shader 0 finished CTA #5 (57546,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(57547,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57568,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57569,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1446,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57672,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57673,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (57720,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(57721,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57781,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57782,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57843,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57888,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57889,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57991,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57992,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 12420544 (ipc=214.1) sim_rate=163428 (inst/sec) elapsed = 0:0:01:16 / Wed Feb 11 18:16:46 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58019,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58020,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58041,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58042,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58074,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58075,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58078,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(58079,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58127,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58128,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1457,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (58141,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(58142,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58179,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58295,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58301,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58315,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58391,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58392,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (58393,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(58394,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58479,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58480,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 12527808 (ipc=214.2) sim_rate=162698 (inst/sec) elapsed = 0:0:01:17 / Wed Feb 11 18:16:47 2015
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58503,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58545,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58546,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58549,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58550,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58556,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58557,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1425,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58612,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(58613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58644,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58645,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58727,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58728,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58738,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58739,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (58739,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(58740,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58858,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58859,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58935,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(58936,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1482,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58992,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58993,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59097,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59098,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59166,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59178,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59179,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59187,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59188,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59189,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59196,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59197,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59203,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59204,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59228,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59266,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(59267,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59271,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59272,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1429,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59322,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (59397,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(59398,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59414,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(59415,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59468,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59469,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 12774816 (ipc=214.7) sim_rate=163779 (inst/sec) elapsed = 0:0:01:18 / Wed Feb 11 18:16:48 2015
GPGPU-Sim uArch: Shader 7 finished CTA #5 (59531,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(59532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59538,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(59539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59547,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59610,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59611,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59663,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59664,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59684,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59685,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59686,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(59687,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1453,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (59854,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(59855,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (59868,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(59869,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59869,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (59932,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(59933,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(59939,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59988,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59989,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59994,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59995,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 12878592 (ipc=214.6) sim_rate=163020 (inst/sec) elapsed = 0:0:01:19 / Wed Feb 11 18:16:49 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60024,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60025,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60037,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60038,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60105,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60106,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60138,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(60139,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60225,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60226,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60250,0), 5 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1516,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (60263,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(60264,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60431,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60432,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 12965920 (ipc=214.3) sim_rate=162074 (inst/sec) elapsed = 0:0:01:20 / Wed Feb 11 18:16:50 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60503,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60504,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60513,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(60514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (60553,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(60554,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60554,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60555,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60569,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60570,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60682,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60683,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60687,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60688,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60694,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(60695,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (60696,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(60697,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1525,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (60813,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(60814,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60825,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60826,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (60872,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(60873,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60890,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60891,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60893,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60894,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60911,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60912,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60981,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60982,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60999,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61000,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 13081184 (ipc=214.4) sim_rate=161496 (inst/sec) elapsed = 0:0:01:21 / Wed Feb 11 18:16:51 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61006,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61034,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(61035,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61098,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61099,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1495,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61143,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61144,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61145,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61146,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (61180,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(61181,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61204,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61205,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61285,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61286,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (61297,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(61298,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61346,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61347,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (61350,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(61351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61355,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(61356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61429,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61430,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61440,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61441,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61460,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61461,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61462,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 13208864 (ipc=214.8) sim_rate=161083 (inst/sec) elapsed = 0:0:01:22 / Wed Feb 11 18:16:52 2015
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1487,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61556,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61557,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61578,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61579,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61587,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61588,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61646,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61647,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61709,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61710,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (61758,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(61759,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61771,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(61772,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61843,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61844,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61845,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(61846,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61846,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61847,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1520,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61979,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61980,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 13323328 (ipc=214.9) sim_rate=160522 (inst/sec) elapsed = 0:0:01:23 / Wed Feb 11 18:16:53 2015
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62013,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(62014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62071,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62072,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62098,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62099,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62142,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62211,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62215,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62216,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62299,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62300,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1568,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (62313,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(62314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (62406,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(62407,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62450,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(62451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62451,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(62452,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (62453,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(62454,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 13444832 (ipc=215.1) sim_rate=160057 (inst/sec) elapsed = 0:0:01:24 / Wed Feb 11 18:16:54 2015
GPGPU-Sim uArch: Shader 10 finished CTA #5 (62500,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(62501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (62612,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(62613,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (62655,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(62656,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (62674,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(62675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62688,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62693,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62694,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62745,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62746,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (62777,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(62778,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1582,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62876,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(62877,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 13534688 (ipc=214.8) sim_rate=159231 (inst/sec) elapsed = 0:0:01:25 / Wed Feb 11 18:16:55 2015
GPGPU-Sim uArch: Shader 13 finished CTA #5 (63001,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(63002,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63010,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63041,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63042,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63060,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(63061,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63101,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(63102,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63123,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(63124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63128,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(63129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63165,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63166,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1589,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63208,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63299,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63300,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63377,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(63378,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63440,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63441,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 13646176 (ipc=214.9) sim_rate=158676 (inst/sec) elapsed = 0:0:01:26 / Wed Feb 11 18:16:56 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63527,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63574,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(63575,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (63647,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(63648,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63648,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63649,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63649,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63650,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63653,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(63654,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1600,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63693,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63694,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63706,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(63707,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63724,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(63725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (63732,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(63733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63913,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63914,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63925,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(63926,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63931,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(63932,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63980,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63981,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64058,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64059,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64105,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64106,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (64119,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(64120,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64121,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(64122,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1612,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64200,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(64201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (64241,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(64242,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64247,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64248,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64265,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64266,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64313,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64316,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(64317,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (64335,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(64336,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64376,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64377,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (64432,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(64433,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (64437,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(64438,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64480,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64481,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 13863296 (ipc=214.9) sim_rate=159348 (inst/sec) elapsed = 0:0:01:27 / Wed Feb 11 18:16:57 2015
GPGPU-Sim uArch: Shader 11 finished CTA #3 (64533,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(64534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64560,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64561,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (64584,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(64585,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64607,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(64608,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1628,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64622,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64623,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64668,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64669,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (64755,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(64756,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (64766,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(64767,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (64803,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(64804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64840,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(64841,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64890,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64891,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64980,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(64981,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 13944704 (ipc=214.5) sim_rate=158462 (inst/sec) elapsed = 0:0:01:28 / Wed Feb 11 18:16:58 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65010,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(65011,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (65044,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(65045,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65046,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65047,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65083,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(65084,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65089,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(65090,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1641,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65160,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(65161,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65197,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(65198,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (65286,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(65287,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65291,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(65292,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (65295,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(65296,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65408,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(65409,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (65414,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(65415,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65441,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(65442,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 14049952 (ipc=214.5) sim_rate=157864 (inst/sec) elapsed = 0:0:01:29 / Wed Feb 11 18:16:59 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65539,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65540,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65540,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(65541,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1604,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65556,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65557,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65628,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65629,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (65697,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(65698,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65758,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65817,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65818,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65885,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65886,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65893,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65894,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65907,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65908,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1578,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65968,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65969,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 14173312 (ipc=214.7) sim_rate=157481 (inst/sec) elapsed = 0:0:01:30 / Wed Feb 11 18:17:00 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66000,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(66001,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (66035,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(66036,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66129,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66130,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (66131,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(66132,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66175,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66176,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66184,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66185,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (66188,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66188,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(66189,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66189,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1667,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66246,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66247,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66256,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66257,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66271,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(66272,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (66325,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(66326,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66328,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(66329,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66379,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66380,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66401,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66402,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 14317312 (ipc=215.3) sim_rate=157333 (inst/sec) elapsed = 0:0:01:31 / Wed Feb 11 18:17:01 2015
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66534,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(66535,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66608,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66609,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (66616,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(66617,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66653,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(66654,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (66660,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(66661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66703,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(66704,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1591,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (66793,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(66794,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (66908,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(66909,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 14390592 (ipc=214.8) sim_rate=156419 (inst/sec) elapsed = 0:0:01:32 / Wed Feb 11 18:17:02 2015
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67138,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67139,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (67260,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(67261,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1632,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (67391,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(67392,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (67421,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(67422,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67446,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(67447,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (67460,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(67461,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (67464,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(67465,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67480,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67481,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (67563,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(67564,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67612,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(67613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67637,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67638,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (67680,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(67681,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (67710,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(67711,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67717,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67718,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1674,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67772,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(67773,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (67776,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(67777,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (67799,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(67800,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67828,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67829,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67847,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67848,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (67887,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(67888,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67899,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (67959,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(67960,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (67970,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(67971,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67979,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(67980,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 14606304 (ipc=214.8) sim_rate=157057 (inst/sec) elapsed = 0:0:01:33 / Wed Feb 11 18:17:03 2015
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68008,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68009,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (68038,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(68039,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68042,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(68043,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68170,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68171,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1687,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68185,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (68297,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(68298,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68298,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68368,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (68431,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(68432,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68443,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(68444,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68463,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(68464,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 14682848 (ipc=214.3) sim_rate=156200 (inst/sec) elapsed = 0:0:01:34 / Wed Feb 11 18:17:04 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68507,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (68512,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(68513,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (68561,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(68562,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (68563,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(68564,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68569,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68570,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (68574,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(68575,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68609,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68610,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1680,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (68752,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(68753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (68756,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(68757,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68798,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68799,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68810,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68811,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (68858,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(68859,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 14793792 (ipc=214.4) sim_rate=155724 (inst/sec) elapsed = 0:0:01:35 / Wed Feb 11 18:17:05 2015
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69011,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69012,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (69050,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(69051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (69056,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(69057,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1686,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69132,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69133,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (69243,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(69244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (69296,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(69297,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69304,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(69305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (69343,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(69344,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (69459,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(69460,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (69470,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(69471,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69471,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(69472,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 14897472 (ipc=214.4) sim_rate=155182 (inst/sec) elapsed = 0:0:01:36 / Wed Feb 11 18:17:06 2015
GPGPU-Sim uArch: Shader 12 finished CTA #3 (69516,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(69517,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (69538,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(69539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69541,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(69542,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1745,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (69572,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(69573,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69581,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69582,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (69583,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(69584,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (69626,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(69627,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (69660,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(69661,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (69732,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(69733,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (69734,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(69735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69777,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69778,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69822,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69823,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (69845,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(69846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69855,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69856,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69906,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69907,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 15014048 (ipc=214.5) sim_rate=154784 (inst/sec) elapsed = 0:0:01:37 / Wed Feb 11 18:17:07 2015
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1708,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70042,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70043,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70132,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70133,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70141,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(70142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70212,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70213,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70246,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70247,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70304,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70305,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70315,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (70351,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(70352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70366,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70367,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1729,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70431,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70432,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 15130080 (ipc=214.6) sim_rate=154388 (inst/sec) elapsed = 0:0:01:38 / Wed Feb 11 18:17:08 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (70680,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(70681,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70726,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70727,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (70731,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(70732,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70735,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70736,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (70828,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(70829,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (70846,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(70847,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (70847,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(70848,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1774,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70889,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(70890,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (70896,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(70897,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70898,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (70910,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(70911,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70943,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (70960,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(70961,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 15235456 (ipc=214.6) sim_rate=153893 (inst/sec) elapsed = 0:0:01:39 / Wed Feb 11 18:17:09 2015
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71026,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71027,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (71040,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(71041,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (71076,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(71077,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (71097,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(71098,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (71106,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(71107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71129,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71130,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (71260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(71261,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1752,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71472,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71473,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (71511,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(71512,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (71555,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(71556,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71657,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71658,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (71667,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(71668,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71673,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (71675,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(71676,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71716,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(71717,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (71755,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(71756,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (71814,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(71815,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71828,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71829,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71835,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(71836,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (71841,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(71842,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (71876,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(71877,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1802,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71939,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(71940,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 15414112 (ipc=214.1) sim_rate=154141 (inst/sec) elapsed = 0:0:01:40 / Wed Feb 11 18:17:10 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (72004,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(72005,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72111,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72112,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72184,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72192,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72193,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (72193,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(72194,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72230,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (72262,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(72263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (72292,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(72293,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72349,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72350,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1810,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (72410,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(72411,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (72419,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(72420,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72467,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72468,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 15535360 (ipc=214.3) sim_rate=153815 (inst/sec) elapsed = 0:0:01:41 / Wed Feb 11 18:17:11 2015
GPGPU-Sim uArch: Shader 9 finished CTA #5 (72540,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(72541,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (72558,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(72559,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (72608,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(72609,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72614,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(72615,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72647,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72648,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72684,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72685,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72690,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72691,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (72699,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(72700,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1776,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72758,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72759,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72765,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72766,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72817,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(72818,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (72839,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(72840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72844,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72845,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (72899,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(72900,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72908,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(72909,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (72912,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(72913,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (72973,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(72974,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 15652448 (ipc=214.4) sim_rate=153455 (inst/sec) elapsed = 0:0:01:42 / Wed Feb 11 18:17:12 2015
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73003,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(73004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73019,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73020,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (73050,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(73051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (73124,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(73125,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (73137,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(73138,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1837,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73191,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73192,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (73193,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(73194,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (73205,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(73206,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73301,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(73302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73395,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73396,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73500,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(73501,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (73601,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(73602,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73613,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73614,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73628,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73629,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1797,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73684,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(73685,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (73686,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(73687,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (73831,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(73832,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (73943,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(73944,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (73979,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(73980,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 15857472 (ipc=214.3) sim_rate=153956 (inst/sec) elapsed = 0:0:01:43 / Wed Feb 11 18:17:13 2015
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74064,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74070,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74071,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74073,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74074,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (74082,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(74083,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1853,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74121,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(74122,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (74125,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(74126,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (74174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(74175,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74203,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74204,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (74294,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(74295,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (74304,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(74305,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (74343,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(74344,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74378,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(74379,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(74391,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74438,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(74439,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74475,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(74476,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1866,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 15971840 (ipc=214.4) sim_rate=153575 (inst/sec) elapsed = 0:0:01:44 / Wed Feb 11 18:17:14 2015
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74531,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(74532,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (74535,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(74536,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (74594,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(74595,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (74659,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(74660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (74678,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(74679,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (74725,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(74726,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (74793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(74794,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74810,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(74811,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74842,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(74843,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (74938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(74939,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74954,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74955,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (74997,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(74998,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (75006,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(75007,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1876,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (75064,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(75065,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (75086,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(75087,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75138,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75139,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (75194,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(75195,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (75217,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(75218,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (75230,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(75231,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75322,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75323,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1845,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (75375,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(75376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (75379,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(75380,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (75394,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(75395,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (75442,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(75443,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75463,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(75464,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 16190080 (ipc=214.4) sim_rate=154191 (inst/sec) elapsed = 0:0:01:45 / Wed Feb 11 18:17:15 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (75509,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(75510,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (75546,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(75547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (75657,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(75658,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75669,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75670,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75706,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75707,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75732,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75733,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (75749,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(75750,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1856,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (75802,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(75803,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (75864,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(75865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75928,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(75929,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75988,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75989,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (76021,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(76022,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76110,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76111,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (76125,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(76126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (76240,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(76241,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (76271,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(76272,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (76302,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(76303,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (76305,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(76306,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1844,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76360,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76361,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (76415,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(76416,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (76424,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(76425,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (76427,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(76428,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (76489,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(76490,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76493,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76494,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 16392224 (ipc=214.3) sim_rate=154643 (inst/sec) elapsed = 0:0:01:46 / Wed Feb 11 18:17:16 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76572,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(76573,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (76583,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(76584,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (76592,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(76593,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (76627,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(76628,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (76641,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(76642,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (76818,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(76819,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (76829,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(76830,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76846,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76847,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1870,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (76876,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(76877,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76877,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(76878,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (76888,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(76889,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77032,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(77033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (77069,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(77070,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77104,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (77109,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(77110,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1930,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77138,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(77139,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (77162,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(77163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77300,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77301,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (77358,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(77359,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (77367,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(77368,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (77369,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(77370,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (77376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(77377,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (77422,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(77423,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (77472,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(77473,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 16617248 (ipc=214.4) sim_rate=155301 (inst/sec) elapsed = 0:0:01:47 / Wed Feb 11 18:17:17 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77536,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(77537,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77547,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77548,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77548,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77549,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1942,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (77623,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(77624,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77637,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77643,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77644,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (77737,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(77738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77802,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77803,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (77810,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(77811,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (77856,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(77857,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (77866,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(77867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77926,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77927,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77973,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77974,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77975,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77976,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (77984,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(77985,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77991,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77992,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1953,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78040,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78088,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78089,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78154,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(78155,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (78194,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(78195,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (78276,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(78277,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78320,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78321,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(78323,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78378,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78379,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (78383,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(78384,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1926,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (78454,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(78455,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 16850432 (ipc=214.7) sim_rate=156022 (inst/sec) elapsed = 0:0:01:48 / Wed Feb 11 18:17:18 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (78506,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(78507,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (78566,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(78567,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78608,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (78624,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(78625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78730,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78731,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78752,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78753,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78822,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(78823,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (78856,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(78857,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (78878,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(78879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78963,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(78964,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (78992,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(78993,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1933,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79019,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(79020,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (79060,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(79061,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (79080,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(79081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (79136,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(79137,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (79163,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(79164,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (79280,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(79281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79285,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79286,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (79314,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(79315,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79352,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79353,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1986,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (79480,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(79481,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (79489,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(79490,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (79492,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(79493,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 17029376 (ipc=214.2) sim_rate=156232 (inst/sec) elapsed = 0:0:01:49 / Wed Feb 11 18:17:19 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79591,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (79603,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(79604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79615,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79616,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (79795,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(79796,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (79808,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(79809,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (79853,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(79854,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1941,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (79896,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(79897,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79899,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(79900,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79910,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79911,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (79944,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(79945,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (79953,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(79954,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79977,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79978,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 17142400 (ipc=214.3) sim_rate=155840 (inst/sec) elapsed = 0:0:01:50 / Wed Feb 11 18:17:20 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (80014,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(80015,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (80040,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(80041,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (80085,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(80086,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (80097,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(80098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (80126,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(80127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (80208,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(80209,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (80241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(80242,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2006,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80331,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(80332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (80358,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(80359,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (80444,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(80445,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (80483,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(80484,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (80519,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(80520,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80553,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80554,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (80671,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(80672,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (80687,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(80688,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(80741,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2017,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80788,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(80789,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (80790,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(80791,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80801,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(80802,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (80856,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(80857,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80925,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(80926,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80931,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(80932,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80934,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(80935,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80993,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(80994,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 17360192 (ipc=214.3) sim_rate=156398 (inst/sec) elapsed = 0:0:01:51 / Wed Feb 11 18:17:21 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81060,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(81061,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (81141,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (81141,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(81142,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(81142,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2028,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (81198,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(81199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (81270,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(81271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81291,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(81292,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (81340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(81341,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (81346,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(81347,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81356,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81357,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (81428,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(81429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (81434,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(81435,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (81472,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(81473,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81520,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(81521,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (81622,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(81623,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (81634,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(81635,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2040,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81691,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(81692,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81730,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(81731,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (81767,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(81768,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (81772,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(81773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (81784,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(81785,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (81805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(81806,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (81878,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(81879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81886,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(81887,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (81900,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(81901,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81901,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(81902,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (81919,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(81920,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (81932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(81933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (81991,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(81992,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2053,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 17586720 (ipc=214.5) sim_rate=157024 (inst/sec) elapsed = 0:0:01:52 / Wed Feb 11 18:17:22 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82020,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82021,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82033,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(82034,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (82077,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(82078,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (82149,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(82150,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (82170,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(82171,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (82231,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(82232,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (82263,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(82264,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (82330,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(82331,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (82349,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(82350,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82356,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(82357,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(2008,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (82419,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(82420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (82424,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(82425,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (82485,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(82486,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (82492,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(82493,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 17708672 (ipc=214.7) sim_rate=156713 (inst/sec) elapsed = 0:0:01:53 / Wed Feb 11 18:17:23 2015
GPGPU-Sim uArch: Shader 2 finished CTA #2 (82549,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(82550,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (82587,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(82588,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82701,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(82702,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (82760,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(82761,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (82798,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(82799,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (82856,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(82857,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2020,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (82869,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(82870,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82915,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82916,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82925,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82926,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (82981,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(82982,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (82990,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(82991,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (83051,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(83052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (83101,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(83102,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (83103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(83104,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83230,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(83231,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (83301,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(83302,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (83309,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(83310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (83371,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(83372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (83374,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(83375,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (83381,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(83382,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(2037,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (83474,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(83475,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 17905312 (ipc=214.4) sim_rate=157064 (inst/sec) elapsed = 0:0:01:54 / Wed Feb 11 18:17:24 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (83533,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(83534,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83550,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(83551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (83620,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(83621,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (83666,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(83667,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (83669,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(83670,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (83680,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(83681,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83764,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(83765,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2096,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (83824,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(83825,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (83842,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(83843,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (83891,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(83892,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83894,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83895,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (83900,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(83901,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (83968,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(83969,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (83979,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(83980,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (84007,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(84008,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (84111,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(84112,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84119,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84120,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (84184,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(84185,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (84194,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(84195,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84196,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84197,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2109,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (84241,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(84242,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84263,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(84264,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (84268,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(84269,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (84273,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(84274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (84322,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(84323,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (84390,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(84391,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 18140288 (ipc=214.7) sim_rate=157741 (inst/sec) elapsed = 0:0:01:55 / Wed Feb 11 18:17:25 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (84597,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(84598,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84601,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(84602,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84616,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(84617,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2116,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (84662,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(84663,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84677,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(84678,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (84732,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(84733,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (84797,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(84798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (84808,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (84808,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(84809,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(84809,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (84872,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(84873,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84876,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(84877,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (84956,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(84957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (84964,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(84965,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (85028,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(85029,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2129,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85082,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(85083,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (85125,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(85126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (85136,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(85137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (85249,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (85249,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(85250,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(85250,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (85251,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(85252,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (85297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(85298,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (85376,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(85377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (85382,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(85383,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85428,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85429,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (85430,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(85431,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (85436,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(85437,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2140,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (85499,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(85500,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 18351808 (ipc=214.6) sim_rate=158205 (inst/sec) elapsed = 0:0:01:56 / Wed Feb 11 18:17:26 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85552,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85553,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (85575,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(85576,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (85620,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(85621,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (85700,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(85701,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85757,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(85758,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85815,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (85815,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(85816,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(85816,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (85927,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(85928,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (85932,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(85933,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2117,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (85954,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(85955,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (86037,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(86038,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (86056,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(86057,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (86099,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(86100,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (86110,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(86111,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (86147,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(86148,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (86246,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(86247,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (86257,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(86258,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (86276,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(86277,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (86291,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(86292,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (86324,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(86325,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(2161,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (86402,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(86403,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (86407,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(86408,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (86462,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(86463,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86469,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(86470,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 18570208 (ipc=214.7) sim_rate=158719 (inst/sec) elapsed = 0:0:01:57 / Wed Feb 11 18:17:27 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86525,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (86595,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(86596,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (86661,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(86662,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (86710,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(86711,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (86773,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (86773,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(86774,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(86774,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(2097,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (86844,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(86845,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (86883,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(86884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (86895,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(86896,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (86922,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(86923,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(86942,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (86997,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(86998,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87054,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(87055,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (87198,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(87199,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (87204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(87205,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(2180,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (87243,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(87244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (87318,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(87319,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87403,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(87404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87442,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87443,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 18780064 (ipc=214.6) sim_rate=159153 (inst/sec) elapsed = 0:0:01:58 / Wed Feb 11 18:17:28 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (87517,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(87518,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (87525,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(87526,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (87560,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(87561,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (87607,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(87608,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (87647,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(87648,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87656,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(87657,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (87731,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(87732,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (87737,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(87738,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2192,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (87762,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(87763,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (87780,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(87781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (87806,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(87807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (87811,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(87812,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (87873,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(87874,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (87927,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(87928,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (87959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (87959,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(87960,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(87960,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (87965,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(87966,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (88044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(88045,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (88050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(88051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (88106,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(88107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (88118,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(88119,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88124,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88125,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2207,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (88167,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(88168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (88297,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(88298,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (88351,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(88352,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (88357,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(88358,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (88379,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(88380,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (88407,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(88408,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (88413,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(88414,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 18984288 (ipc=214.5) sim_rate=159531 (inst/sec) elapsed = 0:0:01:59 / Wed Feb 11 18:17:29 2015
GPGPU-Sim uArch: Shader 7 finished CTA #4 (88558,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(88559,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (88567,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(88568,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (88588,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(88589,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (88602,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(88603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (88626,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(88627,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(2162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (88691,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(88692,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88696,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88697,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (88741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(88742,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (88764,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(88765,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (88801,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(88802,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88813,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88814,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (88869,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(88870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (88960,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(88961,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (88993,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(88994,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 19096896 (ipc=214.6) sim_rate=159140 (inst/sec) elapsed = 0:0:02:00 / Wed Feb 11 18:17:30 2015
GPGPU-Sim uArch: Shader 1 finished CTA #3 (89013,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(89014,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(2229,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (89060,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(89061,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (89110,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(89111,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (89125,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(89126,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (89157,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(89158,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (89168,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(89169,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (89195,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(89196,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (89246,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(89247,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (89254,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(89255,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (89383,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(89384,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (89436,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(89437,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(2201,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (89463,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(89464,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (89468,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(89469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (89470,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(89471,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (89543,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(89544,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (89671,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(89672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (89674,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(89675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (89676,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(89677,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89738,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(89739,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (89799,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(89800,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (89833,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(89834,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (89835,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(89836,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (89851,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(89852,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2251,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (89924,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(89925,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 19321568 (ipc=214.7) sim_rate=159682 (inst/sec) elapsed = 0:0:02:01 / Wed Feb 11 18:17:31 2015
GPGPU-Sim uArch: Shader 7 finished CTA #3 (90015,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(90016,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (90025,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(90026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (90031,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(90032,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90067,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90068,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (90080,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(90081,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (90266,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(90267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (90270,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(90271,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (90287,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(90288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (90328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(90329,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2261,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (90394,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(90395,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (90435,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(90436,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (90438,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(90439,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (90456,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(90457,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (90524,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(90525,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (90529,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(90530,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (90608,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(90609,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (90666,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(90667,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (90668,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(90669,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(2266,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (90743,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(90744,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (90752,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(90753,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (90866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(90867,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (90870,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(90871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (90880,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(90881,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 19551264 (ipc=214.8) sim_rate=160256 (inst/sec) elapsed = 0:0:02:02 / Wed Feb 11 18:17:32 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (91011,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(91012,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (91044,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(91045,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (91209,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(91210,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (91254,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(91255,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(2279,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (91261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(91262,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (91266,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(91267,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (91280,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(91281,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (91297,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(91298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (91322,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(91323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (91434,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(91435,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (91472,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(91473,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (91493,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(91494,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (91511,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(91512,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (91536,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(91537,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (91547,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(91548,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (91562,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(91563,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2262,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (91603,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(91604,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (91619,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(91620,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (91663,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(91664,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91685,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(91686,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (91727,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(91728,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (91733,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(91734,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (91838,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(91839,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (91879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(91880,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (91956,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(91957,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 19749152 (ipc=214.7) sim_rate=160562 (inst/sec) elapsed = 0:0:02:03 / Wed Feb 11 18:17:33 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (92026,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(92027,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (92027,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(92028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (92050,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(92051,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (92053,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(92054,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2251,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (92149,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(92150,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (92250,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(92251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (92299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(92300,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92371,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(92372,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (92398,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(92399,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (92427,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(92428,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92478,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92479,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (92543,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(92544,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (92612,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(92613,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (92669,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(92670,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2265,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (92727,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(92728,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (92786,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(92787,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (92787,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(92788,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (92819,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(92820,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (92824,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(92825,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (92847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(92848,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (92911,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(92912,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (92913,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(92914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (92979,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(92980,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 19933952 (ipc=214.3) sim_rate=160757 (inst/sec) elapsed = 0:0:02:04 / Wed Feb 11 18:17:34 2015
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93000,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93001,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (93032,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(93033,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (93096,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(93097,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (93138,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(93139,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (93144,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(93145,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(2326,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93199,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(93200,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (93200,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(93201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (93246,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(93247,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (93252,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(93253,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (93287,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(93288,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (93333,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(93334,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (93335,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(93336,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (93373,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(93374,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (93382,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(93383,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2280,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (93488,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(93489,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (93494,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(93495,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (93536,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(93537,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (93559,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(93560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93597,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(93598,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (93700,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(93701,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (93751,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(93752,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93787,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (93787,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(93788,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93788,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (93804,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(93805,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (93854,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(93855,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (93863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(93864,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (93864,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(93865,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(2296,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (93919,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(93920,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (93931,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(93932,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (93981,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(93982,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 20190112 (ipc=214.8) sim_rate=161520 (inst/sec) elapsed = 0:0:02:05 / Wed Feb 11 18:17:35 2015
GPGPU-Sim uArch: Shader 5 finished CTA #2 (94128,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(94129,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (94133,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(94134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(94139,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (94170,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(94171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (94201,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(94202,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2358,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (94328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(94329,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (94362,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(94363,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (94471,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(94472,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94513,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94514,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (94554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(94555,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (94582,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(94583,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (94590,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(94591,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (94613,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(94614,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2342,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (94750,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(94751,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (94757,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(94758,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (94817,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(94818,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (94942,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(94943,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 20379584 (ipc=214.5) sim_rate=161742 (inst/sec) elapsed = 0:0:02:06 / Wed Feb 11 18:17:36 2015
GPGPU-Sim uArch: Shader 3 finished CTA #5 (95056,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(95057,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95132,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95133,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (95174,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(95175,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (95222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(95223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95229,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95230,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (95231,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(95232,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2375,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (95307,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(95308,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (95387,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(95388,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (95397,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(95398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (95428,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(95429,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (95444,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(95445,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (95503,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(95504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (95511,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(95512,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (95551,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(95552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (95572,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(95573,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (95577,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(95578,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (95631,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(95632,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95644,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(95645,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2387,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (95712,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(95713,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95717,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95718,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95728,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95729,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (95775,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(95776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (95785,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(95786,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (95838,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(95839,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95892,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(95893,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (95904,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(95905,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (95957,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(95958,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (95972,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(95973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (95973,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(95974,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (95988,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(95989,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 20596896 (ipc=214.6) sim_rate=162180 (inst/sec) elapsed = 0:0:02:07 / Wed Feb 11 18:17:37 2015
GPGPU-Sim uArch: Shader 2 finished CTA #4 (96046,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(96047,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (96050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(96051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (96104,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(96105,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2403,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (96151,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(96152,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (96169,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(96170,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (96192,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(96193,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (96262,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(96263,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (96287,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(96288,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (96341,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(96342,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (96347,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(96348,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (96359,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(96360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (96394,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(96395,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96408,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96409,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96441,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(96442,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (96453,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(96454,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96479,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(96480,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (96518,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(96519,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2360,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (96738,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(96739,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (96768,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(96769,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (96831,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(96832,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (96902,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(96903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (96980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(96981,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 20813408 (ipc=214.6) sim_rate=162604 (inst/sec) elapsed = 0:0:02:08 / Wed Feb 11 18:17:38 2015
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2386,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97018,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97019,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (97079,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(97080,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (97081,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(97082,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (97118,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(97119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (97146,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(97147,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (97149,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(97150,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97203,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97204,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (97270,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(97271,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (97278,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(97279,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (97331,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(97332,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (97340,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(97341,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (97389,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(97390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (97400,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(97401,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2382,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 20934048 (ipc=214.7) sim_rate=162279 (inst/sec) elapsed = 0:0:02:09 / Wed Feb 11 18:17:39 2015
GPGPU-Sim uArch: Shader 6 finished CTA #3 (97513,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(97514,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (97578,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(97579,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (97628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(97629,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (97706,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(97707,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (97719,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(97720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (97767,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(97768,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (97810,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(97811,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (97811,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(97812,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(2392,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (97869,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(97870,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(97873,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (97877,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(97878,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97922,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(97923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (97942,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(97943,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (97946,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(97947,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (98000,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(98001,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98051,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(98052,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (98121,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(98122,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (98144,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(98145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (98213,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(98214,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2413,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98284,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (98318,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(98319,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98324,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(98325,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (98372,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(98373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (98375,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(98376,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98488,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(98489,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 21157888 (ipc=214.8) sim_rate=162752 (inst/sec) elapsed = 0:0:02:10 / Wed Feb 11 18:17:40 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (98513,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(98514,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (98541,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(98542,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98573,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(98574,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (98636,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(98637,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (98666,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(98667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98703,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(98704,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (98721,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(98722,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(2466,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98786,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(98787,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98798,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98799,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98847,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98848,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (98862,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(98863,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (98892,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(98893,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98907,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(98908,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (98932,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(98933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98999,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99000,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (99028,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(99029,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (99038,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(99039,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (99049,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(99050,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2397,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (99178,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(99179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (99247,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(99248,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (99311,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(99312,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (99365,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(99366,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99413,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99414,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (99424,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(99425,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (99428,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(99429,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 21363872 (ipc=214.7) sim_rate=163082 (inst/sec) elapsed = 0:0:02:11 / Wed Feb 11 18:17:41 2015
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99517,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(99518,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (99614,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(99615,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99681,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(99682,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2488,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99734,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(99735,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (99743,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(99744,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (99760,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(99761,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (99815,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(99816,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (99817,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(99818,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99878,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99879,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (99892,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(99893,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (99953,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(99954,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (99988,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(99989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (100012,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(100013,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (100023,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(100024,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2427,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (100087,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(100088,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (100091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(100092,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (100096,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(100097,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (100178,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (100178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(100179,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(100179,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (100186,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(100187,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (100250,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(100251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (100429,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(100430,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (100435,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(100436,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2456,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (100491,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(100492,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 21584576 (ipc=214.8) sim_rate=163519 (inst/sec) elapsed = 0:0:02:12 / Wed Feb 11 18:17:42 2015
GPGPU-Sim uArch: Shader 1 finished CTA #5 (100552,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(100553,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100593,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(100594,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100599,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100600,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (100699,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(100700,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100708,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(100709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (100739,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(100740,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (100751,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(100752,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (100796,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(100797,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (100859,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(100860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (100865,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(100866,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (100896,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(100897,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2468,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (101022,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(101023,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101082,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(101083,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (101143,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(101144,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (101162,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(101163,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101180,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(101181,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (101191,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(101192,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (101229,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(101230,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101235,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101236,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (101243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(101244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (101308,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(101309,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (101366,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(101367,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (101378,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(101379,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (101437,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(101438,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2474,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (101498,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(101499,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 21782944 (ipc=214.6) sim_rate=163781 (inst/sec) elapsed = 0:0:02:13 / Wed Feb 11 18:17:43 2015
GPGPU-Sim uArch: Shader 6 finished CTA #5 (101532,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(101533,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (101562,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(101563,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (101571,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(101572,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (101628,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(101629,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (101637,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(101638,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (101699,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(101700,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (101716,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(101717,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (101778,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(101779,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (101796,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(101797,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (101800,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(101801,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (101804,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(101805,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(2544,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (101867,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(101868,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (101937,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(101938,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (102031,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(102032,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102041,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102042,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102102,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102103,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (102150,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(102151,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (102152,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(102153,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (102204,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(102205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (102254,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(102255,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (102260,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(102261,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (102263,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(102264,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(2505,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (102312,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(102313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (102385,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(102386,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (102474,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(102475,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (102484,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(102485,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 22010880 (ipc=214.7) sim_rate=164260 (inst/sec) elapsed = 0:0:02:14 / Wed Feb 11 18:17:44 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (102537,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(102538,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (102579,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(102580,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (102636,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(102637,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (102644,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(102645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (102658,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(102659,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (102710,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(102711,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2526,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (102718,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(102719,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (102720,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(102721,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (102757,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(102758,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (102765,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(102766,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(102886,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102936,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(102937,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (102939,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(102940,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (103003,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(103004,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (103069,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(103070,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2575,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (103140,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(103141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (103206,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(103207,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (103240,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(103241,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103266,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (103318,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(103319,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (103331,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(103332,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (103345,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(103346,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (103367,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(103368,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103463,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(103464,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 22225696 (ipc=214.7) sim_rate=164634 (inst/sec) elapsed = 0:0:02:15 / Wed Feb 11 18:17:45 2015
GPGPU-Sim uArch: Shader 5 finished CTA #4 (103543,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(103544,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2537,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (103660,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(103661,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103663,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103664,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (103716,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(103717,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (103721,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(103722,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (103776,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(103777,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (103877,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(103878,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (103935,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(103936,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103942,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103943,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(103963,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (103991,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(103992,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (104054,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(104055,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (104058,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(104059,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2592,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (104135,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(104136,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (104136,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(104137,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (104139,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(104140,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (104154,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(104155,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (104204,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(104205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (104229,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(104230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (104283,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(104284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (104285,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(104286,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (104303,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(104304,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104374,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(104375,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (104443,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(104444,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(2608,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 22439584 (ipc=214.7) sim_rate=164996 (inst/sec) elapsed = 0:0:02:16 / Wed Feb 11 18:17:46 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (104500,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(104501,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (104502,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(104503,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104518,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(104519,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (104522,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(104523,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (104581,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(104582,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104704,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(104705,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (104709,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(104710,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (104786,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(104787,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (104791,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(104792,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (104795,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(104796,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (104825,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(104826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (104841,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(104842,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(2581,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104979,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(104980,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (104990,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(104991,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 22555040 (ipc=214.8) sim_rate=164635 (inst/sec) elapsed = 0:0:02:17 / Wed Feb 11 18:17:47 2015
GPGPU-Sim uArch: Shader 8 finished CTA #4 (105061,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(105062,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (105178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(105179,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (105204,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(105205,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (105273,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(105274,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (105275,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(105276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105344,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(105345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (105356,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(105357,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2556,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (105404,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(105405,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (105407,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(105408,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (105447,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(105448,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (105449,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(105450,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (105456,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(105457,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (105470,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(105471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (105524,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(105525,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (105526,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(105527,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (105581,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(105582,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (105586,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(105587,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (105641,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(105642,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (105696,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(105697,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105744,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(105745,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105761,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(105762,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (105775,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(105776,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (105809,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(105810,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2645,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (105864,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(105865,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105877,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(105878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (105939,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(105940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (105991,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(105992,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 22765600 (ipc=214.8) sim_rate=164968 (inst/sec) elapsed = 0:0:02:18 / Wed Feb 11 18:17:48 2015
GPGPU-Sim uArch: Shader 0 finished CTA #5 (106019,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(106020,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (106067,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(106068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (106086,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(106087,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (106193,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(106194,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2591,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (106313,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(106314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (106316,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(106317,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (106378,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(106379,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106470,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(106471,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (106476,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(106477,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106488,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(106489,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106497,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(106498,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (106548,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(106549,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2621,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (106700,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(106701,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (106701,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(106702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (106712,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(106713,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (106718,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(106719,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(106735,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (106759,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(106760,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (106765,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(106766,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (106770,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(106771,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (106805,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(106806,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (106848,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(106849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (106861,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(106862,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (106914,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(106915,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (106920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(106921,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (106925,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(106926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (106966,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(106967,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (106988,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(106989,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 22996384 (ipc=214.9) sim_rate=165441 (inst/sec) elapsed = 0:0:02:19 / Wed Feb 11 18:17:49 2015
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2611,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (107146,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(107147,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (107200,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(107201,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (107288,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(107289,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (107354,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(107355,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (107397,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(107398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (107419,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(107420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (107421,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(107422,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (107485,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(107486,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (107491,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(107492,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (107499,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(107500,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2687,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (107541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(107542,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107609,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(107610,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (107676,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(107677,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (107754,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(107755,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (107817,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(107818,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (107869,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(107870,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (107940,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(107941,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107945,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(107946,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (107953,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(107954,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2628,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 23201664 (ipc=214.8) sim_rate=165726 (inst/sec) elapsed = 0:0:02:20 / Wed Feb 11 18:17:50 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (108017,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(108018,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (108022,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(108023,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108035,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(108036,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (108075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(108076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (108139,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(108140,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (108206,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(108207,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (108221,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(108222,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (108271,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(108272,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (108281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (108281,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(108282,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(108282,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (108427,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(108428,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2706,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (108449,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(108450,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (108474,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(108475,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108569,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(108570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (108636,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(108637,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (108654,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(108655,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (108693,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(108694,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (108706,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(108707,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (108722,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(108723,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (108796,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(108797,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108863,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(108864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (108873,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(108874,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (108917,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(108918,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2673,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (108959,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(108960,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 23400384 (ipc=214.7) sim_rate=165960 (inst/sec) elapsed = 0:0:02:21 / Wed Feb 11 18:17:51 2015
GPGPU-Sim uArch: Shader 12 finished CTA #3 (109017,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(109018,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (109025,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(109026,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109048,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(109049,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (109078,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(109079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (109146,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(109147,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (109158,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(109159,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (109246,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(109247,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (109249,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(109250,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (109308,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(109309,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (109309,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(109310,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (109387,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(109388,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2730,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (109396,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(109397,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (109414,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(109415,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (109449,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(109450,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (109455,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(109456,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (109515,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(109516,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (109595,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(109596,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (109597,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(109598,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (109603,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(109604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (109642,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(109643,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (109647,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(109648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (109649,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(109650,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (109738,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(109739,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2676,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (109848,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (109848,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(109849,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(109849,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109850,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(109851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (109935,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(109936,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (109941,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(109942,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 23629856 (ipc=214.8) sim_rate=166407 (inst/sec) elapsed = 0:0:02:22 / Wed Feb 11 18:17:52 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (110011,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(110012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (110020,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(110021,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110109,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110110,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (110113,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(110114,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (110114,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(110115,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2750,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (110170,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(110171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (110238,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(110239,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (110300,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(110301,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (110353,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(110354,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (110392,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(110393,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (110394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (110394,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(110395,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(110395,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110490,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110491,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (110493,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(110494,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (110532,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(110533,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (110540,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(110541,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2693,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110600,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (110653,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(110654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (110743,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(110744,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (110789,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(110790,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (110885,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(110886,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110939,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(110940,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 23838912 (ipc=214.8) sim_rate=166705 (inst/sec) elapsed = 0:0:02:23 / Wed Feb 11 18:17:53 2015
GPGPU-Sim uArch: Shader 2 finished CTA #5 (111010,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(111011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (111016,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(111017,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(111076,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (111083,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(111084,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111094,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111095,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(2748,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (111160,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(111161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (111169,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(111170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111222,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (111269,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(111270,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (111274,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(111275,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111282,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111283,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(2740,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (111527,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(111528,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (111565,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(111566,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111638,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111639,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (111647,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(111648,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111671,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(111672,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111716,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (111716,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(111717,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(111717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (111735,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(111736,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (111776,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(111777,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (111809,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(111810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111854,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(111855,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (111859,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(111860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (111863,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(111864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (111869,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(111870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (111879,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(111880,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(2795,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (111961,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(111962,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 24076256 (ipc=215.0) sim_rate=167196 (inst/sec) elapsed = 0:0:02:24 / Wed Feb 11 18:17:54 2015
GPGPU-Sim uArch: Shader 7 finished CTA #5 (112010,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(112011,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (112012,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(112013,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (112030,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(112031,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (112084,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(112085,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112092,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(112093,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (112095,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(112096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (112193,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(112194,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (112266,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(112267,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (112268,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(112269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112335,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(112336,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (112341,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(112342,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2752,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (112352,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(112353,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (112550,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(112551,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112600,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(112601,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (112608,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(112609,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (112618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(112619,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (112624,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(112625,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (112672,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(112673,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (112900,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(112901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (112946,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(112947,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (112969,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(112970,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(2762,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (112985,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(112986,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 24246976 (ipc=214.6) sim_rate=167220 (inst/sec) elapsed = 0:0:02:25 / Wed Feb 11 18:17:55 2015
GPGPU-Sim uArch: Shader 6 finished CTA #3 (113038,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(113039,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(113092,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (113193,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(113194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (113200,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(113201,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113209,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(113210,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (113211,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(113212,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113261,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(113262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113270,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113271,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (113329,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(113330,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2828,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (113387,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(113388,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113432,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(113433,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113482,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113483,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (113486,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(113487,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (113491,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(113492,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (113557,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(113558,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (113559,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(113560,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (113564,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(113565,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113585,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(113586,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (113621,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(113622,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (113758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(113759,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (113769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(113770,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(113781,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2839,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(113806,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (113822,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(113823,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (113851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(113852,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (113863,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(113864,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (113916,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(113917,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(113970,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (113987,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(113988,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 24492736 (ipc=214.8) sim_rate=167758 (inst/sec) elapsed = 0:0:02:26 / Wed Feb 11 18:17:56 2015
GPGPU-Sim uArch: Shader 2 finished CTA #4 (114060,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (114060,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(114061,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(114061,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (114106,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(114107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (114157,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(114158,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (114166,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(114167,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2822,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114220,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(114221,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (114288,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(114289,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114420,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(114421,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114471,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(114472,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (114473,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(114474,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 24586656 (ipc=214.7) sim_rate=167256 (inst/sec) elapsed = 0:0:02:27 / Wed Feb 11 18:17:57 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (114525,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(114526,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (114578,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(114579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114612,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(114613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114655,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(114656,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (114657,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(114658,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (114669,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(114670,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(2804,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (114722,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(114723,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (114724,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(114725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (114726,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(114727,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115022,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(115023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115027,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(115028,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (115037,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(115038,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2870,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (115076,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(115077,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (115081,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(115082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (115133,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(115134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115228,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(115229,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115296,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(115297,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (115377,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(115378,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (115395,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(115396,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115487,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115488,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 24805792 (ipc=214.8) sim_rate=167606 (inst/sec) elapsed = 0:0:02:28 / Wed Feb 11 18:17:58 2015
GPGPU-Sim uArch: Shader 2 finished CTA #5 (115509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(115510,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (115525,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(115526,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2879,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (115596,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(115597,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (115607,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(115608,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115621,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(115622,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115678,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115679,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (115685,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(115686,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (115754,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(115755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (115806,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(115807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (115810,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(115811,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (115821,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(115822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115888,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(115889,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115939,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(115940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (115944,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(115945,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (115953,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(115954,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2864,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (116006,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(116007,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (116051,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(116052,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (116072,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(116073,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (116115,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(116116,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (116237,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(116238,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116244,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(116245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116305,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(116306,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (116308,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(116309,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116313,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(116314,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (116338,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(116339,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2875,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116445,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(116446,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (116447,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(116448,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (116461,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(116462,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 25028768 (ipc=214.8) sim_rate=167978 (inst/sec) elapsed = 0:0:02:29 / Wed Feb 11 18:17:59 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116507,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(116508,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (116537,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(116538,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (116578,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(116579,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (116642,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(116643,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (116644,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(116645,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116689,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(116690,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (116702,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(116703,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (116819,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(116820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (116824,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(116825,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2861,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (116894,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(116895,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (116905,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(116906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (116963,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(116964,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(116970,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (116972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(116973,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (117051,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(117052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117115,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(117116,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (117197,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(117198,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117229,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(117230,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117276,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(117277,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117337,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(117338,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117346,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(117347,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (117348,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(117349,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2927,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (117392,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(117393,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117451,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(117452,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (117453,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(117454,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117457,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(117458,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 25242208 (ipc=214.8) sim_rate=168281 (inst/sec) elapsed = 0:0:02:30 / Wed Feb 11 18:18:00 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117529,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117530,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (117538,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(117539,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (117625,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(117626,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117637,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(117638,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (117725,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(117726,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2935,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (117735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(117736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (117833,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(117834,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117845,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (117910,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(117911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (117915,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(117916,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (118011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(118012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(118082,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (118149,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(118150,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (118156,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(118157,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (118208,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(118209,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2890,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118232,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(118233,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (118236,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(118237,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (118240,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(118241,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (118248,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(118249,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (118292,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(118293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118418,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118419,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118421,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(118422,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118427,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(118428,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (118478,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(118479,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118499,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(118500,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 25468544 (ipc=214.9) sim_rate=168665 (inst/sec) elapsed = 0:0:02:31 / Wed Feb 11 18:18:01 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118566,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118567,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(2900,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (118613,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(118614,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (118638,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(118639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (118658,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(118659,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (118695,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(118696,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (118751,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(118752,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (118825,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(118826,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118830,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(118831,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (118877,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(118878,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (118928,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(118929,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118991,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(118992,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (119064,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(119065,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2931,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (119121,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(119122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (119188,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(119189,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (119194,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(119195,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (119242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(119243,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (119248,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(119249,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (119252,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(119253,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (119276,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(119277,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (119280,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(119281,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (119406,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(119407,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (119454,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(119455,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (119483,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(119484,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 25668672 (ipc=214.8) sim_rate=168872 (inst/sec) elapsed = 0:0:02:32 / Wed Feb 11 18:18:02 2015
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2979,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (119587,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(119588,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (119669,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(119670,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (119732,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(119733,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (119788,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(119789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (119794,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(119795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (119851,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(119852,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (119858,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(119859,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (119921,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(119922,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (119934,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(119935,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (119938,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(119939,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (120000,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(120001,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (120016,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(120017,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120022,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2942,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (120076,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(120077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (120143,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(120144,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (120229,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(120230,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120266,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(120267,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120300,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120301,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (120307,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(120308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (120375,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(120376,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (120427,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(120428,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2956,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (120492,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(120493,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 25861824 (ipc=214.6) sim_rate=169031 (inst/sec) elapsed = 0:0:02:33 / Wed Feb 11 18:18:03 2015
GPGPU-Sim uArch: Shader 8 finished CTA #4 (120546,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(120547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (120613,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (120613,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(120614,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(120614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (120624,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(120625,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (120639,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(120640,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (120690,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(120691,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (120691,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(120692,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (120692,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(120693,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(120745,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (120831,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(120832,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (120832,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(120833,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(2965,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (120896,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(120897,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (120919,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(120920,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (120956,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(120957,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (121000,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(121001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (121050,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(121051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (121057,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(121058,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (121073,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(121074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (121119,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(121120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (121228,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(121229,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (121233,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(121234,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121252,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(121253,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(2999,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (121288,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(121289,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (121308,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(121309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (121339,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(121340,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (121398,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(121399,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (121416,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(121417,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121482,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121483,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 26087584 (ipc=214.7) sim_rate=169399 (inst/sec) elapsed = 0:0:02:34 / Wed Feb 11 18:18:04 2015
GPGPU-Sim uArch: Shader 7 finished CTA #4 (121589,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(121590,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (121668,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(121669,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (121727,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(121728,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (121782,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(121783,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (121826,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(121827,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2983,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (121919,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(121920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (121935,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(121936,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (121937,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(121938,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (121998,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(121999,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (122013,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(122014,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (122039,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(122040,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (122095,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(122096,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122163,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122182,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(122183,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122281,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(122282,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (122295,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(122296,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(2993,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (122354,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(122355,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122402,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122403,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122450,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(122451,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122458,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(122459,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 26294944 (ipc=214.7) sim_rate=169644 (inst/sec) elapsed = 0:0:02:35 / Wed Feb 11 18:18:05 2015
GPGPU-Sim uArch: Shader 12 finished CTA #1 (122508,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(122509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122578,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(122579,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (122623,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(122624,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (122643,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(122644,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (122688,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(122689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (122689,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(122690,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(3055,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (122778,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(122779,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (122803,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(122804,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (122812,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(122813,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122835,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(122836,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (122867,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(122868,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (122932,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(122933,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (122993,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(122994,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (122995,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(122996,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 26407424 (ipc=214.7) sim_rate=169278 (inst/sec) elapsed = 0:0:02:36 / Wed Feb 11 18:18:06 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123042,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(123043,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (123047,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(123048,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (123048,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(123049,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123050,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(123051,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (123055,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(123056,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(3068,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123119,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(123120,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (123180,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(123181,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (123213,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(123214,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (123221,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(123222,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (123239,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(123240,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (123389,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(123390,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (123438,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(123439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (123455,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(123456,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (123502,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(123503,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123535,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(123536,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(3079,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (123569,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(123570,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (123713,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(123714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123820,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(123821,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (123826,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(123827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (123905,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(123906,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (123915,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(123916,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(123996,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 26600096 (ipc=214.5) sim_rate=169427 (inst/sec) elapsed = 0:0:02:37 / Wed Feb 11 18:18:07 2015
GPGPU-Sim uArch: Shader 3 finished CTA #4 (124041,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(124042,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124056,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(124057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (124084,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(124085,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3080,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (124119,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(124120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (124131,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(124132,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (124172,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(124173,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (124320,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(124321,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (124328,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(124329,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (124329,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(124330,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (124338,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(124339,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (124391,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(124392,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124398,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124399,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (124404,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(124405,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (124448,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(124449,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (124469,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(124470,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3101,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (124502,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(124503,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (124515,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(124516,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124557,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(124558,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124578,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(124579,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (124641,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(124642,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (124697,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(124698,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (124767,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(124768,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (124826,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(124827,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (124876,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(124877,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124885,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(124886,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3111,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 26820768 (ipc=214.6) sim_rate=169751 (inst/sec) elapsed = 0:0:02:38 / Wed Feb 11 18:18:08 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (125011,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(125012,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (125045,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(125046,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (125076,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(125077,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (125144,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(125145,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (125222,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(125223,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125269,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125272,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(125273,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (125327,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(125328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (125334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(125335,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (125346,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(125347,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (125403,0), 5 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3101,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(125404,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (125453,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(125454,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (125463,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(125464,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (125471,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(125472,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125475,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125476,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125547,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(125548,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125628,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(125629,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (125635,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(125636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125637,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125638,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (125676,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(125677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (125691,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(125692,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (125714,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(125715,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (125715,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(125716,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (125719,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(125720,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(3134,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (125789,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(125790,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (125802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (125802,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(125803,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(125803,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (125804,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(125805,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125822,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(125823,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (125859,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(125860,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (125864,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(125865,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (125889,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(125890,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (125936,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(125937,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 27076288 (ipc=214.9) sim_rate=170291 (inst/sec) elapsed = 0:0:02:39 / Wed Feb 11 18:18:09 2015
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(3055,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (126231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(126232,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (126257,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(126258,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (126261,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(126262,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (126319,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(126320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126433,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126434,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (126495,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(126496,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (126512,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(126513,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (126546,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(126547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126569,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126570,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (126573,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(126574,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (126575,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(126576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126586,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126587,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (126607,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(126608,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (126644,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(126645,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (126693,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(126694,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(3159,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (126757,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(126758,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (126760,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(126761,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (126819,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(126820,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126866,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126867,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (126934,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(126935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (126947,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(126948,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 27264192 (ipc=214.7) sim_rate=170401 (inst/sec) elapsed = 0:0:02:40 / Wed Feb 11 18:18:10 2015
GPGPU-Sim uArch: Shader 11 finished CTA #5 (127076,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(127077,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (127086,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(127087,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(3167,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (127154,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(127155,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (127232,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(127233,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (127324,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(127325,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (127382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(127383,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (127449,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(127450,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (127466,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(127467,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (127478,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(127479,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (127531,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(127532,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(3095,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (127578,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(127579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127579,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(127580,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (127584,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(127585,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (127586,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(127587,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127639,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127640,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (127640,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(127641,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (127645,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(127646,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (127660,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(127661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (127666,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(127667,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127733,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (127824,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(127825,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (127826,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(127827,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (127838,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(127839,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (127843,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(127844,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3188,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (127903,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(127904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (127970,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(127971,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (127971,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(127972,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (127975,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(127976,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 27496256 (ipc=214.8) sim_rate=170784 (inst/sec) elapsed = 0:0:02:41 / Wed Feb 11 18:18:11 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (128060,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(128061,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (128063,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(128064,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (128258,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(128259,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (128305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(128306,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3197,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (128372,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(128373,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (128405,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(128406,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (128410,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(128411,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (128485,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(128486,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (128542,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(128543,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (128606,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(128607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (128673,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(128674,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (128675,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(128676,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128730,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(128731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (128735,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(128736,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (128794,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(128795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (128800,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(128801,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (128862,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(128863,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3174,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128959,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(128960,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (128969,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(128970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (128973,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(128974,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 27685632 (ipc=214.6) sim_rate=170898 (inst/sec) elapsed = 0:0:02:42 / Wed Feb 11 18:18:12 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (129012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(129013,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (129083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(129084,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (129163,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(129164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (129233,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(129234,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129244,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (129247,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(129248,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(3184,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (129384,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(129385,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (129401,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(129402,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (129430,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(129431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (129431,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(129432,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (129505,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(129506,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (129514,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(129515,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (129553,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(129554,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (129575,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(129576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (129578,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(129579,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129644,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(129645,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129681,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(129682,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (129716,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(129717,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3173,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129806,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(129807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (129808,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(129809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129856,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(129857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (129862,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(129863,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (129874,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(129875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (129905,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(129906,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (129916,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(129917,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (129918,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(129919,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129922,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(129923,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (129974,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(129975,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (129986,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(129987,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (129989,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(129990,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 27917312 (ipc=214.7) sim_rate=171271 (inst/sec) elapsed = 0:0:02:43 / Wed Feb 11 18:18:13 2015
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130003,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130004,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (130030,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(130031,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130134,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(130135,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (130149,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(130150,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3187,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (130157,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(130158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (130205,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(130206,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (130213,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(130214,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130315,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(130316,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (130457,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(130458,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(3193,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 28052736 (ipc=215.0) sim_rate=171053 (inst/sec) elapsed = 0:0:02:44 / Wed Feb 11 18:18:14 2015
GPGPU-Sim uArch: Shader 14 finished CTA #3 (130506,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(130507,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (130518,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(130519,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130566,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(130567,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130631,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(130632,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (130681,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(130682,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (130700,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(130701,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (130769,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(130770,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (130772,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(130773,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (130782,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(130783,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130828,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130829,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130830,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(130831,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (130964,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(130965,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (131021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(131022,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (131028,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(131029,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (131029,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(131030,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131033,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131034,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(3225,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (131056,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(131057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (131090,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(131091,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (131139,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(131140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (131145,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(131146,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (131216,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(131217,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (131222,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(131223,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (131367,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(131368,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(3275,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (131444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(131445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (131447,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(131448,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (131498,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(131499,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 28270048 (ipc=215.0) sim_rate=171333 (inst/sec) elapsed = 0:0:02:45 / Wed Feb 11 18:18:15 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (131519,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(131520,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (131591,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(131592,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (131699,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(131700,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131798,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(131799,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (131800,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(131801,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (131846,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(131847,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3245,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (131891,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(131892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (131900,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(131901,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (131908,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(131909,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (131989,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(131990,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (131995,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(131996,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (131996,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(131997,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (132067,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(132068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (132131,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(132132,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (132210,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(132211,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (132250,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(132251,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (132347,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(132348,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (132349,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(132350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (132357,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(132358,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3254,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (132411,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(132412,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 28451104 (ipc=214.7) sim_rate=171392 (inst/sec) elapsed = 0:0:02:46 / Wed Feb 11 18:18:16 2015
GPGPU-Sim uArch: Shader 3 finished CTA #5 (132632,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(132633,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (132675,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(132676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (132731,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(132732,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (132734,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(132735,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (132738,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(132739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132776,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(132777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (132778,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(132779,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (132784,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(132785,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (132793,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(132794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (132856,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(132857,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132858,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(132859,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3250,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (132874,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(132875,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (132919,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(132920,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (132975,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(132976,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (132979,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(132980,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (133026,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(133027,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (133091,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(133092,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (133230,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(133231,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (133285,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(133286,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133291,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(133292,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (133329,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(133330,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3269,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (133399,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(133400,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (133401,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(133402,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (133405,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(133406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (133416,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(133417,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (133424,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(133425,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (133462,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(133463,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (133464,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(133465,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (133480,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(133481,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (133485,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(133486,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 28654912 (ipc=214.6) sim_rate=171586 (inst/sec) elapsed = 0:0:02:47 / Wed Feb 11 18:18:17 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (133530,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(133531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (133597,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(133598,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (133604,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(133605,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (133675,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(133676,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (133688,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(133689,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(3289,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (133814,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(133815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133816,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(133817,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (133825,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(133826,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (133839,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(133840,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133895,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133896,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (133916,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(133917,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (133944,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(133945,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 28766208 (ipc=214.7) sim_rate=171227 (inst/sec) elapsed = 0:0:02:48 / Wed Feb 11 18:18:18 2015
GPGPU-Sim uArch: Shader 7 finished CTA #5 (134097,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(134098,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134118,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (134118,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(134119,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(134119,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(3342,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (134220,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(134221,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (134262,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(134263,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (134287,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(134288,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (134354,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(134355,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (134384,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(134385,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (134411,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(134412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134463,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(134464,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(3300,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (134520,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(134521,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (134526,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(134527,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (134578,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(134579,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134631,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(134632,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (134633,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(134634,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134672,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134673,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (134674,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(134675,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (134731,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(134732,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134735,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(134736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (134803,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (134803,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(134804,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(134804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (134805,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(134806,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (134869,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(134870,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3321,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (134972,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(134973,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (134995,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(134996,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 29011904 (ipc=214.9) sim_rate=171668 (inst/sec) elapsed = 0:0:02:49 / Wed Feb 11 18:18:19 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (135046,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(135047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (135159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(135160,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (135219,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(135220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (135264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(135265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (135325,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(135326,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135422,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(135423,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (135425,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(135426,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (135527,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(135528,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(3373,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135541,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(135542,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (135606,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(135607,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (135618,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(135619,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (135733,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(135734,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (135735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(135736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (135810,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(135811,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (135887,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(135888,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135888,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135889,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (135942,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(135943,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 29183456 (ipc=214.6) sim_rate=171667 (inst/sec) elapsed = 0:0:02:50 / Wed Feb 11 18:18:20 2015
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3365,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136065,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136066,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (136074,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(136075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (136189,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(136190,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (136313,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(136314,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (136341,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(136342,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (136398,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(136399,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136404,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(136405,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136443,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(136444,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (136448,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(136449,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (136474,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(136475,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (136497,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(136498,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (136501,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(136502,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(3394,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (136553,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(136554,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (136561,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(136562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (136563,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(136564,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (136633,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(136634,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (136694,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(136695,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (136713,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(136714,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (136764,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(136765,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (136772,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(136773,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (136804,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(136805,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (136835,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(136836,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (136842,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(136843,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3405,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (136870,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(136871,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (136900,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(136901,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (136907,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(136908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (136908,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(136909,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (136912,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(136913,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (136922,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(136923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136960,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(136961,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (136978,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(136979,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (136980,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(136981,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 29428320 (ipc=214.8) sim_rate=172095 (inst/sec) elapsed = 0:0:02:51 / Wed Feb 11 18:18:21 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (137006,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(137007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (137038,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(137039,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (137050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(137051,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (137056,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(137057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (137245,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(137246,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (137249,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(137250,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3363,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (137323,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(137324,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137325,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(137383,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (137432,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(137433,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (137446,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(137447,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (137463,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(137464,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 29530048 (ipc=214.8) sim_rate=171686 (inst/sec) elapsed = 0:0:02:52 / Wed Feb 11 18:18:22 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (137533,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(137534,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (137550,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(137551,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137552,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(137553,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137605,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(137606,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(3430,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (137661,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(137662,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (137775,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(137776,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (137830,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(137831,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (137842,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(137843,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (137867,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(137868,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (137927,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(137928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (137983,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(137984,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (138016,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(138017,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (138070,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(138071,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (138097,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(138098,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3405,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (138144,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(138145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (138194,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(138195,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (138245,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(138246,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (138307,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(138308,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (138316,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(138317,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (138336,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(138337,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (138400,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(138401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (138436,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(138437,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138441,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(138442,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 29743488 (ipc=214.8) sim_rate=171927 (inst/sec) elapsed = 0:0:02:53 / Wed Feb 11 18:18:23 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138522,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138523,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (138524,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(138525,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(3376,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (138585,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(138586,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (138600,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(138601,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (138628,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(138629,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (138678,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(138679,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (138697,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(138698,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (138728,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(138729,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (138744,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(138745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (138748,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(138749,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (138756,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(138757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (138785,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(138786,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (138800,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(138801,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (138859,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(138860,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(3431,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138912,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138913,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (138951,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(138952,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (138992,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(138993,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 29877152 (ipc=214.9) sim_rate=171707 (inst/sec) elapsed = 0:0:02:54 / Wed Feb 11 18:18:24 2015
GPGPU-Sim uArch: Shader 5 finished CTA #2 (139005,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(139006,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (139111,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(139112,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (139199,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(139200,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139207,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(139208,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (139297,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(139298,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3468,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (139349,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(139350,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (139367,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(139368,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (139442,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(139443,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (139503,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(139504,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (139541,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (139541,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(139542,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(139542,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (139551,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(139552,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (139570,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(139571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (139618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(139619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (139625,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(139626,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (139680,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(139681,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(3434,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (139730,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(139731,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (139851,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(139852,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (139944,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(139945,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 30089344 (ipc=214.9) sim_rate=171939 (inst/sec) elapsed = 0:0:02:55 / Wed Feb 11 18:18:25 2015
GPGPU-Sim uArch: Shader 4 finished CTA #4 (140051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(140052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140114,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(140115,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140134,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(140135,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (140146,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(140147,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (140260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(140261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (140272,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(140273,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (140288,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(140289,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3457,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (140332,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(140333,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (140343,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(140344,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (140410,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(140411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (140489,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(140490,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140494,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(140495,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (140495,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(140496,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140496,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(140497,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (140511,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(140512,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (140581,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(140582,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (140654,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(140655,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (140656,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(140657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (140669,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(140670,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (140704,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(140705,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (140744,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(140745,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (140751,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(140752,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (140754,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(140755,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3451,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (140891,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(140892,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140941,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140942,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (140985,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(140986,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 30289760 (ipc=214.8) sim_rate=172100 (inst/sec) elapsed = 0:0:02:56 / Wed Feb 11 18:18:26 2015
GPGPU-Sim uArch: Shader 11 finished CTA #5 (141020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(141021,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (141050,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(141051,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (141060,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(141061,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (141074,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(141075,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (141144,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(141145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (141145,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(141146,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141149,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(141150,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(3476,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141210,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(141211,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (141286,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(141287,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (141342,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(141343,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (141345,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(141346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (141414,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(141415,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (141428,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(141429,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (141482,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(141483,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 30418656 (ipc=215.0) sim_rate=171856 (inst/sec) elapsed = 0:0:02:57 / Wed Feb 11 18:18:27 2015
GPGPU-Sim uArch: Shader 13 finished CTA #3 (141501,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(141502,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (141506,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(141507,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3464,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (141583,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(141584,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (141616,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(141617,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (141631,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(141632,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (141662,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(141663,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (141679,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(141680,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (141710,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(141711,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (141779,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(141780,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (141844,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(141845,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (141866,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(141867,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (141868,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(141869,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (141943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(141944,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(3466,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (142010,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(142011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (142015,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(142016,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142055,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(142056,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (142106,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(142107,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (142113,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(142114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (142181,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(142182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (142215,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(142216,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (142222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(142223,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (142297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(142298,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (142358,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(142359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (142360,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(142361,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (142368,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(142369,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3478,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (142419,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(142420,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (142458,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(142459,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 30630720 (ipc=215.0) sim_rate=172082 (inst/sec) elapsed = 0:0:02:58 / Wed Feb 11 18:18:28 2015
GPGPU-Sim uArch: Shader 1 finished CTA #5 (142522,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(142523,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (142628,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(142629,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (142737,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(142738,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (142793,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(142794,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(3523,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (142889,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(142890,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (142942,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(142943,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (142962,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(142963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (142968,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(142969,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (142977,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(142978,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (142992,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(142993,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (142997,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(142998,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (143027,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(143028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (143053,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(143054,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (143056,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(143057,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (143088,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(143089,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (143162,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(143163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (143205,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(143206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (143273,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(143274,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (143279,0), 5 CTAs running
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(3538,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(143280,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (143359,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(143360,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (143408,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(143409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (143417,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(143418,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (143444,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(143445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (143456,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(143457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (143481,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(143482,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 30874880 (ipc=215.2) sim_rate=172485 (inst/sec) elapsed = 0:0:02:59 / Wed Feb 11 18:18:29 2015
GPGPU-Sim uArch: Shader 4 finished CTA #4 (143530,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(143531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (143546,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(143547,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (143550,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(143551,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3580,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (143589,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(143590,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (143638,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(143639,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (143708,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(143709,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (143769,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(143770,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (143838,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(143839,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (143887,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(143888,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143894,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(143895,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (143975,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(143976,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 30987264 (ipc=215.2) sim_rate=172151 (inst/sec) elapsed = 0:0:03:00 / Wed Feb 11 18:18:30 2015
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3583,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (144068,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(144069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (144121,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(144122,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (144125,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(144126,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (144211,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(144212,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (144214,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(144215,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (144258,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(144259,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (144360,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(144361,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (144383,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(144384,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (144385,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(144386,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (144392,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(144393,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (144425,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(144426,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (144462,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(144463,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (144465,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(144466,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (144466,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(144467,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (144526,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(144527,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (144530,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(144531,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (144531,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(144532,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (144535,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(144536,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3601,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144587,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(144588,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (144711,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(144712,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (144805,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(144806,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (144944,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(144945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (144946,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(144947,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 31177664 (ipc=215.0) sim_rate=172252 (inst/sec) elapsed = 0:0:03:01 / Wed Feb 11 18:18:31 2015
GPGPU-Sim uArch: Shader 9 finished CTA #3 (145017,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(145018,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3558,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (145066,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(145067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (145197,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(145198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (145201,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(145202,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (145263,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(145264,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (145265,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(145266,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145269,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145270,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (145278,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(145279,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (145331,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(145332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (145365,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(145366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (145391,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(145392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (145400,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(145401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (145443,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(145444,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145446,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(145447,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(3607,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (145500,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(145501,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (145546,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(145547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145606,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(145607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (145611,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(145612,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (145649,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(145650,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (145694,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(145695,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (145720,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(145721,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (145816,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(145817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (145825,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(145826,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (145872,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(145873,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(3634,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (145893,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(145894,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (145958,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(145959,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (145963,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(145964,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (145981,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(145982,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 31402944 (ipc=215.1) sim_rate=172543 (inst/sec) elapsed = 0:0:03:02 / Wed Feb 11 18:18:32 2015
GPGPU-Sim uArch: Shader 11 finished CTA #5 (146013,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(146014,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (146036,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(146037,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (146082,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(146083,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (146083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(146084,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (146119,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(146120,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (146135,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(146136,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (146210,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(146211,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (146224,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(146225,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (146281,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(146282,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (146292,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(146293,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3647,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (146336,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(146337,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (146411,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(146412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (146501,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(146502,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (146545,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(146546,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (146550,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(146551,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (146573,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(146574,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (146644,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(146645,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (146655,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(146656,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3655,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (146685,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(146686,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (146763,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(146764,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (146802,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(146803,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (146853,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(146854,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (146864,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(146865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (146919,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(146920,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (146925,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(146926,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (146950,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(146951,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (146975,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(146976,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 31641664 (ipc=215.2) sim_rate=172905 (inst/sec) elapsed = 0:0:03:03 / Wed Feb 11 18:18:33 2015
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(3666,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (147123,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(147124,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (147142,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(147143,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (147144,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(147145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (147187,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(147188,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (147201,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(147202,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (147250,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(147251,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (147333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (147333,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(147334,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(147334,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (147446,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(147447,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147457,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (147457,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(147458,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(147458,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 31725536 (ipc=215.1) sim_rate=172421 (inst/sec) elapsed = 0:0:03:04 / Wed Feb 11 18:18:34 2015
GPGPU-Sim uArch: Shader 13 finished CTA #3 (147502,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(147503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (147576,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(147577,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (147579,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(147580,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(3664,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (147619,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(147620,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (147639,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(147640,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (147792,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(147793,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (147821,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(147822,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (147885,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(147886,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147888,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147889,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (147968,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(147969,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (147975,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(147976,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (148028,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(148029,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (148050,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(148051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (148057,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(148058,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3691,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (148111,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(148112,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (148180,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(148181,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (148259,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(148260,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (148262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (148262,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(148263,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(148263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (148313,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(148314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (148382,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(148383,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (148387,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(148388,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (148389,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(148390,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (148471,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(148472,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (148475,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(148476,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3702,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 31949664 (ipc=215.1) sim_rate=172700 (inst/sec) elapsed = 0:0:03:05 / Wed Feb 11 18:18:35 2015
GPGPU-Sim uArch: Shader 9 finished CTA #4 (148512,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(148513,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (148523,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(148524,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (148615,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(148616,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (148658,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(148659,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (148661,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (148661,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148661,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148662,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(148662,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(148662,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148701,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(148702,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (148875,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(148876,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (148902,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(148903,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(3711,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (148953,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(148954,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (148991,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(148992,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (149006,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(149007,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (149072,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(149073,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (149098,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(149099,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (149119,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(149120,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (149170,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(149171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (149238,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(149239,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (149287,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(149288,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (149296,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(149297,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (149376,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(149377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (149404,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(149405,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (149409,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(149410,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(3685,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (149435,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(149436,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (149445,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(149446,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (149477,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(149478,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 32154912 (ipc=215.1) sim_rate=172875 (inst/sec) elapsed = 0:0:03:06 / Wed Feb 11 18:18:36 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (149547,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(149548,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (149609,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(149610,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (149680,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(149681,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (149689,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(149690,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (149763,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(149764,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149801,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(149802,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (149815,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(149816,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (149864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(149865,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (149923,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(149924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (149928,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(149929,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (149934,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(149935,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3679,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (149958,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(149959,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (149994,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(149995,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 32250368 (ipc=215.0) sim_rate=172461 (inst/sec) elapsed = 0:0:03:07 / Wed Feb 11 18:18:37 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (150030,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(150031,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (150146,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(150147,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (150230,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(150231,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (150239,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(150240,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (150314,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(150315,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (150331,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(150332,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3701,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (150375,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(150376,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (150395,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(150396,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (150412,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(150413,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150537,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150538,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (150545,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(150546,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (150563,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(150564,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3712,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (150628,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(150629,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (150643,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(150644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (150741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(150742,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (150783,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(150784,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (150835,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(150836,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (150845,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(150846,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (150905,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(150906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150959,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(150960,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (150978,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(150979,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150994,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(150995,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (150996,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(150997,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 32510592 (ipc=215.3) sim_rate=172928 (inst/sec) elapsed = 0:0:03:08 / Wed Feb 11 18:18:38 2015
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(3763,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (151039,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(151040,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (151051,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(151052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (151055,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(151056,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (151278,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(151279,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (151326,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(151327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (151343,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(151344,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (151347,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(151348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (151405,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(151406,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (151469,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(151470,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (151477,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(151478,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (151533,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(151534,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (151543,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(151544,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (151557,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(151558,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(3722,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (151581,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(151582,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (151600,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(151601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (151612,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(151613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (151668,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(151669,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (151849,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(151850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (151862,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(151863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (151918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(151919,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 32681472 (ipc=215.0) sim_rate=172917 (inst/sec) elapsed = 0:0:03:09 / Wed Feb 11 18:18:39 2015
GPGPU-Sim uArch: Shader 9 finished CTA #4 (152066,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(152067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (152087,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(152088,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (152115,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(152116,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (152126,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(152127,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (152136,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(152137,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (152141,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (152141,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(152142,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(152142,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(3759,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (152186,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(152187,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (152228,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(152229,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (152265,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(152266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (152353,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(152354,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (152487,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(152488,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (152490,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(152491,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (152492,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(152493,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (152501,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(152502,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (152535,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(152536,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (152536,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(152537,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(3799,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152612,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(152613,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (152687,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(152688,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (152705,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(152706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (152753,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(152754,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (152812,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(152813,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (152828,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(152829,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (152862,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(152863,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (152894,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(152895,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (152901,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(152902,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (152929,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(152930,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (152930,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(152931,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (152976,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(152977,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(3768,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 32900864 (ipc=215.0) sim_rate=173162 (inst/sec) elapsed = 0:0:03:10 / Wed Feb 11 18:18:40 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (153011,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(153012,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (153013,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(153014,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153095,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(153096,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (153105,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(153106,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153145,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153146,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (153169,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(153170,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153206,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(153207,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153210,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(153211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (153265,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(153266,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153273,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(153274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (153328,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(153329,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3755,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (153400,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(153401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (153458,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(153459,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153490,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(153491,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 33037120 (ipc=215.2) sim_rate=172969 (inst/sec) elapsed = 0:0:03:11 / Wed Feb 11 18:18:41 2015
GPGPU-Sim uArch: Shader 6 finished CTA #3 (153526,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(153527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (153544,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(153545,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (153578,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(153579,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (153602,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(153603,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (153611,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(153612,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (153667,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(153668,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (153697,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(153698,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3786,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (153834,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(153835,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153887,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153888,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (153894,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(153895,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (153898,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(153899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (153956,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(153957,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (154029,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(154030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154083,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(154084,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (154130,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(154131,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (154179,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(154180,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154267,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(154268,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (154289,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(154290,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3783,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (154341,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(154342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (154343,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(154344,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (154483,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(154484,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 33224800 (ipc=215.0) sim_rate=173045 (inst/sec) elapsed = 0:0:03:12 / Wed Feb 11 18:18:42 2015
GPGPU-Sim uArch: Shader 13 finished CTA #3 (154535,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(154536,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (154540,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(154541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (154620,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(154621,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (154741,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(154742,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (154745,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(154746,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (154800,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(154801,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154803,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (154803,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(154804,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154804,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(3852,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (154857,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(154858,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154863,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(154864,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (154871,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(154872,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (154889,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(154890,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (154910,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(154911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154964,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(154965,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (155006,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(155007,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (155055,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(155056,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (155058,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(155059,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (155097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(155098,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3865,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (155128,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(155129,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (155197,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(155198,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (155318,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(155319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (155338,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(155339,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (155406,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(155407,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (155407,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(155408,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (155411,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(155412,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (155445,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(155446,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 33447616 (ipc=215.1) sim_rate=173303 (inst/sec) elapsed = 0:0:03:13 / Wed Feb 11 18:18:43 2015
GPGPU-Sim uArch: Shader 14 finished CTA #2 (155517,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(155518,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (155543,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(155544,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (155563,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(155564,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (155591,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(155592,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3823,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (155626,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(155627,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (155641,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(155642,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (155686,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(155687,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (155692,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(155693,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (155763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(155764,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (155807,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(155808,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (155825,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(155826,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (155868,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(155869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (155872,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(155873,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (155874,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(155875,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (155965,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(155966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (155969,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(155970,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3890,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (156020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(156021,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (156033,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(156034,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (156035,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(156036,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (156094,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(156095,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (156138,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(156139,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (156236,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(156237,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (156352,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(156353,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (156369,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(156370,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (156386,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(156387,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (156495,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(156496,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 33656416 (ipc=215.1) sim_rate=173486 (inst/sec) elapsed = 0:0:03:14 / Wed Feb 11 18:18:44 2015
GPGPU-Sim uArch: Shader 11 finished CTA #3 (156505,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(156506,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(3900,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (156556,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(156557,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (156558,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(156559,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (156562,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(156563,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (156692,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(156693,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (156752,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(156753,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (156804,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(156805,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (156867,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(156868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (156910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(156911,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3908,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (156952,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(156953,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (157026,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(157027,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (157097,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(157098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (157122,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(157123,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (157182,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(157183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (157314,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(157315,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (157319,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(157320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (157355,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(157356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (157364,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(157365,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (157407,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(157408,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (157424,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(157425,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (157425,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(157426,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(3920,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (157496,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(157497,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (157537,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(157538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (157595,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(157596,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (157638,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(157639,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (157656,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(157657,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (157710,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(157711,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (157716,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(157717,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (157785,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(157786,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (157836,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(157837,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(3872,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (157905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(157906,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 33969088 (ipc=215.0) sim_rate=174200 (inst/sec) elapsed = 0:0:03:15 / Wed Feb 11 18:18:45 2015
GPGPU-Sim uArch: Shader 7 finished CTA #5 (158012,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(158013,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (158073,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(158074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (158126,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(158127,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (158167,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(158168,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (158179,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(158180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158245,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(158246,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (158292,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(158293,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158297,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(158298,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (158324,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(158325,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (158331,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(158332,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3938,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (158413,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(158414,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (158460,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(158461,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (158462,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(158463,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (158606,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(158607,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (158622,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(158623,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158675,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(158676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (158678,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(158679,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (158685,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(158686,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158745,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(158746,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158747,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(158748,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (158813,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(158814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (158815,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(158816,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3907,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158825,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(158826,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (158906,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(158907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (158923,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(158924,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (158964,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(158965,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158972,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(158973,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 34170016 (ipc=214.9) sim_rate=174336 (inst/sec) elapsed = 0:0:03:16 / Wed Feb 11 18:18:46 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159026,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(159027,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (159035,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(159036,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (159064,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(159065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159135,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(159136,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(3927,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (159399,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(159400,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159415,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(159416,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (159419,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (159419,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(159420,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(159420,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (159470,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(159471,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (159485,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(159486,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (159510,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(159511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (159513,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(159514,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (159556,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(159557,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (159558,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(159559,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159605,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(159606,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (159617,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(159618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (159671,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(159672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (159682,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(159683,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3976,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (159719,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(159720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (159749,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(159750,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (159752,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(159753,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159756,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(159757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (159799,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(159800,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (159810,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(159811,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (159862,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(159863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159903,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(159904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (159948,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(159949,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3934,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 34419008 (ipc=215.1) sim_rate=174715 (inst/sec) elapsed = 0:0:03:17 / Wed Feb 11 18:18:47 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (160013,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(160014,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (160106,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(160107,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (160156,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(160157,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (160163,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(160164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (160215,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(160216,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (160219,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(160220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (160260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(160261,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160318,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160319,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (160383,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(160384,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (160425,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(160426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (160443,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(160444,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3996,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (160491,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(160492,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (160493,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(160494,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (160558,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(160559,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (160603,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(160604,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (160693,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(160694,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (160733,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(160734,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (160738,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(160739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (160742,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(160743,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (160867,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(160868,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160891,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(160892,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 34590464 (ipc=214.8) sim_rate=174699 (inst/sec) elapsed = 0:0:03:18 / Wed Feb 11 18:18:48 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (161007,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(161008,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (161013,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(161014,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (161019,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(161020,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (161041,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(161042,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3965,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (161096,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(161097,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (161109,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(161110,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (161232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(161233,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (161281,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(161282,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (161357,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(161358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (161363,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(161364,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (161425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (161425,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(161426,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(161426,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (161432,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(161433,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3961,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (161498,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(161499,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (161504,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(161505,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (161543,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(161544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (161666,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(161667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (161694,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(161695,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (161695,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(161696,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (161707,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(161708,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (161712,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(161713,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (161856,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(161857,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (161860,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(161861,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(4023,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (161918,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(161919,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (161997,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(161998,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 34820544 (ipc=214.9) sim_rate=174977 (inst/sec) elapsed = 0:0:03:19 / Wed Feb 11 18:18:49 2015
GPGPU-Sim uArch: Shader 0 finished CTA #4 (162005,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(162006,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (162065,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(162066,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (162081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(162082,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (162125,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(162126,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (162147,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(162148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (162152,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(162153,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (162227,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(162228,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (162229,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(162230,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (162248,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(162249,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (162289,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(162290,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (162334,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(162335,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(3980,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (162397,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(162398,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (162410,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(162411,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (162510,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(162511,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (162609,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(162610,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (162614,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(162615,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (162642,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(162643,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (162663,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(162664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (162799,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(162800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (162801,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(162802,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4003,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (162982,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(162983,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 35021344 (ipc=214.9) sim_rate=175106 (inst/sec) elapsed = 0:0:03:20 / Wed Feb 11 18:18:50 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163008,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(163009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (163049,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(163050,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (163050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(163051,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (163064,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(163065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (163112,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(163113,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (163113,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(163114,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (163123,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(163124,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (163182,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(163183,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (163218,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(163219,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (163237,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(163238,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(4054,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (163348,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(163349,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (163377,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(163378,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (163465,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(163466,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (163499,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(163500,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163530,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(163531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (163533,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(163534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (163542,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(163543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (163591,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(163592,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (163604,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(163605,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (163606,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(163607,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (163619,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(163620,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4071,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (163662,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(163663,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (163671,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(163672,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (163673,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(163674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (163783,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(163784,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (163790,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(163791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163814,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(163815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (163850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(163851,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (163856,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(163857,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (163933,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(163934,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (163976,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(163977,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (163995,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(163996,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 35256480 (ipc=215.0) sim_rate=175405 (inst/sec) elapsed = 0:0:03:21 / Wed Feb 11 18:18:51 2015
GPGPU-Sim uArch: Shader 0 finished CTA #5 (164056,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(164057,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (164062,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(164063,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(4084,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (164101,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(164102,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (164153,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(164154,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (164194,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(164195,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (164226,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(164227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (164277,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(164278,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (164342,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(164343,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (164358,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(164359,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (164497,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(164498,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (164501,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(164502,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (164503,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (164505,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (164574,0), 4 CTAs running
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4042,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (164586,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (164637,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (164675,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (164786,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (164825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (164827,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (164839,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (164842,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (164905,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (164950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (164956,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (164973,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 35448352 (ipc=214.8) sim_rate=175486 (inst/sec) elapsed = 0:0:03:22 / Wed Feb 11 18:18:52 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (165088,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (165095,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (165234,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (165240,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (165246,0), 4 CTAs running
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(4083,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (165333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (165369,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (165376,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (165459,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (165491,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (165582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (165614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (165624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (165640,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (165687,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (165688,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (165710,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (165739,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (165762,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (165764,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (165790,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (165800,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (165858,0), 3 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4072,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (165953,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (165963,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (166038,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (166088,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (166104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (166203,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (166271,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (166273,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (166283,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (166291,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (166295,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (166339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (166367,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (166407,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (166417,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (166473,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 35599200 (ipc=213.8) sim_rate=175365 (inst/sec) elapsed = 0:0:03:23 / Wed Feb 11 18:18:53 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (166546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (166570,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (166596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (166600,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (166647,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (166707,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (166775,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (166819,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (166893,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (166914,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (166923,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (166941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (166944,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (166948,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (166957,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (166964,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (166988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (167054,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (167061,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (167153,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (167167,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (167178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (167209,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (167213,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (167244,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (167291,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (167428,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (167460,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (167497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (167544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (167550,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (167602,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (167624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (167627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (167693,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi').
GPGPU-Sim uArch: GPU detected kernel '_Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi' finished on shader 10.
kernel_name = _Z21c_CopySrcToComponentsIiEvPT_S1_S1_Phi 
kernel_launch_uid = 1 
gpu_sim_cycle = 167694
gpu_sim_insn = 35651584
gpu_ipc =     212.5990
gpu_tot_sim_cycle = 167694
gpu_tot_sim_insn = 35651584
gpu_tot_ipc =     212.5990
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 556277
gpu_stall_icnt2sh    = 7572
gpu_total_sim_rate=175623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 591601
	L1I_total_cache_misses = 1777
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7935
L1D_cache:
	L1D_cache_core[0]: Access = 8010, Miss = 8010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132547
	L1D_cache_core[1]: Access = 8310, Miss = 8310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133255
	L1D_cache_core[2]: Access = 8190, Miss = 8190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135145
	L1D_cache_core[3]: Access = 8370, Miss = 8370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131440
	L1D_cache_core[4]: Access = 8340, Miss = 8340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132718
	L1D_cache_core[5]: Access = 8310, Miss = 8310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131683
	L1D_cache_core[6]: Access = 7860, Miss = 7860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129721
	L1D_cache_core[7]: Access = 8400, Miss = 8400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130301
	L1D_cache_core[8]: Access = 8130, Miss = 8130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130958
	L1D_cache_core[9]: Access = 8250, Miss = 8250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128601
	L1D_cache_core[10]: Access = 8310, Miss = 8310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130829
	L1D_cache_core[11]: Access = 8250, Miss = 8250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129603
	L1D_cache_core[12]: Access = 8280, Miss = 8280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131787
	L1D_cache_core[13]: Access = 7950, Miss = 7950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131722
	L1D_cache_core[14]: Access = 7920, Miss = 7920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132835
	L1D_total_cache_accesses = 122880
	L1D_total_cache_misses = 122880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1973145
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 474849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1498296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 589824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1777
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7935
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 37486592
gpgpu_n_tot_w_icount = 1171456
gpgpu_n_stall_shd_mem = 1973145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24576
gpgpu_n_mem_write_global = 98304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 786432
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 786432
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1973145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2655740	W0_Idle:97979	W0_Scoreboard:1094277	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1171456
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196608 {8:24576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13369344 {136:98304,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3342336 {136:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 786432 {8:98304,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 751 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 167693 
mrq_lat_table:48529 	3471 	7327 	9574 	24056 	38534 	46758 	35907 	6016 	911 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6 	10882 	102694 	9270 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1377 	1657 	4305 	27697 	38975 	46455 	2474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18570 	5647 	350 	9 	0 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	21747 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5911      6135      5776      6450      5874      5960      5840      5655      6082      6180      6255      6506      6062      6136      5901      6319 
dram[1]:      5966      6234      5675      6628      5790      6107      5763      5540      6043      6128      6228      6440      5972      6086      6013      6290 
dram[2]:      6111      6340      5612      5999      5846      5766      5943      5923      6391      6344      6276      6153      6149      5912      5986      6727 
dram[3]:      6096      6365      5474      6009      5874      5809      5759      5844      5901      6398      6648      6341      5989      5976      6618      6719 
dram[4]:      6450      6543      6311      5903      5563      5700      5772      5562      6244      6306      6428      6243      5955      5904      6619      6662 
dram[5]:      6452      6471      6389      5918      5712      5503      5747      5660      6135      6340      6409      6444      6006      5766      6250      6902 
average row accesses per activate:
dram[0]: 18.580645 19.862068 15.567568 19.200001 14.769231 14.961039 16.340425 14.675159 17.194031 17.454546 22.368933 21.137615 28.799999 25.043478 21.735849 23.510204 
dram[1]: 19.049587 19.862068 15.780822 16.941177 13.879519 14.222222 17.454546 14.134970 18.000000 16.941177 22.368933 21.942858 26.181818 23.040001 21.333334 24.000000 
dram[2]: 20.228069 24.510639 17.454546 19.525423 14.961039 14.769231 14.675159 18.285715 15.567568 18.885246 19.361345 22.811882 30.315790 25.043478 24.510639 27.428572 
dram[3]: 19.533897 22.811882 16.000000 21.137615 13.552941 15.567568 15.463087 17.066668 16.111889 17.194031 19.692308 20.756756 25.600000 23.040001 19.862068 22.153847 
dram[4]: 18.885246 21.532711 16.457144 20.034782 15.258278 15.157895 13.633136 16.457144 16.695652 17.066668 20.756756 21.137615 25.043478 20.210526 19.862068 20.210526 
dram[5]: 23.040001 24.252632 17.587786 22.153847 14.961039 15.889655 14.222222 17.587786 17.860466 16.111889 21.532711 21.137615 26.790697 22.588236 22.588236 22.588236 
average row locality = 221188/11779 = 18.778164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[1]:      1281      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[2]:      1282      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[3]:      1281      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
total reads: 122884
bank skew: 1282/1280 = 1.00
chip skew: 20482/20480 = 1.00
number of total write accesses:
dram[0]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[1]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[2]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[3]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[4]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[5]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
total reads: 98304
bank skew: 1024/1024 = 1.00
chip skew: 16384/16384 = 1.00
average mf latency per bank:
dram[0]:        398       391       407       402       415       405       418       408       404       401       399       399       400       400       395       396
dram[1]:        367       367       367       376       376       378       387       385       376       379       373       373       360       375       361       372
dram[2]:        493       483       501       503       505       492       518       512       508       500       503       485       501       491       496       487
dram[3]:        408       409       411       424       417       413       432       432       421       420       413       410       415       413       412       403
dram[4]:        437       426       439       443       445       435       451       449       444       428       440       427       439       419       441       421
dram[5]:        362       368       367       382       373       379       381       401       377       376       364       377       371       369       369       366
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x81bfee80, atomic=0 1 entries : 0x7f09d1d930c0 :  mf: uid=2793865, sid10:w37, part=0, addr=0x81bfee80, load , size=128, unknown  status = IN_PARTITION_DRAM (167691), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143703 n_act=1970 n_pre=1954 n_req=36864 n_rd=40960 n_write=32768 bw_util=0.6662
n_activity=219077 dram_eff=0.6731
bk0: 2560a 139929i bk1: 2560a 137702i bk2: 2560a 136396i bk3: 2560a 136448i bk4: 2560a 136849i bk5: 2560a 134438i bk6: 2560a 134437i bk7: 2560a 133741i bk8: 2560a 138063i bk9: 2560a 137967i bk10: 2560a 138683i bk11: 2560a 136001i bk12: 2560a 134476i bk13: 2560a 132125i bk14: 2560a 133967i bk15: 2560a 132208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x81bfef80, atomic=0 1 entries : 0x7f09d1401290 :  mf: uid=2793864, sid10:w39, part=1, addr=0x81bfef80, load , size=128, unknown  status = IN_PARTITION_DRAM (167685), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143629 n_act=2006 n_pre=1990 n_req=36865 n_rd=40962 n_write=32768 bw_util=0.6662
n_activity=219173 dram_eff=0.6728
bk0: 2562a 138921i bk1: 2560a 136181i bk2: 2560a 139228i bk3: 2560a 136610i bk4: 2560a 136292i bk5: 2560a 133292i bk6: 2560a 133479i bk7: 2560a 132081i bk8: 2560a 137059i bk9: 2560a 138104i bk10: 2560a 136940i bk11: 2560a 137080i bk12: 2560a 135158i bk13: 2560a 132878i bk14: 2560a 131589i bk15: 2560a 131831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143865 n_act=1887 n_pre=1871 n_req=36866 n_rd=40964 n_write=32768 bw_util=0.6662
n_activity=219399 dram_eff=0.6721
bk0: 2564a 140045i bk1: 2560a 138766i bk2: 2560a 139235i bk3: 2560a 136896i bk4: 2560a 137014i bk5: 2560a 135155i bk6: 2560a 133775i bk7: 2560a 132749i bk8: 2560a 138885i bk9: 2560a 136777i bk10: 2560a 138512i bk11: 2560a 136608i bk12: 2560a 138216i bk13: 2560a 133189i bk14: 2560a 132972i bk15: 2560a 130463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6421
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143663 n_act=1989 n_pre=1973 n_req=36865 n_rd=40962 n_write=32768 bw_util=0.6662
n_activity=219263 dram_eff=0.6725
bk0: 2562a 139289i bk1: 2560a 138409i bk2: 2560a 138854i bk3: 2560a 137249i bk4: 2560a 136220i bk5: 2560a 134770i bk6: 2560a 134070i bk7: 2560a 131502i bk8: 2560a 138532i bk9: 2560a 135235i bk10: 2560a 138000i bk11: 2560a 136118i bk12: 2560a 137112i bk13: 2560a 134029i bk14: 2560a 131772i bk15: 2560a 129748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143593 n_act=2025 n_pre=2009 n_req=36864 n_rd=40960 n_write=32768 bw_util=0.6662
n_activity=219233 dram_eff=0.6726
bk0: 2560a 139388i bk1: 2560a 137198i bk2: 2560a 138304i bk3: 2560a 136393i bk4: 2560a 137077i bk5: 2560a 134973i bk6: 2560a 133946i bk7: 2560a 133122i bk8: 2560a 139883i bk9: 2560a 137159i bk10: 2560a 138299i bk11: 2560a 135461i bk12: 2560a 134823i bk13: 2560a 134539i bk14: 2560a 132776i bk15: 2560a 129691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221355 n_nop=143839 n_act=1902 n_pre=1886 n_req=36864 n_rd=40960 n_write=32768 bw_util=0.6662
n_activity=219359 dram_eff=0.6722
bk0: 2560a 139572i bk1: 2560a 138353i bk2: 2560a 138678i bk3: 2560a 138467i bk4: 2560a 136248i bk5: 2560a 135216i bk6: 2560a 134202i bk7: 2560a 134010i bk8: 2560a 140579i bk9: 2560a 136824i bk10: 2560a 138441i bk11: 2560a 135900i bk12: 2560a 136831i bk13: 2560a 134671i bk14: 2560a 132990i bk15: 2560a 131503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74
L2_cache_bank[1]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621
L2_cache_bank[2]: Access = 10255, Miss = 10241, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 184
L2_cache_bank[3]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145
L2_cache_bank[4]: Access = 10270, Miss = 10242, Miss_rate = 0.997, Pending_hits = 6, Reservation_fails = 402
L2_cache_bank[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
L2_cache_bank[6]: Access = 10255, Miss = 10241, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 486
L2_cache_bank[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 479
L2_cache_bank[8]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99
L2_cache_bank[9]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 320
L2_cache_bank[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[11]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228
L2_total_cache_accesses = 122940
L2_total_cache_misses = 122884
L2_total_cache_miss_rate = 0.9995
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 3687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1204
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 498
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.244

icnt_total_pkts_mem_to_simt=221484
icnt_total_pkts_simt_to_mem=516156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.662
	minimum = 6
	maximum = 580
Network latency average = 29.9124
	minimum = 6
	maximum = 540
Slowest packet = 1676
Flit latency average = 30.3157
	minimum = 6
	maximum = 536
Slowest flit = 311814
Fragmentation average = 0.722092
	minimum = 0
	maximum = 402
Injected packet rate average = 0.0543053
	minimum = 0.0468949 (at node 6)
	maximum = 0.0612425 (at node 19)
Accepted packet rate average = 0.0543053
	minimum = 0.0468949 (at node 6)
	maximum = 0.0612425 (at node 19)
Injected flit rate average = 0.162916
	minimum = 0.109914 (at node 15)
	maximum = 0.210407 (at node 7)
Accepted flit rate average= 0.162916
	minimum = 0.0844872 (at node 6)
	maximum = 0.256646 (at node 19)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.662 (1 samples)
	minimum = 6 (1 samples)
	maximum = 580 (1 samples)
Network latency average = 29.9124 (1 samples)
	minimum = 6 (1 samples)
	maximum = 540 (1 samples)
Flit latency average = 30.3157 (1 samples)
	minimum = 6 (1 samples)
	maximum = 536 (1 samples)
Fragmentation average = 0.722092 (1 samples)
	minimum = 0 (1 samples)
	maximum = 402 (1 samples)
Injected packet rate average = 0.0543053 (1 samples)
	minimum = 0.0468949 (1 samples)
	maximum = 0.0612425 (1 samples)
Accepted packet rate average = 0.0543053 (1 samples)
	minimum = 0.0468949 (1 samples)
	maximum = 0.0612425 (1 samples)
Injected flit rate average = 0.162916 (1 samples)
	minimum = 0.109914 (1 samples)
	maximum = 0.210407 (1 samples)
Accepted flit rate average = 0.162916 (1 samples)
	minimum = 0.0844872 (1 samples)
	maximum = 0.256646 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 175623 (inst/sec)
gpgpu_simulation_rate = 826 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

*** 3 stages of 2D forward DWT:

 sliding steps = 9 , gx = 6 , gy = 15 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' to stream 0, gridDim= (6,15,1) blockDim = (192,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,167694)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,167694)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,167694)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,167694)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,167694)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(5,5,0) tid=(127,0,0)
GPGPU-Sim PTX: WARNING (_4.ptx:4946) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,6,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 168194  inst.: 35788384 (ipc=273.6) sim_rate=175433 (inst/sec) elapsed = 0:0:03:24 / Wed Feb 11 18:18:54 2015
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,4,0) tid=(127,0,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(5,6,0) tid=(127,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(5,1,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 169194  inst.: 36138196 (ipc=324.4) sim_rate=176283 (inst/sec) elapsed = 0:0:03:25 / Wed Feb 11 18:18:55 2015
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(5,4,0) tid=(159,0,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(4,9,0) tid=(95,0,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(0,7,0) tid=(127,0,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 170694  inst.: 36491975 (ipc=280.1) sim_rate=177145 (inst/sec) elapsed = 0:0:03:26 / Wed Feb 11 18:18:56 2015
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(5,5,0) tid=(127,0,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,6,0) tid=(162,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(4,4,0) tid=(130,0,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,7,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 171694  inst.: 36909236 (ipc=314.4) sim_rate=178305 (inst/sec) elapsed = 0:0:03:27 / Wed Feb 11 18:18:57 2015
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(5,2,0) tid=(26,0,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,9,0) tid=(65,0,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,7,0) tid=(127,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,2,0) tid=(51,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,5,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 172694  inst.: 37403746 (ipc=350.4) sim_rate=179825 (inst/sec) elapsed = 0:0:03:28 / Wed Feb 11 18:18:58 2015
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(2,1,0) tid=(125,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(1,2,0) tid=(65,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,3,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 173194  inst.: 37727726 (ipc=377.5) sim_rate=180515 (inst/sec) elapsed = 0:0:03:29 / Wed Feb 11 18:18:59 2015
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(5,8,0) tid=(158,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(1,2,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 174694  inst.: 37991770 (ipc=334.3) sim_rate=180913 (inst/sec) elapsed = 0:0:03:30 / Wed Feb 11 18:19:00 2015
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(5,2,0) tid=(128,0,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(2,2,0) tid=(32,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 175694  inst.: 38338330 (ipc=335.8) sim_rate=181698 (inst/sec) elapsed = 0:0:03:31 / Wed Feb 11 18:19:01 2015
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(5,8,0) tid=(64,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,6,0) tid=(128,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(5,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(4,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 176694  inst.: 38917434 (ipc=362.9) sim_rate=183572 (inst/sec) elapsed = 0:0:03:32 / Wed Feb 11 18:19:02 2015
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,4,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 177694  inst.: 39085274 (ipc=343.4) sim_rate=183498 (inst/sec) elapsed = 0:0:03:33 / Wed Feb 11 18:19:03 2015
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,3,0) tid=(64,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(3,4,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 178694  inst.: 39279738 (ipc=329.8) sim_rate=183550 (inst/sec) elapsed = 0:0:03:34 / Wed Feb 11 18:19:04 2015
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,6,0) tid=(96,0,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 179694  inst.: 39681818 (ipc=335.9) sim_rate=184566 (inst/sec) elapsed = 0:0:03:35 / Wed Feb 11 18:19:05 2015
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(2,8,0) tid=(32,0,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(4,7,0) tid=(96,0,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,2,0) tid=(64,0,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(5,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 180694  inst.: 40249402 (ipc=353.7) sim_rate=186339 (inst/sec) elapsed = 0:0:03:36 / Wed Feb 11 18:19:06 2015
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(5,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(1,9,0) tid=(160,0,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,1,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 181194  inst.: 40536570 (ipc=361.9) sim_rate=186804 (inst/sec) elapsed = 0:0:03:37 / Wed Feb 11 18:19:07 2015
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,8,0) tid=(0,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(5,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,5,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 182194  inst.: 40944250 (ipc=365.0) sim_rate=187817 (inst/sec) elapsed = 0:0:03:38 / Wed Feb 11 18:19:08 2015
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,1,0) tid=(128,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(5,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,4,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 183694  inst.: 41332634 (ipc=355.1) sim_rate=188733 (inst/sec) elapsed = 0:0:03:39 / Wed Feb 11 18:19:09 2015
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,7,0) tid=(96,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,6,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 184694  inst.: 41517338 (ipc=345.0) sim_rate=188715 (inst/sec) elapsed = 0:0:03:40 / Wed Feb 11 18:19:10 2015
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(2,4,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 186194  inst.: 41825754 (ipc=333.7) sim_rate=189256 (inst/sec) elapsed = 0:0:03:41 / Wed Feb 11 18:19:11 2015
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(2,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(1,2,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 187194  inst.: 42118394 (ipc=331.6) sim_rate=189722 (inst/sec) elapsed = 0:0:03:42 / Wed Feb 11 18:19:12 2015
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,4,0) tid=(96,0,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,8,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 188194  inst.: 42517466 (ipc=334.9) sim_rate=190661 (inst/sec) elapsed = 0:0:03:43 / Wed Feb 11 18:19:13 2015
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(4,1,0) tid=(160,0,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,5,0) tid=(128,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,7,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 189194  inst.: 42955162 (ipc=339.7) sim_rate=191764 (inst/sec) elapsed = 0:0:03:44 / Wed Feb 11 18:19:14 2015
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(2,7,0) tid=(128,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,7,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 190194  inst.: 43195642 (ipc=335.3) sim_rate=191980 (inst/sec) elapsed = 0:0:03:45 / Wed Feb 11 18:19:15 2015
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,5,0) tid=(32,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,3,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 191194  inst.: 43526202 (ipc=335.1) sim_rate=192593 (inst/sec) elapsed = 0:0:03:46 / Wed Feb 11 18:19:16 2015
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,3,0) tid=(32,0,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(5,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(2,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(4,2,0) tid=(96,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,9,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 192194  inst.: 44043162 (ipc=342.5) sim_rate=194022 (inst/sec) elapsed = 0:0:03:47 / Wed Feb 11 18:19:17 2015
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(3,3,0) tid=(160,0,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 192694  inst.: 44343034 (ipc=347.7) sim_rate=194486 (inst/sec) elapsed = 0:0:03:48 / Wed Feb 11 18:19:18 2015
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(4,5,0) tid=(128,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(5,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,8,0) tid=(160,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,8,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 193694  inst.: 44856250 (ipc=354.0) sim_rate=195878 (inst/sec) elapsed = 0:0:03:49 / Wed Feb 11 18:19:19 2015
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,1,0) tid=(96,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(1,8,0) tid=(160,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,1,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 194194  inst.: 45157978 (ipc=358.7) sim_rate=196339 (inst/sec) elapsed = 0:0:03:50 / Wed Feb 11 18:19:20 2015
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,8,0) tid=(160,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(2,1,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 195194  inst.: 45463738 (ipc=356.8) sim_rate=196812 (inst/sec) elapsed = 0:0:03:51 / Wed Feb 11 18:19:21 2015
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,1,0) tid=(160,0,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(3,6,0) tid=(128,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 196694  inst.: 45743962 (ipc=348.0) sim_rate=197172 (inst/sec) elapsed = 0:0:03:52 / Wed Feb 11 18:19:22 2015
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(2,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(4,6,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 197694  inst.: 45954874 (ipc=343.4) sim_rate=197231 (inst/sec) elapsed = 0:0:03:53 / Wed Feb 11 18:19:23 2015
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(2,7,0) tid=(128,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(3,1,0) tid=(160,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(4,4,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 199194  inst.: 46453370 (ipc=342.9) sim_rate=198518 (inst/sec) elapsed = 0:0:03:54 / Wed Feb 11 18:19:24 2015
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,4,0) tid=(128,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,2,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 199694  inst.: 46685114 (ipc=344.8) sim_rate=198660 (inst/sec) elapsed = 0:0:03:55 / Wed Feb 11 18:19:25 2015
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,4,0) tid=(64,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(3,4,0) tid=(128,0,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(0,6,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 200694  inst.: 47020186 (ipc=344.5) sim_rate=199238 (inst/sec) elapsed = 0:0:03:56 / Wed Feb 11 18:19:26 2015
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(2,2,0) tid=(64,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(5,1,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 201694  inst.: 47281114 (ipc=342.0) sim_rate=199498 (inst/sec) elapsed = 0:0:03:57 / Wed Feb 11 18:19:27 2015
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(5,7,0) tid=(160,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,8,0) tid=(128,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(4,3,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 202694  inst.: 47743674 (ipc=345.5) sim_rate=200603 (inst/sec) elapsed = 0:0:03:58 / Wed Feb 11 18:19:28 2015
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(3,2,0) tid=(96,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(1,9,0) tid=(32,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(5,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 203694  inst.: 48351706 (ipc=352.8) sim_rate=202308 (inst/sec) elapsed = 0:0:03:59 / Wed Feb 11 18:19:29 2015
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(2,6,0) tid=(96,0,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(1,5,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 204194  inst.: 48681498 (ipc=357.0) sim_rate=202839 (inst/sec) elapsed = 0:0:04:00 / Wed Feb 11 18:19:30 2015
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(5,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,6,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 204694  inst.: 48991418 (ipc=360.5) sim_rate=203283 (inst/sec) elapsed = 0:0:04:01 / Wed Feb 11 18:19:31 2015
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,2,0) tid=(128,0,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(4,9,0) tid=(96,0,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(5,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(5,5,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 205694  inst.: 49449242 (ipc=363.1) sim_rate=204335 (inst/sec) elapsed = 0:0:04:02 / Wed Feb 11 18:19:32 2015
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 206694  inst.: 49646074 (ipc=358.8) sim_rate=204304 (inst/sec) elapsed = 0:0:04:03 / Wed Feb 11 18:19:33 2015
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(2,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(1,6,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 208194  inst.: 49939546 (ipc=352.8) sim_rate=204670 (inst/sec) elapsed = 0:0:04:04 / Wed Feb 11 18:19:34 2015
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(2,5,0) tid=(128,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(5,5,0) tid=(160,0,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,9,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 209194  inst.: 50267226 (ipc=352.2) sim_rate=205172 (inst/sec) elapsed = 0:0:04:05 / Wed Feb 11 18:19:35 2015
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,1,0) tid=(160,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(1,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(3,7,0) tid=(160,0,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,7,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 210194  inst.: 50826682 (ipc=357.1) sim_rate=206612 (inst/sec) elapsed = 0:0:04:06 / Wed Feb 11 18:19:36 2015
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(2,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(1,7,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 210694  inst.: 51055066 (ipc=358.2) sim_rate=206700 (inst/sec) elapsed = 0:0:04:07 / Wed Feb 11 18:19:37 2015
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(4,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(1,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(1,7,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 211694  inst.: 51370074 (ipc=357.2) sim_rate=207137 (inst/sec) elapsed = 0:0:04:08 / Wed Feb 11 18:19:38 2015
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(0,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(4,5,0) tid=(32,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(4,6,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 212694  inst.: 51771994 (ipc=358.2) sim_rate=207919 (inst/sec) elapsed = 0:0:04:09 / Wed Feb 11 18:19:39 2015
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(0,2,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 213194  inst.: 52040346 (ipc=360.2) sim_rate=208161 (inst/sec) elapsed = 0:0:04:10 / Wed Feb 11 18:19:40 2015
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(0,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(4,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(5,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(4,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(4,5,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 214194  inst.: 52656282 (ipc=365.7) sim_rate=209785 (inst/sec) elapsed = 0:0:04:11 / Wed Feb 11 18:19:41 2015
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(5,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(0,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 214694  inst.: 52953626 (ipc=368.1) sim_rate=210133 (inst/sec) elapsed = 0:0:04:12 / Wed Feb 11 18:19:42 2015
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(5,5,0) tid=(96,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(3,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(5,3,0) tid=(96,0,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 215694  inst.: 53417786 (ipc=370.1) sim_rate=211137 (inst/sec) elapsed = 0:0:04:13 / Wed Feb 11 18:19:43 2015
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(2,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 216694  inst.: 53632410 (ipc=367.0) sim_rate=211151 (inst/sec) elapsed = 0:0:04:14 / Wed Feb 11 18:19:44 2015
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(4,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(0,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(5,2,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 217694  inst.: 53842170 (ipc=363.8) sim_rate=211145 (inst/sec) elapsed = 0:0:04:15 / Wed Feb 11 18:19:45 2015
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(4,7,0) tid=(128,0,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(4,7,0) tid=(96,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(3,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 218694  inst.: 54191546 (ipc=363.5) sim_rate=211685 (inst/sec) elapsed = 0:0:04:16 / Wed Feb 11 18:19:46 2015
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(4,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(5,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(5,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 219694  inst.: 54608794 (ipc=364.6) sim_rate=212485 (inst/sec) elapsed = 0:0:04:17 / Wed Feb 11 18:19:47 2015
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(2,2,0) tid=(32,0,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(5,5,0) tid=(128,0,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(5,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(5,8,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 220694  inst.: 55003578 (ipc=365.1) sim_rate=213192 (inst/sec) elapsed = 0:0:04:18 / Wed Feb 11 18:19:48 2015
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(5,6,0) tid=(160,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(1,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(2,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(2,1,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 221694  inst.: 55467002 (ipc=367.0) sim_rate=214158 (inst/sec) elapsed = 0:0:04:19 / Wed Feb 11 18:19:49 2015
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(3,6,0) tid=(128,0,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(3,9,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 222194  inst.: 55756602 (ipc=368.9) sim_rate=214448 (inst/sec) elapsed = 0:0:04:20 / Wed Feb 11 18:19:50 2015
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(4,2,0) tid=(32,0,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(5,5,0) tid=(32,0,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(1,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(2,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(0,7,0) tid=(128,0,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(3,8,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 223194  inst.: 56338522 (ipc=372.7) sim_rate=215856 (inst/sec) elapsed = 0:0:04:21 / Wed Feb 11 18:19:51 2015
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(0,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,2,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 223694  inst.: 56586714 (ipc=373.8) sim_rate=215979 (inst/sec) elapsed = 0:0:04:22 / Wed Feb 11 18:19:52 2015
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(1,3,0) tid=(96,0,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(3,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(1,3,0) tid=(160,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(3,4,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 224694  inst.: 56985690 (ipc=374.3) sim_rate=216675 (inst/sec) elapsed = 0:0:04:23 / Wed Feb 11 18:19:53 2015
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(0,4,0) tid=(64,0,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(2,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(1,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(3,8,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 225694  inst.: 57398074 (ipc=374.9) sim_rate=217416 (inst/sec) elapsed = 0:0:04:24 / Wed Feb 11 18:19:54 2015
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(4,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,8,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 226194  inst.: 57605338 (ipc=375.3) sim_rate=217378 (inst/sec) elapsed = 0:0:04:25 / Wed Feb 11 18:19:55 2015
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(4,2,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 227194  inst.: 57936122 (ipc=374.5) sim_rate=217804 (inst/sec) elapsed = 0:0:04:26 / Wed Feb 11 18:19:56 2015
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(2,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(2,9,0) tid=(96,0,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(5,3,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 228194  inst.: 58266202 (ipc=373.8) sim_rate=218225 (inst/sec) elapsed = 0:0:04:27 / Wed Feb 11 18:19:57 2015
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(2,6,0) tid=(128,0,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(4,7,0) tid=(64,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(2,2,0) tid=(96,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(2,6,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 229194  inst.: 58663290 (ipc=374.2) sim_rate=218892 (inst/sec) elapsed = 0:0:04:28 / Wed Feb 11 18:19:58 2015
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(1,4,0) tid=(96,0,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(4,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(0,7,0) tid=(128,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(3,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,2,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 230194  inst.: 59222906 (ipc=377.1) sim_rate=220159 (inst/sec) elapsed = 0:0:04:29 / Wed Feb 11 18:19:59 2015
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(5,4,0) tid=(64,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(0,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(1,9,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 230694  inst.: 59502138 (ipc=378.6) sim_rate=220378 (inst/sec) elapsed = 0:0:04:30 / Wed Feb 11 18:20:00 2015
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(2,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(2,4,0) tid=(96,0,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(5,9,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 231194  inst.: 59781882 (ipc=380.0) sim_rate=220597 (inst/sec) elapsed = 0:0:04:31 / Wed Feb 11 18:20:01 2015
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(1,5,0) tid=(160,0,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(5,6,0) tid=(160,0,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(2,9,0) tid=(32,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 232194  inst.: 60283066 (ipc=381.9) sim_rate=221628 (inst/sec) elapsed = 0:0:04:32 / Wed Feb 11 18:20:02 2015
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(3,8,0) tid=(128,0,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(4,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(0,9,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 233194  inst.: 60729658 (ipc=382.9) sim_rate=222452 (inst/sec) elapsed = 0:0:04:33 / Wed Feb 11 18:20:03 2015
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(5,1,0) tid=(96,0,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 233694  inst.: 60899066 (ipc=382.5) sim_rate=222259 (inst/sec) elapsed = 0:0:04:34 / Wed Feb 11 18:20:04 2015
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(3,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(3,4,0) tid=(96,0,0)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(5,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 234694  inst.: 61253626 (ipc=382.1) sim_rate=222740 (inst/sec) elapsed = 0:0:04:35 / Wed Feb 11 18:20:05 2015
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(5,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(5,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(4,9,0) tid=(128,0,0)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 235694  inst.: 61569114 (ipc=381.1) sim_rate=223076 (inst/sec) elapsed = 0:0:04:36 / Wed Feb 11 18:20:06 2015
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(1,3,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 236694  inst.: 61881018 (ipc=380.1) sim_rate=223397 (inst/sec) elapsed = 0:0:04:37 / Wed Feb 11 18:20:07 2015
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(3,3,0) tid=(128,0,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(5,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(4,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(3,2,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 237694  inst.: 62302170 (ipc=380.7) sim_rate=224108 (inst/sec) elapsed = 0:0:04:38 / Wed Feb 11 18:20:08 2015
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(1,6,0) tid=(96,0,0)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(5,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(1,4,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 238694  inst.: 62714330 (ipc=381.2) sim_rate=224782 (inst/sec) elapsed = 0:0:04:39 / Wed Feb 11 18:20:09 2015
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(4,1,0) tid=(160,0,0)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(4,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(1,6,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 239194  inst.: 62976762 (ipc=382.2) sim_rate=224917 (inst/sec) elapsed = 0:0:04:40 / Wed Feb 11 18:20:10 2015
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(4,3,0) tid=(32,0,0)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(3,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(4,7,0) tid=(32,0,0)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(3,1,0) tid=(64,0,0)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(3,4,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 240194  inst.: 63528442 (ipc=384.5) sim_rate=226079 (inst/sec) elapsed = 0:0:04:41 / Wed Feb 11 18:20:11 2015
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(5,9,0) tid=(32,0,0)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(3,4,0) tid=(128,0,0)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(0,9,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 240694  inst.: 63796954 (ipc=385.6) sim_rate=226230 (inst/sec) elapsed = 0:0:04:42 / Wed Feb 11 18:20:12 2015
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(3,6,0) tid=(32,0,0)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(3,2,0) tid=(128,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(5,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(5,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 241694  inst.: 64292794 (ipc=387.0) sim_rate=227183 (inst/sec) elapsed = 0:0:04:43 / Wed Feb 11 18:20:13 2015
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(5,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(3,6,0) tid=(64,0,0)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(0,4,0) tid=(128,0,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(2,5,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 242694  inst.: 64694810 (ipc=387.2) sim_rate=227798 (inst/sec) elapsed = 0:0:04:44 / Wed Feb 11 18:20:14 2015
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(4,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(4,1,0) tid=(96,0,0)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(5,9,0) tid=(160,0,0)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(5,4,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 243694  inst.: 65076666 (ipc=387.2) sim_rate=228339 (inst/sec) elapsed = 0:0:04:45 / Wed Feb 11 18:20:15 2015
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(0,8,0) tid=(160,0,0)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(0,8,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 244194  inst.: 65304410 (ipc=387.6) sim_rate=228337 (inst/sec) elapsed = 0:0:04:46 / Wed Feb 11 18:20:16 2015
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(0,8,0) tid=(128,0,0)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(0,4,0) tid=(32,0,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(1,5,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 245194  inst.: 65697146 (ipc=387.7) sim_rate=228909 (inst/sec) elapsed = 0:0:04:47 / Wed Feb 11 18:20:17 2015
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(3,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(5,8,0) tid=(32,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(4,6,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 246194  inst.: 66050234 (ipc=387.2) sim_rate=229341 (inst/sec) elapsed = 0:0:04:48 / Wed Feb 11 18:20:18 2015
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(5,8,0) tid=(160,0,0)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(3,2,0) tid=(32,0,0)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(4,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 247194  inst.: 66445754 (ipc=387.3) sim_rate=229916 (inst/sec) elapsed = 0:0:04:49 / Wed Feb 11 18:20:19 2015
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(3,6,0) tid=(128,0,0)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(3,3,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 247694  inst.: 66657370 (ipc=387.6) sim_rate=229853 (inst/sec) elapsed = 0:0:04:50 / Wed Feb 11 18:20:20 2015
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(2,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(0,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(0,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(4,3,0) tid=(32,0,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(2,5,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 248694  inst.: 67168346 (ipc=389.1) sim_rate=230819 (inst/sec) elapsed = 0:0:04:51 / Wed Feb 11 18:20:21 2015
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(4,6,0) tid=(160,0,0)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(3,3,0) tid=(96,0,0)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(2,4,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 249194  inst.: 67487962 (ipc=390.6) sim_rate=231123 (inst/sec) elapsed = 0:0:04:52 / Wed Feb 11 18:20:22 2015
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(1,6,0) tid=(96,0,0)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,7,0) tid=(64,0,0)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(0,4,0) tid=(64,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(1,1,0) tid=(128,0,0)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(1,8,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 250194  inst.: 68013114 (ipc=392.3) sim_rate=232126 (inst/sec) elapsed = 0:0:04:53 / Wed Feb 11 18:20:23 2015
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,8,0) tid=(32,0,0)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(0,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 250694  inst.: 68230298 (ipc=392.5) sim_rate=232075 (inst/sec) elapsed = 0:0:04:54 / Wed Feb 11 18:20:24 2015
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(4,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(3,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(5,2,0) tid=(160,0,0)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(3,6,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 251694  inst.: 68635194 (ipc=392.7) sim_rate=232661 (inst/sec) elapsed = 0:0:04:55 / Wed Feb 11 18:20:25 2015
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(4,9,0) tid=(64,0,0)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(2,4,0) tid=(96,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(3,9,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 252694  inst.: 68929850 (ipc=391.5) sim_rate=232871 (inst/sec) elapsed = 0:0:04:56 / Wed Feb 11 18:20:26 2015
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(3,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(1,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(4,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(0,3,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 253694  inst.: 69294138 (ipc=391.2) sim_rate=233313 (inst/sec) elapsed = 0:0:04:57 / Wed Feb 11 18:20:27 2015
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(4,7,0) tid=(96,0,0)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(0,1,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 254694  inst.: 69710586 (ipc=391.5) sim_rate=233928 (inst/sec) elapsed = 0:0:04:58 / Wed Feb 11 18:20:28 2015
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(2,9,0) tid=(96,0,0)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(3,3,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 255194  inst.: 69932090 (ipc=391.8) sim_rate=233886 (inst/sec) elapsed = 0:0:04:59 / Wed Feb 11 18:20:29 2015
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(5,7,0) tid=(160,0,0)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(1,9,0) tid=(160,0,0)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(5,4,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 256194  inst.: 70335418 (ipc=391.9) sim_rate=234451 (inst/sec) elapsed = 0:0:05:00 / Wed Feb 11 18:20:30 2015
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(1,2,0) tid=(96,0,0)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,6,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 257194  inst.: 70742554 (ipc=392.1) sim_rate=235025 (inst/sec) elapsed = 0:0:05:01 / Wed Feb 11 18:20:31 2015
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(1,3,0) tid=(96,0,0)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(4,7,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (90266,167694), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(90267,167694)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(3,5,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (90480,167694), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(90481,167694)
GPGPU-Sim uArch: cycles simulated: 258194  inst.: 71224954 (ipc=393.1) sim_rate=235844 (inst/sec) elapsed = 0:0:05:02 / Wed Feb 11 18:20:32 2015
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(2,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (90992,167694), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(90993,167694)
GPGPU-Sim uArch: cycles simulated: 258694  inst.: 71523066 (ipc=394.2) sim_rate=236049 (inst/sec) elapsed = 0:0:05:03 / Wed Feb 11 18:20:33 2015
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (91085,167694), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(91086,167694)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(3,10,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 259194  inst.: 71795930 (ipc=395.0) sim_rate=236170 (inst/sec) elapsed = 0:0:05:04 / Wed Feb 11 18:20:34 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (91502,167694), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(91503,167694)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(4,5,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (91814,167694), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(91815,167694)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (92019,167694), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(92020,167694)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92252,167694), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92253,167694)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(1,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 260194  inst.: 72231708 (ipc=395.5) sim_rate=236825 (inst/sec) elapsed = 0:0:05:05 / Wed Feb 11 18:20:35 2015
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(1,4,0) tid=(160,0,0)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(4,6,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92881,167694), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92882,167694)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (92915,167694), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(92916,167694)
GPGPU-Sim uArch: cycles simulated: 260694  inst.: 72438687 (ipc=395.6) sim_rate=236727 (inst/sec) elapsed = 0:0:05:06 / Wed Feb 11 18:20:36 2015
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(2,2,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (93097,167694), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(93098,167694)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93191,167694), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93192,167694)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(2,11,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93383,167694), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(93384,167694)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(1,8,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (93480,167694), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(93481,167694)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93498,167694), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(93499,167694)
GPGPU-Sim uArch: cycles simulated: 261194  inst.: 72663714 (ipc=395.9) sim_rate=236689 (inst/sec) elapsed = 0:0:05:07 / Wed Feb 11 18:20:37 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (93507,167694), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(93508,167694)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(2,5,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (93719,167694), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(93720,167694)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (93825,167694), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(93826,167694)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (93837,167694), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(93838,167694)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(5,12,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93852,167694), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(93853,167694)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (93931,167694), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(93932,167694)
GPGPU-Sim uArch: cycles simulated: 261694  inst.: 72917477 (ipc=396.4) sim_rate=236745 (inst/sec) elapsed = 0:0:05:08 / Wed Feb 11 18:20:38 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94000,167694), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94001,167694)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(3,5,0) tid=(64,0,0)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(5,3,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 262194  inst.: 73170649 (ipc=397.0) sim_rate=236798 (inst/sec) elapsed = 0:0:05:09 / Wed Feb 11 18:20:39 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (94504,167694), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(94505,167694)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (94582,167694), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(94583,167694)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(3,10,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (94784,167694), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(94785,167694)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(4,13,0) tid=(154,0,0)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(5,9,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 262694  inst.: 73434621 (ipc=397.7) sim_rate=236885 (inst/sec) elapsed = 0:0:05:10 / Wed Feb 11 18:20:40 2015
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(2,11,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (95224,167694), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(95225,167694)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(2,8,0) tid=(93,0,0)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(5,2,0) tid=(186,0,0)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(0,14,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 263694  inst.: 73921858 (ipc=398.6) sim_rate=237690 (inst/sec) elapsed = 0:0:05:11 / Wed Feb 11 18:20:41 2015
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(3,13,0) tid=(142,0,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(5,3,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 264194  inst.: 74132145 (ipc=398.8) sim_rate=237603 (inst/sec) elapsed = 0:0:05:12 / Wed Feb 11 18:20:42 2015
GPGPU-Sim uArch: Shader 3 finished CTA #2 (96520,167694), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(96521,167694)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(5,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(4,13,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 264694  inst.: 74362909 (ipc=399.1) sim_rate=237581 (inst/sec) elapsed = 0:0:05:13 / Wed Feb 11 18:20:43 2015
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(2,13,0) tid=(22,0,0)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(3,8,0) tid=(68,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(3,9,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (97584,167694), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(97585,167694)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (97701,167694), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(97702,167694)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(5,6,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (97866,167694), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(97867,167694)
GPGPU-Sim uArch: cycles simulated: 265694  inst.: 74758996 (ipc=399.1) sim_rate=238085 (inst/sec) elapsed = 0:0:05:14 / Wed Feb 11 18:20:44 2015
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(4,8,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98248,167694), 3 CTAs running
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(0,10,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 266194  inst.: 74960470 (ipc=399.1) sim_rate=237969 (inst/sec) elapsed = 0:0:05:15 / Wed Feb 11 18:20:45 2015
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(3,11,0) tid=(44,0,0)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(5,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(1,9,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (99156,167694), 3 CTAs running
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(5,9,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 267194  inst.: 75349416 (ipc=399.0) sim_rate=238447 (inst/sec) elapsed = 0:0:05:16 / Wed Feb 11 18:20:46 2015
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(5,7,0) tid=(82,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,9,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 267694  inst.: 75535128 (ipc=398.8) sim_rate=238281 (inst/sec) elapsed = 0:0:05:17 / Wed Feb 11 18:20:47 2015
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(1,9,0) tid=(172,0,0)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(2,3,0) tid=(96,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(0,12,0) tid=(80,0,0)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(4,12,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 268694  inst.: 75929679 (ipc=398.8) sim_rate=238772 (inst/sec) elapsed = 0:0:05:18 / Wed Feb 11 18:20:48 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (101061,167694), 3 CTAs running
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(4,14,0) tid=(35,0,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(2,8,0) tid=(35,0,0)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(3,7,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 269194  inst.: 76180288 (ipc=399.3) sim_rate=238809 (inst/sec) elapsed = 0:0:05:19 / Wed Feb 11 18:20:49 2015
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(5,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(5,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(0,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(5,14,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 270194  inst.: 76577625 (ipc=399.3) sim_rate=239305 (inst/sec) elapsed = 0:0:05:20 / Wed Feb 11 18:20:50 2015
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(2,11,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (102782,167694), 3 CTAs running
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(4,11,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (102873,167694), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 270694  inst.: 76833752 (ipc=399.8) sim_rate=239357 (inst/sec) elapsed = 0:0:05:21 / Wed Feb 11 18:20:51 2015
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(0,12,0) tid=(79,0,0)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(5,8,0) tid=(15,0,0)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(2,5,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 271194  inst.: 77127960 (ipc=400.7) sim_rate=239527 (inst/sec) elapsed = 0:0:05:22 / Wed Feb 11 18:20:52 2015
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(1,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(5,2,0) tid=(47,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(5,8,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 271694  inst.: 77391960 (ipc=401.3) sim_rate=239603 (inst/sec) elapsed = 0:0:05:23 / Wed Feb 11 18:20:53 2015
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(2,6,0) tid=(111,0,0)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(5,3,0) tid=(47,0,0)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(3,9,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 272694  inst.: 77715128 (ipc=400.6) sim_rate=239861 (inst/sec) elapsed = 0:0:05:24 / Wed Feb 11 18:20:54 2015
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(4,10,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (105305,167694), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (105344,167694), 2 CTAs running
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(5,3,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (105548,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105600,167694), 2 CTAs running
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(0,8,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (105927,167694), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 273694  inst.: 77961944 (ipc=399.2) sim_rate=239882 (inst/sec) elapsed = 0:0:05:25 / Wed Feb 11 18:20:55 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (106060,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (106125,167694), 3 CTAs running
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(5,10,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (106281,167694), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (106381,167694), 2 CTAs running
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(5,14,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (106488,167694), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (106547,167694), 1 CTAs running
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(5,9,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 274694  inst.: 78263192 (ipc=398.2) sim_rate=240071 (inst/sec) elapsed = 0:0:05:26 / Wed Feb 11 18:20:56 2015
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(2,13,0) tid=(111,0,0)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(0,14,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107481,167694), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 275194  inst.: 78409080 (ipc=397.7) sim_rate=239783 (inst/sec) elapsed = 0:0:05:27 / Wed Feb 11 18:20:57 2015
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(5,8,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (107974,167694), 1 CTAs running
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(2,9,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (108047,167694), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (108081,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(5,6,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (108483,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(2,10,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 276194  inst.: 78797336 (ipc=397.7) sim_rate=240235 (inst/sec) elapsed = 0:0:05:28 / Wed Feb 11 18:20:58 2015
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(0,12,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (108825,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (109039,167694), 1 CTAs running
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(2,13,0) tid=(47,0,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(3,11,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 277194  inst.: 79097080 (ipc=396.8) sim_rate=240416 (inst/sec) elapsed = 0:0:05:29 / Wed Feb 11 18:20:59 2015
GPGPU-Sim uArch: Shader 2 finished CTA #2 (109794,167694), 1 CTAs running
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(0,9,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (109878,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(3,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 278194  inst.: 79349816 (ipc=395.5) sim_rate=240453 (inst/sec) elapsed = 0:0:05:30 / Wed Feb 11 18:21:00 2015
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(0,9,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (110941,167694), 3 CTAs running
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(0,13,0) tid=(15,0,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(4,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 279194  inst.: 79614456 (ipc=394.3) sim_rate=240527 (inst/sec) elapsed = 0:0:05:31 / Wed Feb 11 18:21:01 2015
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(2,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(3,7,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (111955,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(4,13,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 280194  inst.: 79953464 (ipc=393.8) sim_rate=240823 (inst/sec) elapsed = 0:0:05:32 / Wed Feb 11 18:21:02 2015
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(2,11,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (112768,167694), 3 CTAs running
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(5,10,0) tid=(175,0,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,12,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (113205,167694), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (113293,167694), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 281194  inst.: 80248088 (ipc=392.9) sim_rate=240985 (inst/sec) elapsed = 0:0:05:33 / Wed Feb 11 18:21:03 2015
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(2,10,0) tid=(79,0,0)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(4,13,0) tid=(79,0,0)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(2,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(5,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 282694  inst.: 80615768 (ipc=391.0) sim_rate=241364 (inst/sec) elapsed = 0:0:05:34 / Wed Feb 11 18:21:04 2015
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(1,13,0) tid=(79,0,0)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(1,13,0) tid=(15,0,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(1,13,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 283694  inst.: 80905336 (ipc=390.1) sim_rate=241508 (inst/sec) elapsed = 0:0:05:35 / Wed Feb 11 18:21:05 2015
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(4,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(4,12,0) tid=(47,0,0)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(4,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(2,12,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 285194  inst.: 81281752 (ipc=388.3) sim_rate=241909 (inst/sec) elapsed = 0:0:05:36 / Wed Feb 11 18:21:06 2015
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(5,14,0) tid=(47,0,0)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(0,10,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 286194  inst.: 81521208 (ipc=387.1) sim_rate=241902 (inst/sec) elapsed = 0:0:05:37 / Wed Feb 11 18:21:07 2015
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(3,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(0,12,0) tid=(175,0,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(5,13,0) tid=(15,0,0)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(2,13,0) tid=(111,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(2,10,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 287694  inst.: 81925080 (ipc=385.6) sim_rate=242381 (inst/sec) elapsed = 0:0:05:38 / Wed Feb 11 18:21:08 2015
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(0,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(3,11,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 288694  inst.: 82201752 (ipc=384.7) sim_rate=242483 (inst/sec) elapsed = 0:0:05:39 / Wed Feb 11 18:21:09 2015
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(3,10,0) tid=(47,0,0)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(4,13,0) tid=(79,0,0)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(4,13,0) tid=(143,0,0)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(0,13,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 290194  inst.: 82562040 (ipc=382.9) sim_rate=242829 (inst/sec) elapsed = 0:0:05:40 / Wed Feb 11 18:21:10 2015
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(3,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(3,12,0) tid=(15,0,0)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(5,14,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 291194  inst.: 82850392 (ipc=382.2) sim_rate=242963 (inst/sec) elapsed = 0:0:05:41 / Wed Feb 11 18:21:11 2015
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(2,13,0) tid=(47,0,0)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(2,13,0) tid=(143,0,0)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(0,13,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 292194  inst.: 83100152 (ipc=381.1) sim_rate=242982 (inst/sec) elapsed = 0:0:05:42 / Wed Feb 11 18:21:12 2015
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(5,10,0) tid=(175,0,0)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(0,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(4,11,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 293694  inst.: 83436344 (ipc=379.2) sim_rate=243254 (inst/sec) elapsed = 0:0:05:43 / Wed Feb 11 18:21:13 2015
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(3,12,0) tid=(15,0,0)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(0,11,0) tid=(15,0,0)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(3,14,0) tid=(111,0,0)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(4,11,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 295194  inst.: 83854520 (ipc=378.1) sim_rate=243763 (inst/sec) elapsed = 0:0:05:44 / Wed Feb 11 18:21:14 2015
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(5,14,0) tid=(79,0,0)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(2,13,0) tid=(111,0,0)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(0,13,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 296194  inst.: 84168984 (ipc=377.6) sim_rate=243968 (inst/sec) elapsed = 0:0:05:45 / Wed Feb 11 18:21:15 2015
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(2,12,0) tid=(143,0,0)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(1,14,0) tid=(143,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(1,11,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 297194  inst.: 84445976 (ipc=376.8) sim_rate=244063 (inst/sec) elapsed = 0:0:05:46 / Wed Feb 11 18:21:16 2015
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(1,11,0) tid=(143,0,0)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(3,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(3,12,0) tid=(47,0,0)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(0,10,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 298694  inst.: 84837304 (ipc=375.5) sim_rate=244487 (inst/sec) elapsed = 0:0:05:47 / Wed Feb 11 18:21:17 2015
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(5,12,0) tid=(143,0,0)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(0,13,0) tid=(79,0,0)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(2,14,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 299694  inst.: 85072376 (ipc=374.4) sim_rate=244460 (inst/sec) elapsed = 0:0:05:48 / Wed Feb 11 18:21:18 2015
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(2,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(1,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(4,11,0) tid=(15,0,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(2,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 301194  inst.: 85456728 (ipc=373.1) sim_rate=244861 (inst/sec) elapsed = 0:0:05:49 / Wed Feb 11 18:21:19 2015
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(0,10,0) tid=(143,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(0,13,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 302194  inst.: 85665304 (ipc=371.8) sim_rate=244758 (inst/sec) elapsed = 0:0:05:50 / Wed Feb 11 18:21:20 2015
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(4,10,0) tid=(47,0,0)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(2,10,0) tid=(143,0,0)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(4,13,0) tid=(111,0,0)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(2,14,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 303694  inst.: 86120184 (ipc=371.1) sim_rate=245356 (inst/sec) elapsed = 0:0:05:51 / Wed Feb 11 18:21:21 2015
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(5,12,0) tid=(111,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(2,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(3,13,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 304694  inst.: 86406232 (ipc=370.5) sim_rate=245472 (inst/sec) elapsed = 0:0:05:52 / Wed Feb 11 18:21:22 2015
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(0,13,0) tid=(79,0,0)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(2,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 305694  inst.: 86660536 (ipc=369.6) sim_rate=245497 (inst/sec) elapsed = 0:0:05:53 / Wed Feb 11 18:21:23 2015
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(4,10,0) tid=(79,0,0)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(1,13,0) tid=(47,0,0)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(2,13,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 307194  inst.: 86982104 (ipc=368.0) sim_rate=245712 (inst/sec) elapsed = 0:0:05:54 / Wed Feb 11 18:21:24 2015
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(5,12,0) tid=(175,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(3,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(4,12,0) tid=(143,0,0)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(4,14,0) tid=(47,0,0)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(1,13,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 308694  inst.: 87404504 (ipc=367.0) sim_rate=246209 (inst/sec) elapsed = 0:0:05:55 / Wed Feb 11 18:21:25 2015
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(3,12,0) tid=(111,0,0)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(3,10,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 309694  inst.: 87643512 (ipc=366.1) sim_rate=246189 (inst/sec) elapsed = 0:0:05:56 / Wed Feb 11 18:21:26 2015
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(0,14,0) tid=(143,0,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(2,14,0) tid=(47,0,0)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(4,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 310694  inst.: 87937016 (ipc=365.6) sim_rate=246322 (inst/sec) elapsed = 0:0:05:57 / Wed Feb 11 18:21:27 2015
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(0,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(4,12,0) tid=(47,0,0)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(0,10,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 311694  inst.: 88222680 (ipc=365.1) sim_rate=246432 (inst/sec) elapsed = 0:0:05:58 / Wed Feb 11 18:21:28 2015
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(2,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(0,10,0) tid=(143,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(0,13,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 312694  inst.: 88503800 (ipc=364.5) sim_rate=246528 (inst/sec) elapsed = 0:0:05:59 / Wed Feb 11 18:21:29 2015
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(1,11,0) tid=(15,0,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(5,11,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 313694  inst.: 88711640 (ipc=363.4) sim_rate=246421 (inst/sec) elapsed = 0:0:06:00 / Wed Feb 11 18:21:30 2015
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(4,13,0) tid=(15,0,0)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(0,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 314694  inst.: 88919416 (ipc=362.4) sim_rate=246314 (inst/sec) elapsed = 0:0:06:01 / Wed Feb 11 18:21:31 2015
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(1,14,0) tid=(111,0,0)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(3,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(4,14,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 315694  inst.: 89220088 (ipc=361.9) sim_rate=246464 (inst/sec) elapsed = 0:0:06:02 / Wed Feb 11 18:21:32 2015
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(2,11,0) tid=(143,0,0)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(4,14,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 316194  inst.: 89350232 (ipc=361.6) sim_rate=246143 (inst/sec) elapsed = 0:0:06:03 / Wed Feb 11 18:21:33 2015
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(2,10,0) tid=(111,0,0)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(0,10,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 317194  inst.: 89588280 (ipc=360.8) sim_rate=246121 (inst/sec) elapsed = 0:0:06:04 / Wed Feb 11 18:21:34 2015
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(0,11,0) tid=(47,0,0)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(0,10,0) tid=(15,0,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1,10,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 318194  inst.: 89845464 (ipc=360.1) sim_rate=246151 (inst/sec) elapsed = 0:0:06:05 / Wed Feb 11 18:21:35 2015
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(4,11,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 318694  inst.: 89987928 (ipc=359.8) sim_rate=245868 (inst/sec) elapsed = 0:0:06:06 / Wed Feb 11 18:21:36 2015
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(4,11,0) tid=(175,0,0)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(1,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(5,10,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 319694  inst.: 90274808 (ipc=359.4) sim_rate=245980 (inst/sec) elapsed = 0:0:06:07 / Wed Feb 11 18:21:37 2015
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(0,12,0) tid=(47,0,0)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(2,14,0) tid=(15,0,0)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(3,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 320694  inst.: 90541336 (ipc=358.8) sim_rate=246036 (inst/sec) elapsed = 0:0:06:08 / Wed Feb 11 18:21:38 2015
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(2,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 321194  inst.: 90663928 (ipc=358.4) sim_rate=245701 (inst/sec) elapsed = 0:0:06:09 / Wed Feb 11 18:21:39 2015
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(2,11,0) tid=(143,0,0)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(3,14,0) tid=(175,0,0)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(1,10,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 322194  inst.: 90909688 (ipc=357.7) sim_rate=245701 (inst/sec) elapsed = 0:0:06:10 / Wed Feb 11 18:21:40 2015
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(0,10,0) tid=(79,0,0)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(5,11,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 323194  inst.: 91184536 (ipc=357.1) sim_rate=245780 (inst/sec) elapsed = 0:0:06:11 / Wed Feb 11 18:21:41 2015
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(4,14,0) tid=(15,0,0)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(0,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 323694  inst.: 91326616 (ipc=356.9) sim_rate=245501 (inst/sec) elapsed = 0:0:06:12 / Wed Feb 11 18:21:42 2015
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(3,12,0) tid=(15,0,0)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(2,11,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 324694  inst.: 91561048 (ipc=356.1) sim_rate=245471 (inst/sec) elapsed = 0:0:06:13 / Wed Feb 11 18:21:43 2015
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(4,13,0) tid=(111,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(4,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(2,13,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 325694  inst.: 91795416 (ipc=355.3) sim_rate=245442 (inst/sec) elapsed = 0:0:06:14 / Wed Feb 11 18:21:44 2015
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(1,14,0) tid=(175,0,0)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(4,14,0) tid=(15,0,0)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(0,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 326694  inst.: 92084504 (ipc=354.9) sim_rate=245558 (inst/sec) elapsed = 0:0:06:15 / Wed Feb 11 18:21:45 2015
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(3,14,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 327194  inst.: 92220408 (ipc=354.7) sim_rate=245267 (inst/sec) elapsed = 0:0:06:16 / Wed Feb 11 18:21:46 2015
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(0,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(2,11,0) tid=(15,0,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(2,10,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 328194  inst.: 92498840 (ipc=354.2) sim_rate=245355 (inst/sec) elapsed = 0:0:06:17 / Wed Feb 11 18:21:47 2015
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(1,13,0) tid=(143,0,0)
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(5,13,0) tid=(47,0,0)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(0,12,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 329194  inst.: 92742232 (ipc=353.5) sim_rate=245349 (inst/sec) elapsed = 0:0:06:18 / Wed Feb 11 18:21:48 2015
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(0,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 329694  inst.: 92857944 (ipc=353.1) sim_rate=245007 (inst/sec) elapsed = 0:0:06:19 / Wed Feb 11 18:21:49 2015
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(4,10,0) tid=(47,0,0)
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(2,13,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 330694  inst.: 93125464 (ipc=352.6) sim_rate=245067 (inst/sec) elapsed = 0:0:06:20 / Wed Feb 11 18:21:50 2015
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(5,12,0) tid=(47,0,0)
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(3,11,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (163885,167694), 1 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(2,11,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (163951,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 331694  inst.: 93339928 (ipc=351.8) sim_rate=244986 (inst/sec) elapsed = 0:0:06:21 / Wed Feb 11 18:21:51 2015
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(3,13,0) tid=(175,0,0)
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(5,12,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (164927,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (164956,167694), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 332694  inst.: 93620344 (ipc=351.3) sim_rate=245079 (inst/sec) elapsed = 0:0:06:22 / Wed Feb 11 18:21:52 2015
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(4,11,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (165402,167694), 2 CTAs running
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(2,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 333194  inst.: 93749432 (ipc=351.0) sim_rate=244776 (inst/sec) elapsed = 0:0:06:23 / Wed Feb 11 18:21:53 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (165514,167694), 1 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(3,12,0) tid=(111,0,0)
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(5,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 334194  inst.: 93990424 (ipc=350.4) sim_rate=244766 (inst/sec) elapsed = 0:0:06:24 / Wed Feb 11 18:21:54 2015
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(2,10,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (166618,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (166730,167694), 1 CTAs running
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(2,11,0) tid=(111,0,0)
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(1,13,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 335194  inst.: 94214168 (ipc=349.6) sim_rate=244712 (inst/sec) elapsed = 0:0:06:25 / Wed Feb 11 18:21:55 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (167719,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (167807,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (167923,167694), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (167940,167694), 1 CTAs running
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(0,14,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (168361,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (168411,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (168505,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (168625,167694), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (168635,167694), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (168809,167694), 1 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(3,14,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 336694  inst.: 94409880 (ipc=347.7) sim_rate=244585 (inst/sec) elapsed = 0:0:06:26 / Wed Feb 11 18:21:56 2015
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(1,14,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (169876,167694), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (170058,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (170202,167694), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170391,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(3,14,0) tid=(47,0,0)
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(0,14,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 339694  inst.: 94673752 (ipc=343.2) sim_rate=244635 (inst/sec) elapsed = 0:0:06:27 / Wed Feb 11 18:21:57 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172713,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(5,13,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (174281,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(5,14,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 343194  inst.: 94888792 (ipc=337.5) sim_rate=244558 (inst/sec) elapsed = 0:0:06:28 / Wed Feb 11 18:21:58 2015
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(0,14,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 346194  inst.: 95004024 (ipc=332.5) sim_rate=244226 (inst/sec) elapsed = 0:0:06:29 / Wed Feb 11 18:21:59 2015
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(3,14,0) tid=(47,0,0)
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(2,14,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 348694  inst.: 95129048 (ipc=328.6) sim_rate=243920 (inst/sec) elapsed = 0:0:06:30 / Wed Feb 11 18:22:00 2015
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1,14,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 351694  inst.: 95265912 (ipc=324.0) sim_rate=243646 (inst/sec) elapsed = 0:0:06:31 / Wed Feb 11 18:22:01 2015
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(2,14,0) tid=(111,0,0)
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(4,14,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 354694  inst.: 95394168 (ipc=319.5) sim_rate=243352 (inst/sec) elapsed = 0:0:06:32 / Wed Feb 11 18:22:02 2015
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(3,14,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 357694  inst.: 95531384 (ipc=315.2) sim_rate=243082 (inst/sec) elapsed = 0:0:06:33 / Wed Feb 11 18:22:03 2015
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(4,14,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 360694  inst.: 95651704 (ipc=310.9) sim_rate=242770 (inst/sec) elapsed = 0:0:06:34 / Wed Feb 11 18:22:04 2015
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(2,14,0) tid=(15,0,0)
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(2,14,0) tid=(111,0,0)
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(2,14,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 364694  inst.: 95842072 (ipc=305.5) sim_rate=242638 (inst/sec) elapsed = 0:0:06:35 / Wed Feb 11 18:22:05 2015
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(0,14,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (199568,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(3,14,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 369194  inst.: 96027352 (ipc=299.6) sim_rate=242493 (inst/sec) elapsed = 0:0:06:36 / Wed Feb 11 18:22:06 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (201797,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(0,14,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (204475,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (204620,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (205450,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (205553,167694), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' finished on shader 1.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 205554
gpu_sim_insn = 60525592
gpu_ipc =     294.4510
gpu_tot_sim_cycle = 373248
gpu_tot_sim_insn = 96177176
gpu_tot_ipc =     257.6763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 622432
gpu_stall_icnt2sh    = 314259
gpu_total_sim_rate=242871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1652859
	L1I_total_cache_misses = 89679
	L1I_total_cache_miss_rate = 0.0543
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 196880
L1D_cache:
	L1D_cache_core[0]: Access = 20508, Miss = 18509, Miss_rate = 0.903, Pending_hits = 1640, Reservation_fails = 181878
	L1D_cache_core[1]: Access = 20811, Miss = 19327, Miss_rate = 0.929, Pending_hits = 1292, Reservation_fails = 186732
	L1D_cache_core[2]: Access = 16008, Miss = 14733, Miss_rate = 0.920, Pending_hits = 1164, Reservation_fails = 173977
	L1D_cache_core[3]: Access = 20818, Miss = 19259, Miss_rate = 0.925, Pending_hits = 1397, Reservation_fails = 183194
	L1D_cache_core[4]: Access = 21234, Miss = 20297, Miss_rate = 0.956, Pending_hits = 743, Reservation_fails = 196394
	L1D_cache_core[5]: Access = 16128, Miss = 14508, Miss_rate = 0.900, Pending_hits = 1565, Reservation_fails = 151256
	L1D_cache_core[6]: Access = 20233, Miss = 18727, Miss_rate = 0.926, Pending_hits = 1292, Reservation_fails = 181694
	L1D_cache_core[7]: Access = 21444, Miss = 19697, Miss_rate = 0.919, Pending_hits = 1496, Reservation_fails = 180626
	L1D_cache_core[8]: Access = 17494, Miss = 15464, Miss_rate = 0.884, Pending_hits = 1870, Reservation_fails = 157761
	L1D_cache_core[9]: Access = 19377, Miss = 17848, Miss_rate = 0.921, Pending_hits = 1375, Reservation_fails = 171042
	L1D_cache_core[10]: Access = 20833, Miss = 19237, Miss_rate = 0.923, Pending_hits = 1363, Reservation_fails = 178586
	L1D_cache_core[11]: Access = 16068, Miss = 14484, Miss_rate = 0.901, Pending_hits = 1499, Reservation_fails = 150213
	L1D_cache_core[12]: Access = 21249, Miss = 19599, Miss_rate = 0.922, Pending_hits = 1434, Reservation_fails = 186513
	L1D_cache_core[13]: Access = 21069, Miss = 19499, Miss_rate = 0.925, Pending_hits = 1329, Reservation_fails = 183530
	L1D_cache_core[14]: Access = 15738, Miss = 14150, Miss_rate = 0.899, Pending_hits = 1536, Reservation_fails = 149681
	L1D_total_cache_accesses = 289012
	L1D_total_cache_misses = 265338
	L1D_total_cache_miss_rate = 0.9181
	L1D_total_cache_pending_hits = 20995
	L1D_total_cache_reservation_fails = 2613077
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 99450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 855750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1757327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1563180
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 89679
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 196880
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
9487, 9487, 9535, 9519, 7091, 7107, 9062, 9062, 9544, 9528, 7114, 7130, 10211, 10211, 9854, 9834, 7351, 7368, 5565, 5565, 5589, 5581, 3978, 3986, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 99259136
gpgpu_n_tot_w_icount = 3101848
gpgpu_n_stall_shd_mem = 2884233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 99450
gpgpu_n_mem_write_global = 165888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2946432
gpgpu_n_store_insn = 4325376
gpgpu_n_shmem_insn = 11471424
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 209388
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2674845
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3895708	W0_Idle:800700	W0_Scoreboard:2243734	W1:2884	W2:0	W3:48	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:64	W30:0	W31:2884	W32:3095968
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 795600 {8:99450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19611648 {40:30720,136:135168,}
traffic_breakdown_coretomem[INST_ACC_R] = 104616 {8:13077,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13525200 {136:99450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1327104 {8:165888,}
traffic_breakdown_memtocore[INST_ACC_R] = 1778472 {136:13077,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 523 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 341975 
mrq_lat_table:102129 	6500 	10560 	17134 	45199 	59681 	64890 	45222 	7601 	929 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47117 	90522 	118347 	9324 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67621 	20389 	30723 	62470 	45573 	49160 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37258 	38111 	19782 	4156 	143 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	25424 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	237 	338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     25324     23450     10678      6450     13767     14912     11240     11159     25447      6180     10381     18009      6062      6136     15255     17535 
dram[1]:     23066     23471     11975      7938     14488     14886     19528     28172     25409      6128     12172     10906     26060     21632     21709     14689 
dram[2]:     23524     21564     11908      7565     15748     17875     11307     11181     29750      6344      9891     11218      6149      5912     26964     11172 
dram[3]:     23338     22021     10318      7357     21744     18388     22763     11175     29234      8647     10456     13408     23660     22180     10716     18035 
dram[4]:     24481     23250     10894      8748     18552     18657     10914     11170      6244      6306     10895      9906      5955      6843     21311     17290 
dram[5]:     22257     23219      7407      9437     18290     21278     11166     10664      6135      6340     11476     12472      6006     23043     17955     10713 
average row accesses per activate:
dram[0]:  5.083888  5.446776  5.313019  5.983606  4.962091  5.616099  5.108639  5.727975  5.061278  5.547904  5.370319  5.653846  5.475317  5.882637  5.360955  5.985124 
dram[1]:  4.924503  5.488235  5.055406  5.335252  4.739130  5.090287  4.947712  5.154795  4.948819  4.955555  5.032301  5.324400  5.051144  5.471533  5.136930  5.287143 
dram[2]:  5.385185  5.390450  5.861736  5.553468  5.483483  4.960681  5.516467  5.481741  5.213483  5.328767  5.604900  5.580692  5.726283  5.539342  5.939245  5.681481 
dram[3]:  5.109439  5.031081  5.286932  5.411849  4.805951  4.916112  5.098649  4.981530  4.862291  4.824808  5.423022  5.018767  5.270804  5.029451  5.092287  5.281650 
dram[4]:  5.337048  5.621329  5.243169  6.113903  5.049137  5.479699  5.092811  5.694316  4.943806  5.347764  5.353186  5.715838  5.477401  5.723437  5.356741  5.808000 
dram[5]:  5.116279  5.336207  5.163686  5.406386  4.877309  5.075239  4.854220  5.264910  4.857881  4.974967  5.004000  5.209655  5.097959  5.298867  5.139503  5.251064 
average row locality = 359950/68201 = 5.277782
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2136      2085      2151      2089      2091      2059      2145      2083      2157      2100      2124      2072      2125      2063      2093      2044 
dram[1]:      2120      2125      2127      2103      2092      2089      2098      2099      2110      2153      2075      2102      2090      2100      2074      2072 
dram[2]:      2086      2159      2086      2157      2076      2092      2066      2144      2101      2168      2060      2127      2084      2115      2037      2107 
dram[3]:      2128      2124      2108      2128      2084      2082      2096      2098      2131      2112      2098      2087      2095      2086      2064      2076 
dram[4]:      2152      2090      2151      2093      2099      2068      2137      2086      2150      2103      2117      2077      2126      2063      2097      2048 
dram[5]:      2139      2112      2130      2121      2089      2075      2109      2127      2108      2134      2084      2109      2088      2090      2082      2073 
total reads: 201835
bank skew: 2168/2037 = 1.06
chip skew: 33670/33597 = 1.00
number of total write accesses:
dram[0]:      1682      1548      1685      1561      1705      1569      1758      1623      1725      1606      1748      1603      1757      1596      1724      1577 
dram[1]:      1598      1607      1614      1605      1614      1632      1687      1664      1661      1638      1664      1673      1663      1648      1640      1629 
dram[2]:      1549      1679      1560      1686      1576      1693      1619      1759      1611      1722      1600      1746      1598      1757      1580      1728 
dram[3]:      1607      1599      1614      1617      1631      1610      1677      1678      1647      1661      1671      1657      1642      1671      1633      1637 
dram[4]:      1680      1547      1687      1557      1703      1576      1759      1621      1721      1603      1748      1604      1752      1600      1717      1582 
dram[5]:      1601      1602      1624      1604      1608      1635      1687      1669      1652      1642      1669      1668      1659      1651      1639      1629 
total reads: 158115
bank skew: 1759/1547 = 1.14
chip skew: 26467/26237 = 1.01
average mf latency per bank:
dram[0]:        379       372       384       378       393       383       398       391       386       382       375       371       376       374       376       369
dram[1]:        358       349       354       359       365       359       375       368       363       359       358       347       348       353       346       348
dram[2]:        437       431       439       442       443       441       461       454       446       442       437       426       435       430       433       427
dram[3]:        373       383       377       391       384       387       395       401       384       386       371       378       375       378       373       373
dram[4]:        402       396       401       406       409       398       417       419       410       395       397       391       400       384       401       386
dram[5]:        349       350       351       358       358       356       365       371       362       352       347       347       351       342       351       343
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352870 n_act=11026 n_pre=11010 n_req=60084 n_rd=67234 n_write=50545 bw_util=0.4781
n_activity=401719 dram_eff=0.5864
bk0: 4272a 361202i bk1: 4170a 362208i bk2: 4302a 354965i bk3: 4178a 361338i bk4: 4182a 356517i bk5: 4118a 361020i bk6: 4290a 345753i bk7: 4166a 351107i bk8: 4314a 356531i bk9: 4200a 361146i bk10: 4248a 357266i bk11: 4144a 359439i bk12: 4250a 349338i bk13: 4126a 351638i bk14: 4186a 351727i bk15: 4088a 355271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.49244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352836 n_act=11708 n_pre=11692 n_req=59866 n_rd=67258 n_write=49191 bw_util=0.4727
n_activity=402587 dram_eff=0.5785
bk0: 4240a 362290i bk1: 4250a 359859i bk2: 4254a 361163i bk3: 4206a 358855i bk4: 4184a 359162i bk5: 4178a 356033i bk6: 4196a 349930i bk7: 4198a 349211i bk8: 4220a 359080i bk9: 4306a 359448i bk10: 4150a 358080i bk11: 4204a 358147i bk12: 4180a 352821i bk13: 4200a 350792i bk14: 4148a 352718i bk15: 4144a 352951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.09121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352986 n_act=10925 n_pre=10909 n_req=60128 n_rd=67330 n_write=50535 bw_util=0.4785
n_activity=401796 dram_eff=0.5867
bk0: 4172a 365342i bk1: 4318a 357770i bk2: 4172a 364807i bk3: 4314a 354566i bk4: 4152a 363424i bk5: 4184a 355865i bk6: 4132a 352394i bk7: 4288a 344350i bk8: 4202a 362881i bk9: 4336a 353412i bk10: 4120a 362745i bk11: 4254a 354955i bk12: 4168a 359070i bk13: 4230a 349334i bk14: 4074a 357164i bk15: 4214a 347483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.57898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352690 n_act=11774 n_pre=11758 n_req=59849 n_rd=67194 n_write=49269 bw_util=0.4728
n_activity=403624 dram_eff=0.5771
bk0: 4256a 362378i bk1: 4248a 360454i bk2: 4216a 361511i bk3: 4256a 359055i bk4: 4168a 359436i bk5: 4164a 358193i bk6: 4192a 350701i bk7: 4196a 347227i bk8: 4262a 361062i bk9: 4224a 356227i bk10: 4196a 360110i bk11: 4174a 357017i bk12: 4190a 357296i bk13: 4172a 352112i bk14: 4128a 354123i bk15: 4152a 350946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.12839
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352766 n_act=11055 n_pre=11039 n_req=60114 n_rd=67314 n_write=50511 bw_util=0.4783
n_activity=402553 dram_eff=0.5854
bk0: 4304a 360449i bk1: 4180a 360700i bk2: 4302a 360156i bk3: 4186a 360814i bk4: 4198a 357104i bk5: 4136a 359934i bk6: 4274a 345834i bk7: 4172a 349490i bk8: 4300a 358048i bk9: 4206a 360610i bk10: 4234a 356813i bk11: 4154a 357737i bk12: 4252a 349122i bk13: 4126a 354993i bk14: 4194a 350166i bk15: 4096a 352954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.54056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492685 n_nop=352723 n_act=11713 n_pre=11697 n_req=59909 n_rd=67340 n_write=49212 bw_util=0.4731
n_activity=404064 dram_eff=0.5769
bk0: 4278a 362782i bk1: 4224a 360058i bk2: 4260a 361084i bk3: 4242a 360507i bk4: 4178a 359692i bk5: 4150a 358457i bk6: 4218a 350837i bk7: 4254a 349371i bk8: 4216a 361919i bk9: 4268a 358276i bk10: 4168a 360795i bk11: 4218a 356849i bk12: 4176a 355340i bk13: 4180a 354506i bk14: 4164a 353875i bk15: 4146a 352126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.04364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23883, Miss = 17022, Miss_rate = 0.713, Pending_hits = 803, Reservation_fails = 716
L2_cache_bank[1]: Access = 22353, Miss = 16595, Miss_rate = 0.742, Pending_hits = 689, Reservation_fails = 1476
L2_cache_bank[2]: Access = 23721, Miss = 16786, Miss_rate = 0.708, Pending_hits = 635, Reservation_fails = 732
L2_cache_bank[3]: Access = 22908, Miss = 16843, Miss_rate = 0.735, Pending_hits = 557, Reservation_fails = 784
L2_cache_bank[4]: Access = 22336, Miss = 16596, Miss_rate = 0.743, Pending_hits = 694, Reservation_fails = 1243
L2_cache_bank[5]: Access = 23912, Miss = 17069, Miss_rate = 0.714, Pending_hits = 798, Reservation_fails = 1952
L2_cache_bank[6]: Access = 22903, Miss = 16804, Miss_rate = 0.734, Pending_hits = 576, Reservation_fails = 1397
L2_cache_bank[7]: Access = 23440, Miss = 16793, Miss_rate = 0.716, Pending_hits = 602, Reservation_fails = 800
L2_cache_bank[8]: Access = 23935, Miss = 17029, Miss_rate = 0.711, Pending_hits = 815, Reservation_fails = 1282
L2_cache_bank[9]: Access = 22367, Miss = 16628, Miss_rate = 0.743, Pending_hits = 720, Reservation_fails = 1124
L2_cache_bank[10]: Access = 23743, Miss = 16829, Miss_rate = 0.709, Pending_hits = 621, Reservation_fails = 715
L2_cache_bank[11]: Access = 22914, Miss = 16841, Miss_rate = 0.735, Pending_hits = 566, Reservation_fails = 672
L2_total_cache_accesses = 278415
L2_total_cache_misses = 201835
L2_total_cache_miss_rate = 0.7249
L2_total_cache_pending_hits = 8076
L2_total_cache_reservation_fails = 12893
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2663
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12329
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 462
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6766
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=728523
icnt_total_pkts_simt_to_mem=849807
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.5379
	minimum = 6
	maximum = 418
Network latency average = 17.0156
	minimum = 6
	maximum = 408
Slowest packet = 295863
Flit latency average = 15.4478
	minimum = 6
	maximum = 404
Slowest flit = 875995
Fragmentation average = 0.0543399
	minimum = 0
	maximum = 350
Injected packet rate average = 0.0560275
	minimum = 0.0348035 (at node 5)
	maximum = 0.0666248 (at node 23)
Accepted packet rate average = 0.0560275
	minimum = 0.0348035 (at node 5)
	maximum = 0.0666248 (at node 23)
Injected flit rate average = 0.151477
	minimum = 0.0754352 (at node 5)
	maximum = 0.215549 (at node 25)
Accepted flit rate average= 0.151477
	minimum = 0.112369 (at node 5)
	maximum = 0.195783 (at node 4)
Injected packet length average = 2.70362
Accepted packet length average = 2.70362
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1 (2 samples)
	minimum = 6 (2 samples)
	maximum = 499 (2 samples)
Network latency average = 23.464 (2 samples)
	minimum = 6 (2 samples)
	maximum = 474 (2 samples)
Flit latency average = 22.8818 (2 samples)
	minimum = 6 (2 samples)
	maximum = 470 (2 samples)
Fragmentation average = 0.388216 (2 samples)
	minimum = 0 (2 samples)
	maximum = 376 (2 samples)
Injected packet rate average = 0.0551664 (2 samples)
	minimum = 0.0408492 (2 samples)
	maximum = 0.0639337 (2 samples)
Accepted packet rate average = 0.0551664 (2 samples)
	minimum = 0.0408492 (2 samples)
	maximum = 0.0639337 (2 samples)
Injected flit rate average = 0.157196 (2 samples)
	minimum = 0.0926748 (2 samples)
	maximum = 0.212978 (2 samples)
Accepted flit rate average = 0.157196 (2 samples)
	minimum = 0.0984284 (2 samples)
	maximum = 0.226215 (2 samples)
Injected packet size average = 2.8495 (2 samples)
Accepted packet size average = 2.8495 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 36 sec (396 sec)
gpgpu_simulation_rate = 242871 (inst/sec)
gpgpu_simulation_rate = 942 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 5 , gx = 4 , gy = 13 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,13,1) blockDim = (128,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,373248)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,373248)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,373248)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,373248)
GPGPU-Sim uArch: cycles simulated: 373748  inst.: 96203800 (ipc=53.2) sim_rate=242326 (inst/sec) elapsed = 0:0:06:37 / Wed Feb 11 18:22:07 2015
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(1,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(2,4,0) tid=(111,0,0)
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(3,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 375248  inst.: 96465464 (ipc=144.1) sim_rate=242375 (inst/sec) elapsed = 0:0:06:38 / Wed Feb 11 18:22:08 2015
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(2,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(2,6,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 376748  inst.: 96660443 (ipc=138.1) sim_rate=242256 (inst/sec) elapsed = 0:0:06:39 / Wed Feb 11 18:22:09 2015
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(0,3,0) tid=(36,0,0)
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(0,10,0) tid=(0,0,0)
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(2,11,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 377748  inst.: 96956404 (ipc=173.2) sim_rate=242391 (inst/sec) elapsed = 0:0:06:40 / Wed Feb 11 18:22:10 2015
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(0,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(1,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(3,12,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 378748  inst.: 97227787 (ipc=191.0) sim_rate=242463 (inst/sec) elapsed = 0:0:06:41 / Wed Feb 11 18:22:11 2015
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(3,11,0) tid=(22,0,0)
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(2,8,0) tid=(48,0,0)
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(0,1,0) tid=(107,0,0)
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(2,9,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 380248  inst.: 97628048 (ipc=207.3) sim_rate=242855 (inst/sec) elapsed = 0:0:06:42 / Wed Feb 11 18:22:12 2015
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(3,3,0) tid=(103,0,0)
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(1,1,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 381248  inst.: 97840123 (ipc=207.9) sim_rate=242779 (inst/sec) elapsed = 0:0:06:43 / Wed Feb 11 18:22:13 2015
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,3,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 383748  inst.: 97996668 (ipc=173.3) sim_rate=242566 (inst/sec) elapsed = 0:0:06:44 / Wed Feb 11 18:22:14 2015
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(0,3,0) tid=(119,0,0)
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(3,1,0) tid=(105,0,0)
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(3,9,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 385248  inst.: 98363807 (ipc=182.2) sim_rate=242873 (inst/sec) elapsed = 0:0:06:45 / Wed Feb 11 18:22:15 2015
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(3,6,0) tid=(99,0,0)
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(2,3,0) tid=(14,0,0)
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(2,1,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 386748  inst.: 98646909 (ipc=182.9) sim_rate=242972 (inst/sec) elapsed = 0:0:06:46 / Wed Feb 11 18:22:16 2015
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(3,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 388248  inst.: 98793374 (ipc=174.4) sim_rate=242735 (inst/sec) elapsed = 0:0:06:47 / Wed Feb 11 18:22:17 2015
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(0,2,0) tid=(88,0,0)
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 389748  inst.: 98977212 (ipc=169.7) sim_rate=242591 (inst/sec) elapsed = 0:0:06:48 / Wed Feb 11 18:22:18 2015
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(1,8,0) tid=(75,0,0)
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(2,2,0) tid=(109,0,0)
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(3,2,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 390748  inst.: 99288553 (ipc=177.8) sim_rate=242759 (inst/sec) elapsed = 0:0:06:49 / Wed Feb 11 18:22:19 2015
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(2,8,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 391748  inst.: 99537180 (ipc=181.6) sim_rate=242773 (inst/sec) elapsed = 0:0:06:50 / Wed Feb 11 18:22:20 2015
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(2,8,0) tid=(2,0,0)
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(3,1,0) tid=(57,0,0)
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(1,8,0) tid=(45,0,0)
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(2,6,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 393748  inst.: 99904552 (ipc=181.8) sim_rate=243076 (inst/sec) elapsed = 0:0:06:51 / Wed Feb 11 18:22:21 2015
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(1,10,0) tid=(55,0,0)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(0,3,0) tid=(20,0,0)
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(3,4,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 394748  inst.: 100230258 (ipc=188.5) sim_rate=243277 (inst/sec) elapsed = 0:0:06:52 / Wed Feb 11 18:22:22 2015
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(2,9,0) tid=(80,0,0)
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,7,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 395748  inst.: 100402546 (ipc=187.8) sim_rate=243105 (inst/sec) elapsed = 0:0:06:53 / Wed Feb 11 18:22:23 2015
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(1,4,0) tid=(39,0,0)
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(1,7,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 397248  inst.: 100619309 (ipc=185.1) sim_rate=243041 (inst/sec) elapsed = 0:0:06:54 / Wed Feb 11 18:22:24 2015
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(0,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(1,10,0) tid=(98,0,0)
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,9,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 398248  inst.: 100842430 (ipc=186.6) sim_rate=242993 (inst/sec) elapsed = 0:0:06:55 / Wed Feb 11 18:22:25 2015
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(3,6,0) tid=(59,0,0)
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(3,10,0) tid=(55,0,0)
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(3,7,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 399248  inst.: 101138598 (ipc=190.8) sim_rate=243121 (inst/sec) elapsed = 0:0:06:56 / Wed Feb 11 18:22:26 2015
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,1,0) tid=(57,0,0)
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(1,12,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 400748  inst.: 101363058 (ipc=188.6) sim_rate=243076 (inst/sec) elapsed = 0:0:06:57 / Wed Feb 11 18:22:27 2015
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(0,10,0) tid=(110,0,0)
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(3,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(3,6,0) tid=(96,0,0)
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(1,9,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 402248  inst.: 101771777 (ipc=192.9) sim_rate=243473 (inst/sec) elapsed = 0:0:06:58 / Wed Feb 11 18:22:28 2015
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(1,3,0) tid=(95,0,0)
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(2,6,0) tid=(66,0,0)
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(1,5,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 403248  inst.: 102059384 (ipc=196.1) sim_rate=243578 (inst/sec) elapsed = 0:0:06:59 / Wed Feb 11 18:22:29 2015
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(1,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(0,5,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 404248  inst.: 102230171 (ipc=195.3) sim_rate=243405 (inst/sec) elapsed = 0:0:07:00 / Wed Feb 11 18:22:30 2015
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,9,0) tid=(62,0,0)
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(3,7,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 405748  inst.: 102520994 (ipc=195.2) sim_rate=243517 (inst/sec) elapsed = 0:0:07:01 / Wed Feb 11 18:22:31 2015
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(3,12,0) tid=(19,0,0)
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(2,3,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 406748  inst.: 102791922 (ipc=197.5) sim_rate=243582 (inst/sec) elapsed = 0:0:07:02 / Wed Feb 11 18:22:32 2015
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(0,4,0) tid=(111,0,0)
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(2,4,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 407748  inst.: 103029751 (ipc=198.6) sim_rate=243569 (inst/sec) elapsed = 0:0:07:03 / Wed Feb 11 18:22:33 2015
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(0,3,0) tid=(12,0,0)
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(3,12,0) tid=(98,0,0)
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(2,6,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 409248  inst.: 103333675 (ipc=198.8) sim_rate=243711 (inst/sec) elapsed = 0:0:07:04 / Wed Feb 11 18:22:34 2015
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(1,6,0) tid=(98,0,0)
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(1,7,0) tid=(72,0,0)
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(1,5,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 410248  inst.: 103613882 (ipc=201.0) sim_rate=243797 (inst/sec) elapsed = 0:0:07:05 / Wed Feb 11 18:22:35 2015
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(0,9,0) tid=(91,0,0)
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(1,1,0) tid=(46,0,0)
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(1,2,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 411248  inst.: 103896008 (ipc=203.1) sim_rate=243887 (inst/sec) elapsed = 0:0:07:06 / Wed Feb 11 18:22:36 2015
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(1,1,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 412748  inst.: 104182855 (ipc=202.7) sim_rate=243987 (inst/sec) elapsed = 0:0:07:07 / Wed Feb 11 18:22:37 2015
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(1,8,0) tid=(42,0,0)
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(3,8,0) tid=(25,0,0)
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(2,12,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 413748  inst.: 104404096 (ipc=203.1) sim_rate=243934 (inst/sec) elapsed = 0:0:07:08 / Wed Feb 11 18:22:38 2015
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(2,7,0) tid=(18,0,0)
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(2,4,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 414748  inst.: 104709011 (ipc=205.6) sim_rate=244076 (inst/sec) elapsed = 0:0:07:09 / Wed Feb 11 18:22:39 2015
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(3,12,0) tid=(54,0,0)
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(2,5,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42537,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42539,373248), 1 CTAs running
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(2,7,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43351,373248), 2 CTAs running
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(2,1,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43466,373248), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 416748  inst.: 105109853 (ipc=205.3) sim_rate=244441 (inst/sec) elapsed = 0:0:07:10 / Wed Feb 11 18:22:40 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43543,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43589,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43593,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43636,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43667,373248), 1 CTAs running
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(3,1,0) tid=(63,0,0)
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(1,7,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 417748  inst.: 105360637 (ipc=206.4) sim_rate=244456 (inst/sec) elapsed = 0:0:07:11 / Wed Feb 11 18:22:41 2015
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(2,6,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44636,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44781,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44823,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44865,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44968,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45050,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45060,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45437,373248), 2 CTAs running
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45659,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45821,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45845,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45896,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45911,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45917,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45919,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45953,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45955,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45975,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46041,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46096,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46158,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46201,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46213,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46226,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46254,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46319,373248), 2 CTAs running
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(3,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46464,373248), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 419748  inst.: 105692450 (ipc=204.6) sim_rate=244658 (inst/sec) elapsed = 0:0:07:12 / Wed Feb 11 18:22:42 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46653,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46661,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46694,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46775,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46829,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46913,373248), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46918,373248), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (47479,373248), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47534,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47538,373248), 1 CTAs running
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(1,12,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48924,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49123,373248), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 423748  inst.: 105834804 (ipc=191.2) sim_rate=244422 (inst/sec) elapsed = 0:0:07:13 / Wed Feb 11 18:22:43 2015
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(2,12,0) tid=(67,0,0)
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(0,12,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 430748  inst.: 105980532 (ipc=170.5) sim_rate=244194 (inst/sec) elapsed = 0:0:07:14 / Wed Feb 11 18:22:44 2015
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(0,12,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 437748  inst.: 106072338 (ipc=153.4) sim_rate=243844 (inst/sec) elapsed = 0:0:07:15 / Wed Feb 11 18:22:45 2015
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(2,12,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66756,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66816,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66833,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66848,373248), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' finished on shader 6.
fdwt53Kernel in launchFDWT53Kernel has finishedkernel_name = _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 66849
gpu_sim_insn = 9959632
gpu_ipc =     148.9870
gpu_tot_sim_cycle = 440097
gpu_tot_sim_insn = 106136808
gpu_tot_ipc =     241.1669
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 648242
gpu_stall_icnt2sh    = 346722
gpu_total_sim_rate=243992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1856636
	L1I_total_cache_misses = 111180
	L1I_total_cache_miss_rate = 0.0599
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 261033
L1D_cache:
	L1D_cache_core[0]: Access = 21993, Miss = 19865, Miss_rate = 0.903, Pending_hits = 1640, Reservation_fails = 193395
	L1D_cache_core[1]: Access = 22791, Miss = 21127, Miss_rate = 0.927, Pending_hits = 1292, Reservation_fails = 199453
	L1D_cache_core[2]: Access = 17988, Miss = 16533, Miss_rate = 0.919, Pending_hits = 1164, Reservation_fails = 185452
	L1D_cache_core[3]: Access = 22798, Miss = 21059, Miss_rate = 0.924, Pending_hits = 1397, Reservation_fails = 194329
	L1D_cache_core[4]: Access = 23246, Miss = 22101, Miss_rate = 0.951, Pending_hits = 767, Reservation_fails = 201283
	L1D_cache_core[5]: Access = 18140, Miss = 16342, Miss_rate = 0.901, Pending_hits = 1589, Reservation_fails = 155287
	L1D_cache_core[6]: Access = 22245, Miss = 20539, Miss_rate = 0.923, Pending_hits = 1316, Reservation_fails = 185749
	L1D_cache_core[7]: Access = 23456, Miss = 21509, Miss_rate = 0.917, Pending_hits = 1520, Reservation_fails = 191680
	L1D_cache_core[8]: Access = 18899, Miss = 16740, Miss_rate = 0.886, Pending_hits = 1870, Reservation_fails = 165904
	L1D_cache_core[9]: Access = 20782, Miss = 19124, Miss_rate = 0.920, Pending_hits = 1375, Reservation_fails = 175639
	L1D_cache_core[10]: Access = 22238, Miss = 20513, Miss_rate = 0.922, Pending_hits = 1363, Reservation_fails = 183445
	L1D_cache_core[11]: Access = 17553, Miss = 15840, Miss_rate = 0.902, Pending_hits = 1499, Reservation_fails = 161651
	L1D_cache_core[12]: Access = 22734, Miss = 20955, Miss_rate = 0.922, Pending_hits = 1434, Reservation_fails = 195477
	L1D_cache_core[13]: Access = 22554, Miss = 20855, Miss_rate = 0.925, Pending_hits = 1329, Reservation_fails = 190210
	L1D_cache_core[14]: Access = 17223, Miss = 15506, Miss_rate = 0.900, Pending_hits = 1536, Reservation_fails = 156060
	L1D_total_cache_accesses = 314640
	L1D_total_cache_misses = 288608
	L1D_total_cache_miss_rate = 0.9173
	L1D_total_cache_pending_hits = 21091
	L1D_total_cache_reservation_fails = 2735014
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 903392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1831622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1745456
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 111180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 261033
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11755, 10949, 10997, 10981, 9359, 8569, 10524, 10524, 11812, 10990, 8576, 8592, 10211, 10211, 9854, 9834, 7351, 7368, 5565, 5565, 5589, 5581, 3978, 3986, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 110659584
gpgpu_n_tot_w_icount = 3458112
gpgpu_n_stall_shd_mem = 3037898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 108400
gpgpu_n_mem_write_global = 180208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3234876
gpgpu_n_store_insn = 4583936
gpgpu_n_shmem_insn = 13121968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 234748
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2803150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4101571	W0_Idle:1358325	W0_Scoreboard:2668308	W1:39968	W2:0	W3:48	W4:432	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:5460	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1240	W29:64	W30:0	W31:3200	W32:3407700
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 867200 {8:108400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21024128 {40:33520,72:4160,136:142528,}
traffic_breakdown_coretomem[INST_ACC_R] = 141576 {8:17697,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14742400 {136:108400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1441664 {8:180208,}
traffic_breakdown_memtocore[INST_ACC_R] = 2406792 {136:17697,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 516 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 440096 
mrq_lat_table:113605 	6989 	11221 	18963 	50351 	64924 	69473 	48034 	8323 	936 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48969 	105338 	124818 	9455 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78184 	23397 	34100 	69810 	47837 	50366 	2611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39983 	41998 	21745 	4527 	147 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	39744 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	316 	353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     25324     23450     10678      6450     13767     14912     14384     11159     25447      9904     10381     18009     11757     10305     15255     17535 
dram[1]:     23066     23471     11975     18493     14488     14886     19528     28172     25409     12253     12172     10906     26060     21632     21709     14689 
dram[2]:     23524     21564     11908     10471     15748     17875     11307     11755     29750     12262      9891     11218     10179      6150     26964     11172 
dram[3]:     23338     22021     10318      7357     21744     18388     22763     11638     29234     12166     10456     13408     23660     22180     10716     18035 
dram[4]:     24481     23250     13619      8748     18552     18657     10914     11170     12151     11424     10895      9906     11730     10740     21311     17290 
dram[5]:     22257     23219      7407      9437     18290     21278     11166     10664     12616      6340     11476     12472     12028     23043     17955     10713 
average row accesses per activate:
dram[0]:  4.464803  4.705143  4.865882  5.473537  4.563140  5.225543  4.739679  5.277188  4.425156  4.949939  4.821388  5.239529  5.050888  5.253576  4.714761  5.288860 
dram[1]:  4.417629  4.881945  4.704308  4.895449  4.434881  4.840295  4.685748  4.776066  4.400426  4.441711  4.624859  5.010976  4.647191  4.910820  4.688990  4.701912 
dram[2]:  4.720183  4.670294  5.393443  5.117429  5.095112  4.613089  5.123198  5.033939  4.659794  4.785633  5.132992  5.090580  5.195652  5.172330  5.331572  4.987164 
dram[3]:  4.534909  4.480645  4.876214  5.050000  4.485747  4.583138  4.773540  4.667053  4.438503  4.445295  5.104939  4.667048  4.770568  4.745996  4.508753  4.720957 
dram[4]:  4.607029  4.949091  4.848235  5.597163  4.739130  5.156209  4.692135  5.242705  4.407485  4.849514  4.832184  5.304233  4.998829  5.226804  4.678649  5.256477 
dram[5]:  4.490967  4.804850  4.879081  5.000000  4.610588  4.794154  4.554810  4.942472  4.356991  4.533926  4.650342  4.951807  4.699659  4.848769  4.615639  4.752294 
average row locality = 392924/81611 = 4.814596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2407      2356      2335      2264      2235      2210      2295      2259      2359      2298      2316      2252      2323      2261      2299      2275 
dram[1]:      2391      2394      2311      2276      2236      2238      2248      2273      2312      2350      2267      2280      2288      2296      2280      2304 
dram[2]:      2357      2409      2271      2341      2220      2242      2217      2307      2305      2335      2254      2305      2283      2315      2246      2319 
dram[3]:      2394      2373      2292      2312      2232      2232      2252      2260      2335      2278      2292      2265      2293      2290      2270      2288 
dram[4]:      2418      2343      2326      2278      2250      2219      2313      2249      2347      2269      2295      2256      2326      2269      2327      2262 
dram[5]:      2402      2362      2305      2303      2240      2224      2285      2288      2305      2298      2262      2285      2286      2296      2312      2287 
total reads: 220359
bank skew: 2418/2210 = 1.09
chip skew: 36747/36658 = 1.00
number of total write accesses:
dram[0]:      1906      1761      1801      1666      1776      1636      1838      1720      1898      1756      1922      1751      1945      1779      1949      1808 
dram[1]:      1819      1824      1730      1704      1680      1702      1763      1758      1820      1803      1826      1829      1848      1834      1851      1876 
dram[2]:      1759      1883      1677      1799      1637      1776      1692      1846      1763      1862      1760      1910      1780      1947      1790      1955 
dram[3]:      1828      1794      1726      1728      1702      1682      1753      1763      1815      1785      1843      1814      1824      1858      1851      1857 
dram[4]:      1908      1740      1795      1668      1783      1643      1863      1704      1893      1727      1909      1754      1943      1787      1968      1796 
dram[5]:      1824      1799      1730      1712      1679      1712      1787      1750      1808      1778      1821      1825      1845      1840      1879      1857 
total reads: 172565
bank skew: 1968/1636 = 1.20
chip skew: 28912/28623 = 1.01
average mf latency per bank:
dram[0]:        371       361       380       377       390       379       393       385       377       373       366       366       370       372       368       359
dram[1]:        356       342       353       356       364       357       372       363       358       351       352       341       346       347       342       342
dram[2]:        417       421       429       435       435       485       452       446       431       431       421       414       423       419       416       415
dram[3]:        362       375       372       386       379       382       389       395       372       379       362       369       366       369       364       365
dram[4]:        394       382       396       399       405       393       408       412       398       384       388       382       393       376       390       374
dram[5]:        349       343       351       354       357       352       360       366       355       345       342       340       349       335       348       338
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426194 n_act=13361 n_pre=13345 n_req=65656 n_rd=73488 n_write=54537 bw_util=0.4408
n_activity=445450 dram_eff=0.5748
bk0: 4814a 430869i bk1: 4712a 432249i bk2: 4670a 431899i bk3: 4528a 438189i bk4: 4470a 435602i bk5: 4420a 441810i bk6: 4590a 424726i bk7: 4518a 429202i bk8: 4718a 430629i bk9: 4596a 437693i bk10: 4632a 432169i bk11: 4504a 435995i bk12: 4646a 422541i bk13: 4522a 423218i bk14: 4598a 421833i bk15: 4550a 425946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.63943
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426428 n_act=13966 n_pre=13950 n_req=65411 n_rd=73488 n_write=53093 bw_util=0.4358
n_activity=444336 dram_eff=0.5698
bk0: 4782a 431713i bk1: 4788a 430069i bk2: 4622a 437650i bk3: 4552a 437282i bk4: 4472a 438685i bk5: 4476a 436511i bk6: 4496a 429317i bk7: 4546a 428059i bk8: 4624a 433789i bk9: 4700a 434867i bk10: 4534a 433914i bk11: 4560a 435872i bk12: 4576a 424805i bk13: 4592a 424332i bk14: 4560a 423302i bk15: 4608a 421853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426781 n_act=13128 n_pre=13112 n_req=65562 n_rd=73452 n_write=54452 bw_util=0.4403
n_activity=444589 dram_eff=0.5754
bk0: 4714a 436862i bk1: 4818a 428672i bk2: 4542a 441872i bk3: 4682a 431814i bk4: 4440a 444594i bk5: 4484a 434055i bk6: 4434a 432128i bk7: 4614a 422371i bk8: 4610a 438780i bk9: 4670a 430495i bk10: 4508a 439488i bk11: 4610a 430921i bk12: 4566a 431420i bk13: 4630a 424755i bk14: 4492a 429604i bk15: 4638a 418082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.68455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xa8240980, atomic=0 1 entries : 0x7f09c42e4d80 :  mf: uid=5339885, sid06:w15, part=3, addr=0xa8240980, load , size=128, unknown  status = IN_PARTITION_DRAM (440094), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426559 n_act=13979 n_pre=13963 n_req=65281 n_rd=73316 n_write=53108 bw_util=0.4353
n_activity=444919 dram_eff=0.5683
bk0: 4788a 433439i bk1: 4746a 431541i bk2: 4584a 439437i bk3: 4624a 436318i bk4: 4464a 438655i bk5: 4464a 438009i bk6: 4504a 430323i bk7: 4520a 426341i bk8: 4670a 437249i bk9: 4556a 433727i bk10: 4584a 436927i bk11: 4530a 433912i bk12: 4586a 431764i bk13: 4580a 426525i bk14: 4540a 425216i bk15: 4576a 420776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.28711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426349 n_act=13295 n_pre=13279 n_req=65628 n_rd=73494 n_write=54508 bw_util=0.4407
n_activity=447026 dram_eff=0.5727
bk0: 4836a 430388i bk1: 4686a 433806i bk2: 4652a 438878i bk3: 4556a 438333i bk4: 4500a 436966i bk5: 4438a 440869i bk6: 4626a 424324i bk7: 4498a 428770i bk8: 4694a 433415i bk9: 4538a 439512i bk10: 4590a 432364i bk11: 4512a 434404i bk12: 4652a 423525i bk13: 4538a 427877i bk14: 4654a 419324i bk15: 4524a 424771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.65989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580925 n_nop=426607 n_act=13882 n_pre=13866 n_req=65386 n_rd=73480 n_write=53090 bw_util=0.4358
n_activity=446256 dram_eff=0.5673
bk0: 4804a 433154i bk1: 4724a 432273i bk2: 4610a 439197i bk3: 4606a 438878i bk4: 4480a 439356i bk5: 4448a 437984i bk6: 4570a 428992i bk7: 4576a 429472i bk8: 4610a 437985i bk9: 4596a 436080i bk10: 4524a 438167i bk11: 4570a 433829i bk12: 4572a 428862i bk13: 4592a 428779i bk14: 4624a 422161i bk15: 4574a 422351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26138, Miss = 18569, Miss_rate = 0.710, Pending_hits = 1005, Reservation_fails = 1505
L2_cache_bank[1]: Access = 24628, Miss = 18175, Miss_rate = 0.738, Pending_hits = 886, Reservation_fails = 2485
L2_cache_bank[2]: Access = 25973, Miss = 18333, Miss_rate = 0.706, Pending_hits = 847, Reservation_fails = 1634
L2_cache_bank[3]: Access = 25266, Miss = 18411, Miss_rate = 0.729, Pending_hits = 757, Reservation_fails = 1472
L2_cache_bank[4]: Access = 24582, Miss = 18153, Miss_rate = 0.738, Pending_hits = 890, Reservation_fails = 1705
L2_cache_bank[5]: Access = 26921, Miss = 18573, Miss_rate = 0.690, Pending_hits = 1000, Reservation_fails = 2462
L2_cache_bank[6]: Access = 25183, Miss = 18360, Miss_rate = 0.729, Pending_hits = 779, Reservation_fails = 1900
L2_cache_bank[7]: Access = 25649, Miss = 18298, Miss_rate = 0.713, Pending_hits = 801, Reservation_fails = 1265
L2_cache_bank[8]: Access = 26239, Miss = 18602, Miss_rate = 0.709, Pending_hits = 1010, Reservation_fails = 2351
L2_cache_bank[9]: Access = 24611, Miss = 18145, Miss_rate = 0.737, Pending_hits = 911, Reservation_fails = 2692
L2_cache_bank[10]: Access = 26016, Miss = 18397, Miss_rate = 0.707, Pending_hits = 830, Reservation_fails = 1269
L2_cache_bank[11]: Access = 25099, Miss = 18343, Miss_rate = 0.731, Pending_hits = 773, Reservation_fails = 1068
L2_total_cache_accesses = 306305
L2_total_cache_misses = 220359
L2_total_cache_miss_rate = 0.7194
L2_total_cache_pending_hits = 10489
L2_total_cache_reservation_fails = 21808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3410
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 811
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12716
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.167

icnt_total_pkts_mem_to_simt=810693
icnt_total_pkts_simt_to_mem=918257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.586
	minimum = 6
	maximum = 736
Network latency average = 16.7187
	minimum = 6
	maximum = 726
Slowest packet = 565252
Flit latency average = 15.3836
	minimum = 6
	maximum = 726
Slowest flit = 1603381
Fragmentation average = 0.0997849
	minimum = 0
	maximum = 241
Injected packet rate average = 0.0309044
	minimum = 0.0223638 (at node 0)
	maximum = 0.0450119 (at node 20)
Accepted packet rate average = 0.0309044
	minimum = 0.0223638 (at node 0)
	maximum = 0.0450119 (at node 20)
Injected flit rate average = 0.0834495
	minimum = 0.0490359 (at node 8)
	maximum = 0.116397 (at node 20)
Accepted flit rate average= 0.0834495
	minimum = 0.0615566 (at node 0)
	maximum = 0.106808 (at node 5)
Injected packet length average = 2.70025
Accepted packet length average = 2.70025
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9286 (3 samples)
	minimum = 6 (3 samples)
	maximum = 578 (3 samples)
Network latency average = 21.2156 (3 samples)
	minimum = 6 (3 samples)
	maximum = 558 (3 samples)
Flit latency average = 20.3824 (3 samples)
	minimum = 6 (3 samples)
	maximum = 555.333 (3 samples)
Fragmentation average = 0.292072 (3 samples)
	minimum = 0 (3 samples)
	maximum = 331 (3 samples)
Injected packet rate average = 0.047079 (3 samples)
	minimum = 0.0346874 (3 samples)
	maximum = 0.0576264 (3 samples)
Accepted packet rate average = 0.047079 (3 samples)
	minimum = 0.0346874 (3 samples)
	maximum = 0.0576264 (3 samples)
Injected flit rate average = 0.132614 (3 samples)
	minimum = 0.0781285 (3 samples)
	maximum = 0.180784 (3 samples)
Accepted flit rate average = 0.132614 (3 samples)
	minimum = 0.0861378 (3 samples)
	maximum = 0.186412 (3 samples)
Injected packet size average = 2.81684 (3 samples)
Accepted packet size average = 2.81684 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 15 sec (435 sec)
gpgpu_simulation_rate = 243992 (inst/sec)
gpgpu_simulation_rate = 1011 (cycle/sec)

 sliding steps = 3 , gx = 4 , gy = 11 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,11,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,440097)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,440097)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,440097)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,440097)
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(3,9,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 441597  inst.: 106234023 (ipc=64.8) sim_rate=243656 (inst/sec) elapsed = 0:0:07:16 / Wed Feb 11 18:22:46 2015
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(1,3,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 444097  inst.: 106465129 (ipc=82.1) sim_rate=243627 (inst/sec) elapsed = 0:0:07:17 / Wed Feb 11 18:22:47 2015
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(1,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(3,8,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 446097  inst.: 106687787 (ipc=91.8) sim_rate=243579 (inst/sec) elapsed = 0:0:07:18 / Wed Feb 11 18:22:48 2015
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(1,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(2,9,0) tid=(3,0,0)
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 448097  inst.: 106921867 (ipc=98.1) sim_rate=243557 (inst/sec) elapsed = 0:0:07:19 / Wed Feb 11 18:22:49 2015
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(0,8,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 450097  inst.: 107163563 (ipc=102.7) sim_rate=243553 (inst/sec) elapsed = 0:0:07:20 / Wed Feb 11 18:22:50 2015
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(0,8,0) tid=(3,0,0)
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(0,9,0) tid=(35,0,0)
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(0,5,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 452097  inst.: 107412111 (ipc=106.3) sim_rate=243564 (inst/sec) elapsed = 0:0:07:21 / Wed Feb 11 18:22:51 2015
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 454097  inst.: 107635599 (ipc=107.1) sim_rate=243519 (inst/sec) elapsed = 0:0:07:22 / Wed Feb 11 18:22:52 2015
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(3,9,0) tid=(51,0,0)
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(1,1,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 456097  inst.: 107849665 (ipc=107.1) sim_rate=243452 (inst/sec) elapsed = 0:0:07:23 / Wed Feb 11 18:22:53 2015
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(3,10,0) tid=(19,0,0)
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(1,9,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 458097  inst.: 108025221 (ipc=104.9) sim_rate=243300 (inst/sec) elapsed = 0:0:07:24 / Wed Feb 11 18:22:54 2015
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(1,9,0) tid=(3,0,0)
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(2,8,0) tid=(35,0,0)
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(0,7,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 459597  inst.: 108294103 (ipc=110.6) sim_rate=243357 (inst/sec) elapsed = 0:0:07:25 / Wed Feb 11 18:22:55 2015
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(0,3,0) tid=(43,0,0)
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(0,9,0) tid=(43,0,0)
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(0,9,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 461597  inst.: 108653969 (ipc=117.1) sim_rate=243618 (inst/sec) elapsed = 0:0:07:26 / Wed Feb 11 18:22:56 2015
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(0,3,0) tid=(55,0,0)
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(2,9,0) tid=(11,0,0)
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 463597  inst.: 108964359 (ipc=120.3) sim_rate=243768 (inst/sec) elapsed = 0:0:07:27 / Wed Feb 11 18:22:57 2015
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(1,8,0) tid=(59,0,0)
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(0,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(1,7,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 465097  inst.: 109184839 (ipc=121.9) sim_rate=243716 (inst/sec) elapsed = 0:0:07:28 / Wed Feb 11 18:22:58 2015
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(2,1,0) tid=(27,0,0)
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(2,2,0) tid=(27,0,0)
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(3,6,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 467097  inst.: 109501735 (ipc=124.6) sim_rate=243879 (inst/sec) elapsed = 0:0:07:29 / Wed Feb 11 18:22:59 2015
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(3,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(1,1,0) tid=(27,0,0)
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(3,10,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 469097  inst.: 109860707 (ipc=128.4) sim_rate=244134 (inst/sec) elapsed = 0:0:07:30 / Wed Feb 11 18:23:00 2015
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(1,1,0) tid=(25,0,0)
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(1,3,0) tid=(63,0,0)
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(3,5,0) tid=(59,0,0)
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(3,4,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 471097  inst.: 110205577 (ipc=131.3) sim_rate=244358 (inst/sec) elapsed = 0:0:07:31 / Wed Feb 11 18:23:01 2015
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(1,9,0) tid=(15,0,0)
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(1,8,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32084,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32148,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32188,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32222,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32246,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32281,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32325,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32329,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32331,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32335,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32366,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32377,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32381,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32386,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32438,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32490,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32493,440097), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 472597  inst.: 110435407 (ipc=132.3) sim_rate=244326 (inst/sec) elapsed = 0:0:07:32 / Wed Feb 11 18:23:02 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32501,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32525,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32542,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32572,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32625,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32644,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32672,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32707,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32743,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32785,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32808,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32821,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32821,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32835,440097), 1 CTAs running
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(3,10,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32873,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32894,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32935,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32938,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32975,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33021,440097), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33066,440097), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33106,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33199,440097), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 479097  inst.: 110519215 (ipc=112.4) sim_rate=243971 (inst/sec) elapsed = 0:0:07:33 / Wed Feb 11 18:23:03 2015
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(0,10,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44908,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45170,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45196,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45325,440097), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 5.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 45326
gpu_sim_insn = 4478975
gpu_ipc =      98.8169
gpu_tot_sim_cycle = 485423
gpu_tot_sim_insn = 110615783
gpu_tot_ipc =     227.8750
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 652139
gpu_stall_icnt2sh    = 363745
gpu_total_sim_rate=244184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1939891
	L1I_total_cache_misses = 120305
	L1I_total_cache_miss_rate = 0.0620
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 279282
L1D_cache:
	L1D_cache_core[0]: Access = 23042, Miss = 20594, Miss_rate = 0.894, Pending_hits = 1640, Reservation_fails = 194541
	L1D_cache_core[1]: Access = 23837, Miss = 21839, Miss_rate = 0.916, Pending_hits = 1292, Reservation_fails = 200968
	L1D_cache_core[2]: Access = 19010, Miss = 17228, Miss_rate = 0.906, Pending_hits = 1164, Reservation_fails = 187089
	L1D_cache_core[3]: Access = 23916, Miss = 21836, Miss_rate = 0.913, Pending_hits = 1405, Reservation_fails = 195237
	L1D_cache_core[4]: Access = 24373, Miss = 22857, Miss_rate = 0.938, Pending_hits = 775, Reservation_fails = 201675
	L1D_cache_core[5]: Access = 19264, Miss = 17086, Miss_rate = 0.887, Pending_hits = 1597, Reservation_fails = 155501
	L1D_cache_core[6]: Access = 23324, Miss = 21253, Miss_rate = 0.911, Pending_hits = 1326, Reservation_fails = 186429
	L1D_cache_core[7]: Access = 24154, Miss = 22012, Miss_rate = 0.911, Pending_hits = 1520, Reservation_fails = 192449
	L1D_cache_core[8]: Access = 19945, Miss = 17449, Miss_rate = 0.875, Pending_hits = 1873, Reservation_fails = 167375
	L1D_cache_core[9]: Access = 21804, Miss = 19808, Miss_rate = 0.908, Pending_hits = 1375, Reservation_fails = 176985
	L1D_cache_core[10]: Access = 23270, Miss = 21247, Miss_rate = 0.913, Pending_hits = 1363, Reservation_fails = 185537
	L1D_cache_core[11]: Access = 18602, Miss = 16558, Miss_rate = 0.890, Pending_hits = 1500, Reservation_fails = 163387
	L1D_cache_core[12]: Access = 23780, Miss = 21668, Miss_rate = 0.911, Pending_hits = 1435, Reservation_fails = 197043
	L1D_cache_core[13]: Access = 23576, Miss = 21548, Miss_rate = 0.914, Pending_hits = 1329, Reservation_fails = 191623
	L1D_cache_core[14]: Access = 18255, Miss = 16249, Miss_rate = 0.890, Pending_hits = 1536, Reservation_fails = 158219
	L1D_total_cache_accesses = 330152
	L1D_total_cache_misses = 299232
	L1D_total_cache_miss_rate = 0.9063
	L1D_total_cache_pending_hits = 21130
	L1D_total_cache_reservation_fails = 2754058
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 903603
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 318
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1848850
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 651
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1819586
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 120305
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 279282
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
13398, 12534, 12654, 12575, 11008, 10163, 10524, 10524, 11812, 10990, 8576, 8592, 10211, 10211, 9854, 9834, 7351, 7368, 5565, 5565, 5589, 5581, 3978, 3986, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 115336064
gpgpu_n_tot_w_icount = 3604252
gpgpu_n_stall_shd_mem = 3077122
gpgpu_n_mem_read_local = 390
gpgpu_n_mem_write_local = 261
gpgpu_n_mem_read_global = 112565
gpgpu_n_mem_write_global = 186188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3409596
gpgpu_n_store_insn = 4680704
gpgpu_n_shmem_insn = 13756480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 247900
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2829222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4122653	W0_Idle:1813825	W0_Scoreboard:3126638	W1:40016	W2:3138	W3:48	W4:610	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:5460	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778	W29:64	W30:1076	W31:3236	W32:3548826
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 900520 {8:112565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21509888 {40:36688,72:4160,136:145168,}
traffic_breakdown_coretomem[INST_ACC_R] = 166192 {8:20774,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 23392 {136:172,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 35496 {136:261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15308840 {136:112565,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488128 {8:186016,}
traffic_breakdown_memtocore[INST_ACC_R] = 2825264 {136:20774,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2088 {8:261,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 507 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 485412 
mrq_lat_table:116574 	7162 	11384 	19458 	51767 	66093 	70222 	48473 	8387 	936 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53946 	110510 	125288 	9460 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85790 	25240 	35488 	71864 	48744 	50441 	2611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41397 	44130 	22690 	4591 	147 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	45813 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	214 	347 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     25324     23450     10678     17172     13767     14912     14384     20584     25447      9904     10381     18009     11757     10305     15255     17535 
dram[1]:     23066     23471     12063     18493     14488     14886     19528     28172     25409     12253     12172     10906     26060     21632     21709     14689 
dram[2]:     23524     21564     13459     11819     15748     17875     13366     11755     29750     12262      9891     11218     11360      9776     26964     11172 
dram[3]:     23338     22021     13275      8110     21744     18388     22763     12231     29234     12166     10456     13408     23660     22180     10716     18035 
dram[4]:     24481     23250     13619      8748     18552     18657     13641     11877     12151     11424     10895      9906     11730     10740     21311     17290 
dram[5]:     22257     23219     12319      9437     18290     21278     20638     12142     12616     11981     11476     12472     12028     23043     17955     10713 
average row accesses per activate:
dram[0]:  4.390656  4.635061  4.801802  5.376984  4.550000  5.191545  4.733258  5.276903  4.385614  4.920281  4.800000  5.187739  5.009324  5.218391  4.708972  5.264631 
dram[1]:  4.365385  4.812080  4.641741  4.843160  4.422395  4.854897  4.696408  4.771395  4.345918  4.387692  4.592470  4.984394  4.613010  4.874560  4.658158  4.662624 
dram[2]:  4.612088  4.593327  5.355092  5.030733  5.072072  4.612176  5.128572  5.000000  4.624035  4.708243  5.073566  5.044917  5.168553  5.117857  5.300129  4.950913 
dram[3]:  4.472539  4.432712  4.810185  4.992874  4.482103  4.557452  4.767059  4.645714  4.409887  4.350677  5.053076  4.637486  4.723042  4.717833  4.487097  4.701342 
dram[4]:  4.565531  4.859303  4.813560  5.527591  4.726122  5.135417  4.691880  5.218016  4.391348  4.788863  4.782267  5.261658  4.974625  5.135508  4.655615  5.217005 
dram[5]:  4.455761  4.713024  4.866510  4.897406  4.605536  4.770238  4.558758  4.934783  4.314141  4.481876  4.620959  4.931117  4.651397  4.826389  4.581622  4.703248 
average row locality = 400561/83879 = 4.775462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2476      2417      2391      2322      2287      2260      2327      2293      2422      2360      2341      2275      2331      2271      2317      2291 
dram[1]:      2456      2453      2370      2334      2286      2286      2278      2304      2373      2411      2294      2303      2302      2306      2302      2320 
dram[2]:      2413      2482      2336      2397      2268      2288      2249      2339      2366      2402      2281      2331      2293      2325      2262      2338 
dram[3]:      2455      2440      2357      2384      2282      2287      2286      2289      2398      2335      2319      2289      2303      2300      2286      2304 
dram[4]:      2485      2406      2386      2341      2298      2267      2348      2284      2412      2327      2321      2280      2336      2279      2343      2278 
dram[5]:      2473      2428      2366      2365      2288      2271      2318      2321      2378      2358      2291      2307      2296      2306      2328      2303 
total reads: 224231
bank skew: 2485/2249 = 1.10
chip skew: 37397/37314 = 1.00
number of total write accesses:
dram[0]:      1941      1787      1873      1743      1808      1670      1843      1728      1968      1837      1955      1787      1967      1815      1987      1847 
dram[1]:      1857      1849      1789      1773      1703      1729      1775      1766      1886      1867      1853      1849      1882      1852      1895      1909 
dram[2]:      1784      1923      1766      1859      1673      1803      1700      1856      1828      1939      1788      1937      1816      1974      1835      1999 
dram[3]:      1861      1842      1799      1820      1725      1719      1766      1776      1884      1846      1870      1843      1858      1880      1887      1899 
dram[4]:      1939      1773      1874      1766      1809      1677      1870      1713      1953      1801      1940      1782      1977      1814      2010      1833 
dram[5]:      1858      1842      1790      1788      1705      1736      1794      1765      1893      1846      1854      1845      1867      1864      1910      1897 
total reads: 176330
bank skew: 2010/1670 = 1.20
chip skew: 29556/29234 = 1.01
average mf latency per bank:
dram[0]:        369       361       382       378       390       379       394       386       377       374       365       365       370       371       367       358
dram[1]:        355       341       356       357       365       357       373       363       360       352       352       341       345       347       341       341
dram[2]:        415       416       431       434       435       484       452       446       430       429       421       413       422       418       414       413
dram[3]:        360       374       373       387       379       383       388       396       372       381       361       368       366       369       364       364
dram[4]:        392       381       397       403       405       394       408       413       397       386       387       381       394       375       389       373
dram[5]:        349       341       354       357       358       354       362       366       356       347       341       340       348       335       348       337
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483031 n_act=13730 n_pre=13714 n_req=66937 n_rd=74762 n_write=55518 bw_util=0.4066
n_activity=459415 dram_eff=0.5672
bk0: 4952a 488536i bk1: 4834a 490229i bk2: 4782a 489116i bk3: 4644a 495028i bk4: 4574a 493823i bk5: 4520a 499968i bk6: 4654a 483892i bk7: 4586a 488316i bk8: 4844a 487918i bk9: 4720a 494997i bk10: 4682a 490968i bk11: 4550a 494637i bk12: 4662a 481445i bk13: 4542a 482079i bk14: 4634a 480611i bk15: 4582a 484898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.92002
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483345 n_act=14330 n_pre=14314 n_req=66612 n_rd=74756 n_write=54010 bw_util=0.4019
n_activity=458409 dram_eff=0.5618
bk0: 4912a 489515i bk1: 4906a 488282i bk2: 4740a 494906i bk3: 4668a 494345i bk4: 4572a 497155i bk5: 4572a 495149i bk6: 4556a 488484i bk7: 4608a 487229i bk8: 4746a 490952i bk9: 4822a 492248i bk10: 4588a 492713i bk11: 4606a 494955i bk12: 4604a 483420i bk13: 4612a 483390i bk14: 4604a 481803i bk15: 4640a 480606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.59083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483572 n_act=13515 n_pre=13499 n_req=66850 n_rd=74740 n_write=55429 bw_util=0.4063
n_activity=458645 dram_eff=0.5676
bk0: 4826a 494997i bk1: 4964a 485896i bk2: 4672a 498690i bk3: 4794a 489073i bk4: 4536a 502789i bk5: 4576a 492353i bk6: 4498a 491330i bk7: 4678a 480985i bk8: 4732a 496306i bk9: 4804a 487336i bk10: 4562a 498182i bk11: 4662a 489759i bk12: 4586a 489893i bk13: 4650a 483656i bk14: 4524a 488332i bk15: 4676a 476451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96924
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483219 n_act=14378 n_pre=14362 n_req=66589 n_rd=74628 n_write=54168 bw_util=0.402
n_activity=458929 dram_eff=0.5613
bk0: 4910a 491298i bk1: 4880a 488772i bk2: 4714a 496300i bk3: 4768a 492352i bk4: 4564a 497131i bk5: 4574a 495904i bk6: 4572a 489277i bk7: 4578a 485212i bk8: 4796a 494605i bk9: 4670a 490657i bk10: 4638a 495560i bk11: 4578a 492537i bk12: 4606a 490073i bk13: 4600a 485513i bk14: 4572a 483830i bk15: 4608a 479332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.6051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483170 n_act=13665 n_pre=13649 n_req=66922 n_rd=74782 n_write=55489 bw_util=0.4066
n_activity=461001 dram_eff=0.5652
bk0: 4970a 488128i bk1: 4812a 491453i bk2: 4772a 495678i bk3: 4682a 494522i bk4: 4596a 495387i bk5: 4534a 499093i bk6: 4696a 483332i bk7: 4568a 487702i bk8: 4824a 491135i bk9: 4654a 496746i bk10: 4642a 491062i bk11: 4560a 493293i bk12: 4672a 482327i bk13: 4558a 486670i bk14: 4686a 478010i bk15: 4556a 483343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.95194
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640755 n_nop=483379 n_act=14261 n_pre=14245 n_req=66651 n_rd=74794 n_write=54076 bw_util=0.4022
n_activity=460216 dram_eff=0.56
bk0: 4946a 490769i bk1: 4856a 489870i bk2: 4732a 496476i bk3: 4730a 495197i bk4: 4576a 497814i bk5: 4542a 496378i bk6: 4636a 488075i bk7: 4642a 488388i bk8: 4756a 494683i bk9: 4716a 493540i bk10: 4582a 496749i bk11: 4614a 492790i bk12: 4592a 487763i bk13: 4612a 487707i bk14: 4656a 480914i bk15: 4606a 480596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27211, Miss = 18892, Miss_rate = 0.694, Pending_hits = 1145, Reservation_fails = 2070
L2_cache_bank[1]: Access = 25894, Miss = 18489, Miss_rate = 0.714, Pending_hits = 1072, Reservation_fails = 3107
L2_cache_bank[2]: Access = 27156, Miss = 18661, Miss_rate = 0.687, Pending_hits = 983, Reservation_fails = 2403
L2_cache_bank[3]: Access = 26380, Miss = 18717, Miss_rate = 0.710, Pending_hits = 885, Reservation_fails = 2036
L2_cache_bank[4]: Access = 25740, Miss = 18468, Miss_rate = 0.717, Pending_hits = 1068, Reservation_fails = 2383
L2_cache_bank[5]: Access = 28045, Miss = 18902, Miss_rate = 0.674, Pending_hits = 1143, Reservation_fails = 3052
L2_cache_bank[6]: Access = 26272, Miss = 18686, Miss_rate = 0.711, Pending_hits = 927, Reservation_fails = 2534
L2_cache_bank[7]: Access = 26830, Miss = 18628, Miss_rate = 0.694, Pending_hits = 961, Reservation_fails = 1648
L2_cache_bank[8]: Access = 27346, Miss = 18929, Miss_rate = 0.692, Pending_hits = 1180, Reservation_fails = 3236
L2_cache_bank[9]: Access = 25809, Miss = 18462, Miss_rate = 0.715, Pending_hits = 1086, Reservation_fails = 3366
L2_cache_bank[10]: Access = 27317, Miss = 18738, Miss_rate = 0.686, Pending_hits = 968, Reservation_fails = 2194
L2_cache_bank[11]: Access = 26178, Miss = 18659, Miss_rate = 0.713, Pending_hits = 924, Reservation_fails = 1706
L2_total_cache_accesses = 320178
L2_total_cache_misses = 224231
L2_total_cache_miss_rate = 0.7003
L2_total_cache_pending_hits = 12342
L2_total_cache_reservation_fails = 29735
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5682
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 339
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 145070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3411
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 25
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 172
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18985
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1206
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 583
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20633
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.154

icnt_total_pkts_mem_to_simt=854922
icnt_total_pkts_simt_to_mem=947590
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7502
	minimum = 6
	maximum = 200
Network latency average = 13.0957
	minimum = 6
	maximum = 145
Slowest packet = 616063
Flit latency average = 12.4238
	minimum = 6
	maximum = 144
Slowest flit = 1749540
Fragmentation average = 0.00301008
	minimum = 0
	maximum = 64
Injected packet rate average = 0.0225314
	minimum = 0.0135242 (at node 7)
	maximum = 0.0282178 (at node 25)
Accepted packet rate average = 0.0225314
	minimum = 0.0133919 (at node 7)
	maximum = 0.0287032 (at node 25)
Injected flit rate average = 0.0601094
	minimum = 0.0285267 (at node 7)
	maximum = 0.0962582 (at node 25)
Accepted flit rate average= 0.0601094
	minimum = 0.0429555 (at node 7)
	maximum = 0.083109 (at node 4)
Injected packet length average = 2.6678
Accepted packet length average = 2.6678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.884 (4 samples)
	minimum = 6 (4 samples)
	maximum = 483.5 (4 samples)
Network latency average = 19.1856 (4 samples)
	minimum = 6 (4 samples)
	maximum = 454.75 (4 samples)
Flit latency average = 18.3927 (4 samples)
	minimum = 6 (4 samples)
	maximum = 452.5 (4 samples)
Fragmentation average = 0.219807 (4 samples)
	minimum = 0 (4 samples)
	maximum = 264.25 (4 samples)
Injected packet rate average = 0.0409421 (4 samples)
	minimum = 0.0293966 (4 samples)
	maximum = 0.0502743 (4 samples)
Accepted packet rate average = 0.0409421 (4 samples)
	minimum = 0.0293635 (4 samples)
	maximum = 0.0503956 (4 samples)
Injected flit rate average = 0.114488 (4 samples)
	minimum = 0.0657281 (4 samples)
	maximum = 0.159653 (4 samples)
Accepted flit rate average = 0.114488 (4 samples)
	minimum = 0.0753422 (4 samples)
	maximum = 0.160587 (4 samples)
Injected packet size average = 2.79633 (4 samples)
Accepted packet size average = 2.79633 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 33 sec (453 sec)
gpgpu_simulation_rate = 244184 (inst/sec)
gpgpu_simulation_rate = 1071 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
*** 3 stages of 2D forward DWT:

 sliding steps = 9 , gx = 6 , gy = 15 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' to stream 0, gridDim= (6,15,1) blockDim = (192,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,485423)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,485423)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,485423)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,485423)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,485423)
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(3,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(3,7,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 485923  inst.: 110749319 (ipc=267.1) sim_rate=243941 (inst/sec) elapsed = 0:0:07:34 / Wed Feb 11 18:23:04 2015
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(0,1,0) tid=(187,0,0)
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(0,6,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 486423  inst.: 111002503 (ipc=386.7) sim_rate=243961 (inst/sec) elapsed = 0:0:07:35 / Wed Feb 11 18:23:05 2015
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(4,5,0) tid=(155,0,0)
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(5,8,0) tid=(123,0,0)
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(5,2,0) tid=(91,0,0)
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(0,2,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 487923  inst.: 111334334 (ipc=287.4) sim_rate=244154 (inst/sec) elapsed = 0:0:07:36 / Wed Feb 11 18:23:06 2015
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(5,2,0) tid=(59,0,0)
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(4,1,0) tid=(18,0,0)
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(1,9,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 488923  inst.: 111647575 (ipc=294.8) sim_rate=244305 (inst/sec) elapsed = 0:0:07:37 / Wed Feb 11 18:23:07 2015
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(2,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(1,1,0) tid=(87,0,0)
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(1,9,0) tid=(85,0,0)
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(0,7,0) tid=(68,0,0)
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(1,3,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 489923  inst.: 112093209 (ipc=328.3) sim_rate=244744 (inst/sec) elapsed = 0:0:07:38 / Wed Feb 11 18:23:08 2015
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(2,2,0) tid=(12,0,0)
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(1,3,0) tid=(191,0,0)
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 490423  inst.: 112433680 (ipc=363.6) sim_rate=244953 (inst/sec) elapsed = 0:0:07:39 / Wed Feb 11 18:23:09 2015
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(2,1,0) tid=(171,0,0)
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(2,4,0) tid=(38,0,0)
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(2,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(5,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(0,1,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 491923  inst.: 112883073 (ipc=348.8) sim_rate=245397 (inst/sec) elapsed = 0:0:07:40 / Wed Feb 11 18:23:10 2015
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(4,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(1,3,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 492923  inst.: 113073345 (ipc=327.7) sim_rate=245278 (inst/sec) elapsed = 0:0:07:41 / Wed Feb 11 18:23:11 2015
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(5,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(2,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(1,4,0) tid=(60,0,0)
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(4,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(0,6,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 493923  inst.: 113573953 (ipc=348.0) sim_rate=245831 (inst/sec) elapsed = 0:0:07:42 / Wed Feb 11 18:23:12 2015
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(1,9,0) tid=(124,0,0)
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(3,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(3,8,0) tid=(188,0,0)
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(2,4,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 494923  inst.: 114014081 (ipc=357.7) sim_rate=246250 (inst/sec) elapsed = 0:0:07:43 / Wed Feb 11 18:23:13 2015
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(5,2,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 495923  inst.: 114149089 (ipc=336.5) sim_rate=246010 (inst/sec) elapsed = 0:0:07:44 / Wed Feb 11 18:23:14 2015
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(5,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,5,0) tid=(28,0,0)
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(1,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(1,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(5,2,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 497423  inst.: 114576897 (ipc=330.1) sim_rate=246401 (inst/sec) elapsed = 0:0:07:45 / Wed Feb 11 18:23:15 2015
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(3,5,0) tid=(28,0,0)
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(1,1,0) tid=(92,0,0)
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(3,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(1,9,0) tid=(60,0,0)
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(2,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 498423  inst.: 115144833 (ipc=348.4) sim_rate=247091 (inst/sec) elapsed = 0:0:07:46 / Wed Feb 11 18:23:16 2015
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(3,9,0) tid=(28,0,0)
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(3,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(1,9,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 498923  inst.: 115389569 (ipc=353.6) sim_rate=247086 (inst/sec) elapsed = 0:0:07:47 / Wed Feb 11 18:23:17 2015
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(1,1,0) tid=(156,0,0)
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(5,7,0) tid=(124,0,0)
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(2,7,0) tid=(60,0,0)
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(2,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(0,7,0) tid=(28,0,0)
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(2,6,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 500423  inst.: 116044097 (ipc=361.9) sim_rate=247957 (inst/sec) elapsed = 0:0:07:48 / Wed Feb 11 18:23:18 2015
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(4,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(2,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(3,4,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 501423  inst.: 116312865 (ipc=356.1) sim_rate=248001 (inst/sec) elapsed = 0:0:07:49 / Wed Feb 11 18:23:19 2015
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(5,1,0) tid=(188,0,0)
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(2,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 502423  inst.: 116450977 (ipc=343.2) sim_rate=247768 (inst/sec) elapsed = 0:0:07:50 / Wed Feb 11 18:23:20 2015
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(4,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(4,3,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 503923  inst.: 116668321 (ipc=327.2) sim_rate=247703 (inst/sec) elapsed = 0:0:07:51 / Wed Feb 11 18:23:21 2015
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(2,6,0) tid=(60,0,0)
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(0,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(5,1,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 505423  inst.: 116977697 (ipc=318.1) sim_rate=247834 (inst/sec) elapsed = 0:0:07:52 / Wed Feb 11 18:23:22 2015
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(2,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(4,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(3,5,0) tid=(60,0,0)
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(5,2,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 506423  inst.: 117412257 (ipc=323.6) sim_rate=248228 (inst/sec) elapsed = 0:0:07:53 / Wed Feb 11 18:23:23 2015
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(2,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(0,4,0) tid=(28,0,0)
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(1,7,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 506923  inst.: 117647521 (ipc=327.1) sim_rate=248201 (inst/sec) elapsed = 0:0:07:54 / Wed Feb 11 18:23:24 2015
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,7,0) tid=(124,0,0)
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(0,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(4,6,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 507923  inst.: 117995873 (ipc=328.0) sim_rate=248412 (inst/sec) elapsed = 0:0:07:55 / Wed Feb 11 18:23:25 2015
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(5,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(3,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(1,4,0) tid=(28,0,0)
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(2,6,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 508923  inst.: 118342209 (ipc=328.8) sim_rate=248618 (inst/sec) elapsed = 0:0:07:56 / Wed Feb 11 18:23:26 2015
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(1,8,0) tid=(28,0,0)
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(0,1,0) tid=(60,0,0)
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(0,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(2,7,0) tid=(124,0,0)
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(1,6,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 509923  inst.: 118906977 (ipc=338.4) sim_rate=249280 (inst/sec) elapsed = 0:0:07:57 / Wed Feb 11 18:23:27 2015
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(0,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(3,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(1,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(1,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(0,6,0) tid=(156,0,0)
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(5,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 510923  inst.: 119551137 (ipc=350.4) sim_rate=250106 (inst/sec) elapsed = 0:0:07:58 / Wed Feb 11 18:23:28 2015
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(2,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(0,8,0) tid=(124,0,0)
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(4,1,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 511423  inst.: 119840129 (ipc=354.8) sim_rate=250188 (inst/sec) elapsed = 0:0:07:59 / Wed Feb 11 18:23:29 2015
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(5,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(2,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(3,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(2,7,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 512423  inst.: 120305313 (ipc=358.9) sim_rate=250636 (inst/sec) elapsed = 0:0:08:00 / Wed Feb 11 18:23:30 2015
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(5,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(4,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(2,5,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 513423  inst.: 120511329 (ipc=353.4) sim_rate=250543 (inst/sec) elapsed = 0:0:08:01 / Wed Feb 11 18:23:31 2015
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(4,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(1,7,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 514423  inst.: 120716545 (ipc=348.3) sim_rate=250449 (inst/sec) elapsed = 0:0:08:02 / Wed Feb 11 18:23:32 2015
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(3,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(3,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(2,6,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 515423  inst.: 120996321 (ipc=346.0) sim_rate=250509 (inst/sec) elapsed = 0:0:08:03 / Wed Feb 11 18:23:33 2015
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(5,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(1,9,0) tid=(124,0,0)
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(1,7,0) tid=(156,0,0)
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(3,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 516423  inst.: 121467073 (ipc=350.0) sim_rate=250965 (inst/sec) elapsed = 0:0:08:04 / Wed Feb 11 18:23:34 2015
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(1,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(5,2,0) tid=(156,0,0)
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(4,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(3,1,0) tid=(156,0,0)
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(3,3,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 517423  inst.: 121886881 (ipc=352.2) sim_rate=251313 (inst/sec) elapsed = 0:0:08:05 / Wed Feb 11 18:23:35 2015
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(3,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(3,5,0) tid=(28,0,0)
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(2,4,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 518423  inst.: 122288929 (ipc=353.7) sim_rate=251623 (inst/sec) elapsed = 0:0:08:06 / Wed Feb 11 18:23:36 2015
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(1,4,0) tid=(60,0,0)
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(3,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(4,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(4,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 519423  inst.: 122744545 (ipc=356.7) sim_rate=252042 (inst/sec) elapsed = 0:0:08:07 / Wed Feb 11 18:23:37 2015
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(1,7,0) tid=(60,0,0)
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(0,6,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 519923  inst.: 123001153 (ipc=359.0) sim_rate=252051 (inst/sec) elapsed = 0:0:08:08 / Wed Feb 11 18:23:38 2015
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(4,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(0,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(5,8,0) tid=(60,0,0)
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(3,5,0) tid=(60,0,0)
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(5,5,0) tid=(188,0,0)
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(2,7,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 520923  inst.: 123587681 (ipc=365.4) sim_rate=252735 (inst/sec) elapsed = 0:0:08:09 / Wed Feb 11 18:23:39 2015
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(2,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(3,8,0) tid=(156,0,0)
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(5,3,0) tid=(156,0,0)
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(3,5,0) tid=(156,0,0)
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(2,2,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 521923  inst.: 124081121 (ipc=368.9) sim_rate=253226 (inst/sec) elapsed = 0:0:08:10 / Wed Feb 11 18:23:40 2015
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(0,4,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 522423  inst.: 124230945 (ipc=368.0) sim_rate=253016 (inst/sec) elapsed = 0:0:08:11 / Wed Feb 11 18:23:41 2015
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(3,1,0) tid=(124,0,0)
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(5,9,0) tid=(188,0,0)
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(0,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(4,2,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 523923  inst.: 124561665 (ipc=362.2) sim_rate=253174 (inst/sec) elapsed = 0:0:08:12 / Wed Feb 11 18:23:42 2015
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(3,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(4,7,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 524923  inst.: 124809409 (ipc=359.3) sim_rate=253163 (inst/sec) elapsed = 0:0:08:13 / Wed Feb 11 18:23:43 2015
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(2,1,0) tid=(60,0,0)
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(0,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(1,4,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 525923  inst.: 125116993 (ipc=358.1) sim_rate=253273 (inst/sec) elapsed = 0:0:08:14 / Wed Feb 11 18:23:44 2015
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(2,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(3,9,0) tid=(60,0,0)
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(1,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(0,1,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 526923  inst.: 125506241 (ipc=358.8) sim_rate=253547 (inst/sec) elapsed = 0:0:08:15 / Wed Feb 11 18:23:45 2015
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(3,4,0) tid=(156,0,0)
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(2,3,0) tid=(124,0,0)
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(3,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(0,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(2,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(2,2,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 527923  inst.: 126060737 (ipc=363.4) sim_rate=254154 (inst/sec) elapsed = 0:0:08:16 / Wed Feb 11 18:23:46 2015
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(1,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(4,4,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 528423  inst.: 126309249 (ipc=365.0) sim_rate=254143 (inst/sec) elapsed = 0:0:08:17 / Wed Feb 11 18:23:47 2015
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(1,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(1,5,0) tid=(60,0,0)
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(0,9,0) tid=(124,0,0)
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(4,2,0) tid=(124,0,0)
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(3,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(5,6,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 529423  inst.: 126926785 (ipc=370.7) sim_rate=254873 (inst/sec) elapsed = 0:0:08:18 / Wed Feb 11 18:23:48 2015
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(5,8,0) tid=(124,0,0)
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(2,4,0) tid=(188,0,0)
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(2,4,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 529923  inst.: 127227713 (ipc=373.3) sim_rate=254965 (inst/sec) elapsed = 0:0:08:19 / Wed Feb 11 18:23:49 2015
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(5,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(0,2,0) tid=(60,0,0)
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(3,1,0) tid=(92,0,0)
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(3,2,0) tid=(60,0,0)
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(3,1,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 530923  inst.: 127652353 (ipc=374.4) sim_rate=255304 (inst/sec) elapsed = 0:0:08:20 / Wed Feb 11 18:23:50 2015
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(0,2,0) tid=(188,0,0)
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(4,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(0,4,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 531923  inst.: 127985825 (ipc=373.5) sim_rate=255460 (inst/sec) elapsed = 0:0:08:21 / Wed Feb 11 18:23:51 2015
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(3,1,0) tid=(188,0,0)
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(1,7,0) tid=(60,0,0)
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(0,2,0) tid=(156,0,0)
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(1,7,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 532923  inst.: 128348033 (ipc=373.3) sim_rate=255673 (inst/sec) elapsed = 0:0:08:22 / Wed Feb 11 18:23:52 2015
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(2,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(2,5,0) tid=(60,0,0)
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 533923  inst.: 128753217 (ipc=374.0) sim_rate=255970 (inst/sec) elapsed = 0:0:08:23 / Wed Feb 11 18:23:53 2015
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(2,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(5,9,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 534923  inst.: 128987873 (ipc=371.2) sim_rate=255928 (inst/sec) elapsed = 0:0:08:24 / Wed Feb 11 18:23:54 2015
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(0,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(2,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(2,1,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 535923  inst.: 129293345 (ipc=369.9) sim_rate=256026 (inst/sec) elapsed = 0:0:08:25 / Wed Feb 11 18:23:55 2015
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(3,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(1,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(3,7,0) tid=(28,0,0)
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(5,3,0) tid=(188,0,0)
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(2,3,0) tid=(156,0,0)
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(3,9,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 536923  inst.: 129799617 (ipc=372.5) sim_rate=256520 (inst/sec) elapsed = 0:0:08:26 / Wed Feb 11 18:23:56 2015
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(0,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(0,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(0,9,0) tid=(60,0,0)
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(0,2,0) tid=(188,0,0)
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(0,3,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 537923  inst.: 130359713 (ipc=376.1) sim_rate=257119 (inst/sec) elapsed = 0:0:08:27 / Wed Feb 11 18:23:57 2015
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(0,9,0) tid=(188,0,0)
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(4,9,0) tid=(188,0,0)
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(3,4,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 538423  inst.: 130639681 (ipc=377.8) sim_rate=257164 (inst/sec) elapsed = 0:0:08:28 / Wed Feb 11 18:23:58 2015
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(5,9,0) tid=(92,0,0)
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(1,1,0) tid=(156,0,0)
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(3,5,0) tid=(60,0,0)
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(3,9,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 539423  inst.: 131179233 (ipc=380.8) sim_rate=257719 (inst/sec) elapsed = 0:0:08:29 / Wed Feb 11 18:23:59 2015
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(0,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(1,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(0,4,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 539923  inst.: 131398977 (ipc=381.3) sim_rate=257645 (inst/sec) elapsed = 0:0:08:30 / Wed Feb 11 18:24:00 2015
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(0,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(3,1,0) tid=(156,0,0)
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(4,3,0) tid=(188,0,0)
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(2,6,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 540923  inst.: 131826945 (ipc=382.2) sim_rate=257978 (inst/sec) elapsed = 0:0:08:31 / Wed Feb 11 18:24:01 2015
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(0,9,0) tid=(188,0,0)
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(1,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(0,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(3,8,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 541923  inst.: 132225089 (ipc=382.5) sim_rate=258252 (inst/sec) elapsed = 0:0:08:32 / Wed Feb 11 18:24:02 2015
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(0,7,0) tid=(188,0,0)
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(2,9,0) tid=(28,0,0)
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(0,1,0) tid=(60,0,0)
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(5,3,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 542923  inst.: 132608129 (ipc=382.5) sim_rate=258495 (inst/sec) elapsed = 0:0:08:33 / Wed Feb 11 18:24:03 2015
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(4,4,0) tid=(28,0,0)
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(4,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(0,5,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 543923  inst.: 132945441 (ipc=381.7) sim_rate=258648 (inst/sec) elapsed = 0:0:08:34 / Wed Feb 11 18:24:04 2015
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(0,1,0) tid=(60,0,0)
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(4,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(0,3,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 544923  inst.: 133228641 (ipc=380.0) sim_rate=258696 (inst/sec) elapsed = 0:0:08:35 / Wed Feb 11 18:24:05 2015
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(3,1,0) tid=(124,0,0)
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(0,7,0) tid=(124,0,0)
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(4,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(2,6,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 545923  inst.: 133563745 (ipc=379.3) sim_rate=258844 (inst/sec) elapsed = 0:0:08:36 / Wed Feb 11 18:24:06 2015
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(4,3,0) tid=(124,0,0)
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(5,1,0) tid=(60,0,0)
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(3,9,0) tid=(60,0,0)
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(0,6,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 546923  inst.: 134054081 (ipc=381.1) sim_rate=259292 (inst/sec) elapsed = 0:0:08:37 / Wed Feb 11 18:24:07 2015
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(5,9,0) tid=(124,0,0)
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(5,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(4,9,0) tid=(92,0,0)
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(3,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 547423  inst.: 134372833 (ipc=383.2) sim_rate=259407 (inst/sec) elapsed = 0:0:08:38 / Wed Feb 11 18:24:08 2015
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(4,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(4,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(4,9,0) tid=(188,0,0)
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(5,7,0) tid=(60,0,0)
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(5,8,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 548423  inst.: 134996321 (ipc=387.0) sim_rate=260108 (inst/sec) elapsed = 0:0:08:39 / Wed Feb 11 18:24:09 2015
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(0,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(5,9,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 548923  inst.: 135273185 (ipc=388.3) sim_rate=260140 (inst/sec) elapsed = 0:0:08:40 / Wed Feb 11 18:24:10 2015
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(3,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(3,5,0) tid=(28,0,0)
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(2,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 549923  inst.: 135610945 (ipc=387.5) sim_rate=260289 (inst/sec) elapsed = 0:0:08:41 / Wed Feb 11 18:24:11 2015
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(2,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(2,8,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 550923  inst.: 135827745 (ipc=384.9) sim_rate=260206 (inst/sec) elapsed = 0:0:08:42 / Wed Feb 11 18:24:12 2015
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(1,3,0) tid=(124,0,0)
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(2,5,0) tid=(156,0,0)
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(3,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(5,2,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 551923  inst.: 136176673 (ipc=384.4) sim_rate=260376 (inst/sec) elapsed = 0:0:08:43 / Wed Feb 11 18:24:13 2015
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(3,3,0) tid=(156,0,0)
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(5,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(4,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(0,6,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 552923  inst.: 136540129 (ipc=384.1) sim_rate=260572 (inst/sec) elapsed = 0:0:08:44 / Wed Feb 11 18:24:14 2015
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(3,6,0) tid=(28,0,0)
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(1,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(2,7,0) tid=(28,0,0)
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(4,6,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 553923  inst.: 136995009 (ipc=385.1) sim_rate=260942 (inst/sec) elapsed = 0:0:08:45 / Wed Feb 11 18:24:15 2015
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(2,2,0) tid=(188,0,0)
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(5,9,0) tid=(156,0,0)
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(0,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(3,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(2,1,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 554923  inst.: 137441857 (ipc=386.0) sim_rate=261296 (inst/sec) elapsed = 0:0:08:46 / Wed Feb 11 18:24:16 2015
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(2,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(4,9,0) tid=(124,0,0)
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(3,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(5,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(2,6,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 555923  inst.: 137977121 (ipc=388.1) sim_rate=261816 (inst/sec) elapsed = 0:0:08:47 / Wed Feb 11 18:24:17 2015
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(3,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(0,2,0) tid=(60,0,0)
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,1,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 556423  inst.: 138256513 (ipc=389.3) sim_rate=261849 (inst/sec) elapsed = 0:0:08:48 / Wed Feb 11 18:24:18 2015
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(3,5,0) tid=(28,0,0)
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(1,9,0) tid=(28,0,0)
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(3,1,0) tid=(156,0,0)
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(3,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(3,2,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 557423  inst.: 138814497 (ipc=391.6) sim_rate=262409 (inst/sec) elapsed = 0:0:08:49 / Wed Feb 11 18:24:19 2015
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(4,9,0) tid=(156,0,0)
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(0,3,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 557923  inst.: 139076193 (ipc=392.6) sim_rate=262407 (inst/sec) elapsed = 0:0:08:50 / Wed Feb 11 18:24:20 2015
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(5,8,0) tid=(124,0,0)
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(0,6,0) tid=(156,0,0)
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(5,4,0) tid=(28,0,0)
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(5,6,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 558923  inst.: 139409793 (ipc=391.8) sim_rate=262541 (inst/sec) elapsed = 0:0:08:51 / Wed Feb 11 18:24:21 2015
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(2,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(5,3,0) tid=(60,0,0)
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(1,1,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 559923  inst.: 139704897 (ipc=390.5) sim_rate=262603 (inst/sec) elapsed = 0:0:08:52 / Wed Feb 11 18:24:22 2015
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(0,7,0) tid=(156,0,0)
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(5,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(5,2,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 560923  inst.: 140041761 (ipc=389.7) sim_rate=262742 (inst/sec) elapsed = 0:0:08:53 / Wed Feb 11 18:24:23 2015
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(0,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(4,2,0) tid=(188,0,0)
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(3,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(1,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 561923  inst.: 140421153 (ipc=389.6) sim_rate=262960 (inst/sec) elapsed = 0:0:08:54 / Wed Feb 11 18:24:24 2015
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(4,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(5,6,0) tid=(156,0,0)
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(1,8,0) tid=(124,0,0)
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(0,1,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 562923  inst.: 140815457 (ipc=389.7) sim_rate=263206 (inst/sec) elapsed = 0:0:08:55 / Wed Feb 11 18:24:25 2015
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(5,4,0) tid=(92,0,0)
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(4,6,0) tid=(60,0,0)
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(3,1,0) tid=(92,0,0)
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(0,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(0,7,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 563923  inst.: 141315457 (ipc=391.1) sim_rate=263648 (inst/sec) elapsed = 0:0:08:56 / Wed Feb 11 18:24:26 2015
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(1,3,0) tid=(28,0,0)
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(1,2,0) tid=(124,0,0)
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(5,1,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 564423  inst.: 141609281 (ipc=392.3) sim_rate=263704 (inst/sec) elapsed = 0:0:08:57 / Wed Feb 11 18:24:27 2015
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(4,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(3,6,0) tid=(124,0,0)
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(5,8,0) tid=(28,0,0)
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(2,3,0) tid=(156,0,0)
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(0,4,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 565423  inst.: 142147329 (ipc=394.1) sim_rate=264214 (inst/sec) elapsed = 0:0:08:58 / Wed Feb 11 18:24:28 2015
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(4,9,0) tid=(92,0,0)
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(4,1,0) tid=(124,0,0)
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(3,7,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 565923  inst.: 142407585 (ipc=394.9) sim_rate=264207 (inst/sec) elapsed = 0:0:08:59 / Wed Feb 11 18:24:29 2015
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(3,2,0) tid=(92,0,0)
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(2,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(2,8,0) tid=(92,0,0)
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(2,6,0) tid=(60,0,0)
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(4,5,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 566923  inst.: 142914369 (ipc=396.3) sim_rate=264656 (inst/sec) elapsed = 0:0:09:00 / Wed Feb 11 18:24:30 2015
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(5,3,0) tid=(92,0,0)
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(4,7,0) tid=(28,0,0)
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(0,8,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 567923  inst.: 143255873 (ipc=395.6) sim_rate=264798 (inst/sec) elapsed = 0:0:09:01 / Wed Feb 11 18:24:31 2015
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(0,4,0) tid=(188,0,0)
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(2,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(5,6,0) tid=(156,0,0)
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(2,3,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 568923  inst.: 143582049 (ipc=394.8) sim_rate=264911 (inst/sec) elapsed = 0:0:09:02 / Wed Feb 11 18:24:32 2015
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(2,5,0) tid=(188,0,0)
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(0,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(4,6,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 569923  inst.: 143944449 (ipc=394.4) sim_rate=265091 (inst/sec) elapsed = 0:0:09:03 / Wed Feb 11 18:24:33 2015
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(4,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(1,5,0) tid=(92,0,0)
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(3,6,0) tid=(156,0,0)
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(0,4,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 570923  inst.: 144339329 (ipc=394.4) sim_rate=265329 (inst/sec) elapsed = 0:0:09:04 / Wed Feb 11 18:24:34 2015
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(4,1,0) tid=(28,0,0)
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(5,7,0) tid=(60,0,0)
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(1,1,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 571923  inst.: 144740097 (ipc=394.5) sim_rate=265578 (inst/sec) elapsed = 0:0:09:05 / Wed Feb 11 18:24:35 2015
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(5,5,0) tid=(188,0,0)
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(3,5,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 572423  inst.: 144926049 (ipc=394.4) sim_rate=265432 (inst/sec) elapsed = 0:0:09:06 / Wed Feb 11 18:24:36 2015
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(0,7,0) tid=(28,0,0)
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(5,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(5,7,0) tid=(92,0,0)
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(5,9,0) tid=(92,0,0)
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(5,6,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 573423  inst.: 145381281 (ipc=395.1) sim_rate=265779 (inst/sec) elapsed = 0:0:09:07 / Wed Feb 11 18:24:37 2015
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(0,9,0) tid=(28,0,0)
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(5,7,0) tid=(156,0,0)
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(0,4,0) tid=(124,0,0)
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(1,5,0) tid=(124,0,0)
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(0,7,0) tid=(124,0,0)
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(3,6,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 574423  inst.: 146020033 (ipc=397.8) sim_rate=266459 (inst/sec) elapsed = 0:0:09:08 / Wed Feb 11 18:24:38 2015
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(0,2,0) tid=(156,0,0)
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(4,2,0) tid=(188,0,0)
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(4,7,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 574923  inst.: 146274529 (ipc=398.4) sim_rate=266438 (inst/sec) elapsed = 0:0:09:09 / Wed Feb 11 18:24:39 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89504,485423), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(89505,485423)
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(2,8,0) tid=(124,0,0)
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(2,2,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (89853,485423), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(89854,485423)
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(1,10,0) tid=(124,0,0)
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(3,2,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90262,485423), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(90263,485423)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90352,485423), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90353,485423)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (90354,485423), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(90355,485423)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (90385,485423), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(90386,485423)
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(3,1,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 575923  inst.: 146761665 (ipc=399.4) sim_rate=266839 (inst/sec) elapsed = 0:0:09:10 / Wed Feb 11 18:24:40 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (90552,485423), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(90553,485423)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (90606,485423), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(90607,485423)
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(0,4,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (90664,485423), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(90665,485423)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90790,485423), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90791,485423)
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(5,8,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (90967,485423), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(90968,485423)
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(5,5,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 576423  inst.: 147021697 (ipc=400.1) sim_rate=266827 (inst/sec) elapsed = 0:0:09:11 / Wed Feb 11 18:24:41 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (91048,485423), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(91049,485423)
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(2,2,0) tid=(28,0,0)
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(2,1,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (91621,485423), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(91622,485423)
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(2,10,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 577423  inst.: 147364517 (ipc=399.4) sim_rate=266964 (inst/sec) elapsed = 0:0:09:12 / Wed Feb 11 18:24:42 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (92056,485423), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(92057,485423)
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(0,12,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (92145,485423), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(92146,485423)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (92256,485423), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(92257,485423)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (92429,485423), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(92430,485423)
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(4,8,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (92544,485423), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(92545,485423)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (92613,485423), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(92614,485423)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (92706,485423), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(92707,485423)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (92714,485423), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(92715,485423)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (92718,485423), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(92719,485423)
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(2,12,0) tid=(60,0,0)
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(3,7,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 578423  inst.: 147706065 (ipc=398.8) sim_rate=267099 (inst/sec) elapsed = 0:0:09:13 / Wed Feb 11 18:24:43 2015
GPGPU-Sim uArch: Shader 2 finished CTA #2 (93024,485423), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(93025,485423)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (93054,485423), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(93055,485423)
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(4,13,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93212,485423), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(93213,485423)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (93342,485423), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(93343,485423)
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(5,8,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (93466,485423), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(93467,485423)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (93484,485423), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(93485,485423)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93649,485423), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93650,485423)
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(3,13,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (93667,485423), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(93668,485423)
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(0,14,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 579423  inst.: 148160289 (ipc=399.4) sim_rate=267437 (inst/sec) elapsed = 0:0:09:14 / Wed Feb 11 18:24:44 2015
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(4,8,0) tid=(108,0,0)
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(1,9,0) tid=(52,0,0)
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(4,8,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 579923  inst.: 148408655 (ipc=399.9) sim_rate=267402 (inst/sec) elapsed = 0:0:09:15 / Wed Feb 11 18:24:45 2015
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (94742,485423), 3 CTAs running
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(4,9,0) tid=(73,0,0)
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(0,13,0) tid=(140,0,0)
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(0,9,0) tid=(43,0,0)
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(3,10,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (95445,485423), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 580923  inst.: 148922060 (ipc=401.1) sim_rate=267845 (inst/sec) elapsed = 0:0:09:16 / Wed Feb 11 18:24:46 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (95553,485423), 3 CTAs running
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(5,8,0) tid=(29,0,0)
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(5,3,0) tid=(115,0,0)
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(0,13,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (96314,485423), 3 CTAs running
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(5,2,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 581923  inst.: 149293431 (ipc=400.8) sim_rate=268031 (inst/sec) elapsed = 0:0:09:17 / Wed Feb 11 18:24:47 2015
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(2,11,0) tid=(155,0,0)
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(0,8,0) tid=(174,0,0)
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(2,9,0) tid=(150,0,0)
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(3,8,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 582923  inst.: 149690425 (ipc=400.8) sim_rate=268262 (inst/sec) elapsed = 0:0:09:18 / Wed Feb 11 18:24:48 2015
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(2,6,0) tid=(20,0,0)
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(2,14,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 583423  inst.: 149941250 (ipc=401.3) sim_rate=268231 (inst/sec) elapsed = 0:0:09:19 / Wed Feb 11 18:24:49 2015
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(5,4,0) tid=(39,0,0)
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(2,14,0) tid=(67,0,0)
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(1,13,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98493,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98526,485423), 1 CTAs running
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(2,13,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98778,485423), 2 CTAs running
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(3,11,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 584423  inst.: 150427199 (ipc=402.1) sim_rate=268619 (inst/sec) elapsed = 0:0:09:20 / Wed Feb 11 18:24:50 2015
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(2,3,0) tid=(43,0,0)
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(3,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(2,8,0) tid=(43,0,0)
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(2,8,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (99909,485423), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 585423  inst.: 150805887 (ipc=401.9) sim_rate=268816 (inst/sec) elapsed = 0:0:09:21 / Wed Feb 11 18:24:51 2015
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(1,11,0) tid=(107,0,0)
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(2,5,0) tid=(107,0,0)
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(1,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(4,9,0) tid=(171,0,0)
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(5,9,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 586423  inst.: 151241151 (ipc=402.2) sim_rate=269112 (inst/sec) elapsed = 0:0:09:22 / Wed Feb 11 18:24:52 2015
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(4,12,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (101349,485423), 2 CTAs running
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(2,9,0) tid=(43,0,0)
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(5,3,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (101601,485423), 3 CTAs running
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(1,13,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 587423  inst.: 151666495 (ipc=402.5) sim_rate=269389 (inst/sec) elapsed = 0:0:09:23 / Wed Feb 11 18:24:53 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102048,485423), 2 CTAs running
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(5,10,0) tid=(43,0,0)
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(5,3,0) tid=(139,0,0)
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(5,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(3,10,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 588423  inst.: 152074271 (ipc=402.5) sim_rate=269635 (inst/sec) elapsed = 0:0:09:24 / Wed Feb 11 18:24:54 2015
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(0,12,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (103075,485423), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103090,485423), 1 CTAs running
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(2,13,0) tid=(107,0,0)
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(4,10,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 588923  inst.: 152294271 (ipc=402.7) sim_rate=269547 (inst/sec) elapsed = 0:0:09:25 / Wed Feb 11 18:24:55 2015
GPGPU-Sim uArch: Shader 9 finished CTA #2 (103644,485423), 1 CTAs running
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(2,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(2,14,0) tid=(139,0,0)
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(3,8,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 589923  inst.: 152663327 (ipc=402.4) sim_rate=269723 (inst/sec) elapsed = 0:0:09:26 / Wed Feb 11 18:24:56 2015
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(2,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(0,9,0) tid=(43,0,0)
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(3,12,0) tid=(11,0,0)
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(1,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(5,7,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 591423  inst.: 153088415 (ipc=400.7) sim_rate=269997 (inst/sec) elapsed = 0:0:09:27 / Wed Feb 11 18:24:57 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (106096,485423), 1 CTAs running
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(2,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(5,14,0) tid=(43,0,0)
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(5,8,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 592423  inst.: 153444415 (ipc=400.3) sim_rate=270148 (inst/sec) elapsed = 0:0:09:28 / Wed Feb 11 18:24:58 2015
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(2,9,0) tid=(43,0,0)
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(0,8,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (107333,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(4,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(1,14,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 593423  inst.: 153784031 (ipc=399.7) sim_rate=270270 (inst/sec) elapsed = 0:0:09:29 / Wed Feb 11 18:24:59 2015
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(4,10,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (108346,485423), 3 CTAs running
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(2,9,0) tid=(75,0,0)
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(1,9,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 594423  inst.: 154134175 (ipc=399.3) sim_rate=270410 (inst/sec) elapsed = 0:0:09:30 / Wed Feb 11 18:25:00 2015
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(3,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(1,11,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (109601,485423), 3 CTAs running
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(3,10,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (109675,485423), 3 CTAs running
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(5,10,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 595423  inst.: 154485087 (ipc=398.8) sim_rate=270551 (inst/sec) elapsed = 0:0:09:31 / Wed Feb 11 18:25:01 2015
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(0,9,0) tid=(107,0,0)
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(4,11,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (110557,485423), 3 CTAs running
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(0,8,0) tid=(139,0,0)
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(2,11,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (111190,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(0,8,0) tid=(43,0,0)
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(5,9,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 596923  inst.: 155044895 (ipc=398.5) sim_rate=271057 (inst/sec) elapsed = 0:0:09:32 / Wed Feb 11 18:25:02 2015
GPGPU-Sim uArch: Shader 8 finished CTA #3 (111652,485423), 3 CTAs running
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(1,8,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (111830,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(4,14,0) tid=(107,0,0)
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(0,9,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 597923  inst.: 155367775 (ipc=397.8) sim_rate=271147 (inst/sec) elapsed = 0:0:09:33 / Wed Feb 11 18:25:03 2015
GPGPU-Sim uArch: Shader 6 finished CTA #3 (112565,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (112572,485423), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (112621,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(4,12,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (113003,485423), 3 CTAs running
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(4,14,0) tid=(11,0,0)
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(2,14,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 598923  inst.: 155654591 (ipc=396.8) sim_rate=271175 (inst/sec) elapsed = 0:0:09:34 / Wed Feb 11 18:25:04 2015
GPGPU-Sim uArch: Shader 10 finished CTA #3 (113678,485423), 3 CTAs running
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(3,14,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113940,485423), 3 CTAs running
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(0,11,0) tid=(139,0,0)
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(4,14,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (114546,485423), 3 CTAs running
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(2,10,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 600423  inst.: 156074879 (ipc=395.3) sim_rate=271434 (inst/sec) elapsed = 0:0:09:35 / Wed Feb 11 18:25:05 2015
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(2,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(2,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(2,13,0) tid=(11,0,0)
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(5,12,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 601923  inst.: 156423679 (ipc=393.2) sim_rate=271568 (inst/sec) elapsed = 0:0:09:36 / Wed Feb 11 18:25:06 2015
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(4,10,0) tid=(139,0,0)
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(4,10,0) tid=(75,0,0)
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(4,12,0) tid=(75,0,0)
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(0,12,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 603923  inst.: 156868447 (ipc=390.3) sim_rate=271869 (inst/sec) elapsed = 0:0:09:37 / Wed Feb 11 18:25:07 2015
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(1,12,0) tid=(75,0,0)
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(1,13,0) tid=(43,0,0)
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(3,10,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 604923  inst.: 157170271 (ipc=389.6) sim_rate=271920 (inst/sec) elapsed = 0:0:09:38 / Wed Feb 11 18:25:08 2015
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(0,10,0) tid=(139,0,0)
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(3,12,0) tid=(75,0,0)
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(5,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(0,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(1,13,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 606923  inst.: 157660607 (ipc=387.2) sim_rate=272298 (inst/sec) elapsed = 0:0:09:39 / Wed Feb 11 18:25:09 2015
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(5,14,0) tid=(43,0,0)
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(3,11,0) tid=(139,0,0)
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(1,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(3,12,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 608423  inst.: 158052895 (ipc=385.7) sim_rate=272504 (inst/sec) elapsed = 0:0:09:40 / Wed Feb 11 18:25:10 2015
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(0,13,0) tid=(43,0,0)
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(3,11,0) tid=(139,0,0)
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(0,11,0) tid=(139,0,0)
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(0,14,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 609923  inst.: 158435519 (ipc=384.1) sim_rate=272694 (inst/sec) elapsed = 0:0:09:41 / Wed Feb 11 18:25:11 2015
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(5,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(1,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(1,10,0) tid=(75,0,0)
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(3,10,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 611423  inst.: 158823967 (ipc=382.6) sim_rate=272893 (inst/sec) elapsed = 0:0:09:42 / Wed Feb 11 18:25:12 2015
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(0,11,0) tid=(11,0,0)
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(5,13,0) tid=(107,0,0)
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(4,14,0) tid=(43,0,0)
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(0,10,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 612423  inst.: 159142463 (ipc=382.1) sim_rate=272971 (inst/sec) elapsed = 0:0:09:43 / Wed Feb 11 18:25:13 2015
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(5,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(2,12,0) tid=(11,0,0)
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(1,13,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 613923  inst.: 159529951 (ipc=380.7) sim_rate=273167 (inst/sec) elapsed = 0:0:09:44 / Wed Feb 11 18:25:14 2015
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(1,10,0) tid=(107,0,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(5,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(1,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(1,12,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 615423  inst.: 159905023 (ipc=379.1) sim_rate=273341 (inst/sec) elapsed = 0:0:09:45 / Wed Feb 11 18:25:15 2015
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(0,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(0,10,0) tid=(43,0,0)
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(0,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(4,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(4,10,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 616923  inst.: 160338207 (ipc=378.1) sim_rate=273614 (inst/sec) elapsed = 0:0:09:46 / Wed Feb 11 18:25:16 2015
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(2,10,0) tid=(43,0,0)
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(0,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(3,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(4,11,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 618423  inst.: 160713055 (ipc=376.7) sim_rate=273787 (inst/sec) elapsed = 0:0:09:47 / Wed Feb 11 18:25:17 2015
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(0,11,0) tid=(139,0,0)
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(0,12,0) tid=(171,0,0)
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(3,10,0) tid=(75,0,0)
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(5,14,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 619923  inst.: 161110303 (ipc=375.4) sim_rate=273997 (inst/sec) elapsed = 0:0:09:48 / Wed Feb 11 18:25:18 2015
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(5,14,0) tid=(107,0,0)
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(1,10,0) tid=(171,0,0)
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(5,12,0) tid=(107,0,0)
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(3,13,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 621423  inst.: 161485407 (ipc=374.0) sim_rate=274168 (inst/sec) elapsed = 0:0:09:49 / Wed Feb 11 18:25:19 2015
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(4,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(0,11,0) tid=(11,0,0)
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(3,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(0,12,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 622923  inst.: 161911007 (ipc=373.1) sim_rate=274425 (inst/sec) elapsed = 0:0:09:50 / Wed Feb 11 18:25:20 2015
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(0,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(0,13,0) tid=(107,0,0)
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(1,11,0) tid=(11,0,0)
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(1,11,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 624423  inst.: 162322783 (ipc=372.0) sim_rate=274657 (inst/sec) elapsed = 0:0:09:51 / Wed Feb 11 18:25:21 2015
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(2,12,0) tid=(171,0,0)
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(4,13,0) tid=(139,0,0)
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(2,14,0) tid=(171,0,0)
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(1,14,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 625923  inst.: 162651807 (ipc=370.4) sim_rate=274749 (inst/sec) elapsed = 0:0:09:52 / Wed Feb 11 18:25:22 2015
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(3,12,0) tid=(11,0,0)
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(5,10,0) tid=(139,0,0)
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(0,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(0,14,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 627423  inst.: 163080479 (ipc=369.5) sim_rate=275009 (inst/sec) elapsed = 0:0:09:53 / Wed Feb 11 18:25:23 2015
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(3,10,0) tid=(43,0,0)
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(0,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(2,14,0) tid=(11,0,0)
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(4,10,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 628923  inst.: 163437311 (ipc=368.1) sim_rate=275146 (inst/sec) elapsed = 0:0:09:54 / Wed Feb 11 18:25:24 2015
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(5,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(0,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(3,11,0) tid=(107,0,0)
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(3,13,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 630423  inst.: 163821055 (ipc=366.9) sim_rate=275329 (inst/sec) elapsed = 0:0:09:55 / Wed Feb 11 18:25:25 2015
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(1,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(3,11,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 631423  inst.: 164100159 (ipc=366.3) sim_rate=275335 (inst/sec) elapsed = 0:0:09:56 / Wed Feb 11 18:25:26 2015
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(3,10,0) tid=(139,0,0)
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(4,12,0) tid=(107,0,0)
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(1,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(4,11,0) tid=(107,0,0)
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(5,14,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 632923  inst.: 164493407 (ipc=365.3) sim_rate=275533 (inst/sec) elapsed = 0:0:09:57 / Wed Feb 11 18:25:27 2015
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(1,10,0) tid=(75,0,0)
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(5,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(0,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(3,10,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 634423  inst.: 164886015 (ipc=364.2) sim_rate=275729 (inst/sec) elapsed = 0:0:09:58 / Wed Feb 11 18:25:28 2015
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(4,12,0) tid=(139,0,0)
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(1,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(5,10,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 635923  inst.: 165227487 (ipc=362.9) sim_rate=275838 (inst/sec) elapsed = 0:0:09:59 / Wed Feb 11 18:25:29 2015
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(0,13,0) tid=(171,0,0)
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(1,13,0) tid=(75,0,0)
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(1,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(4,11,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 637423  inst.: 165643839 (ipc=362.0) sim_rate=276073 (inst/sec) elapsed = 0:0:10:00 / Wed Feb 11 18:25:30 2015
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(5,10,0) tid=(171,0,0)
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(4,12,0) tid=(107,0,0)
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(3,10,0) tid=(171,0,0)
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(0,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(4,10,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 638923  inst.: 166076223 (ipc=361.3) sim_rate=276333 (inst/sec) elapsed = 0:0:10:01 / Wed Feb 11 18:25:31 2015
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(1,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(2,13,0) tid=(171,0,0)
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(4,10,0) tid=(139,0,0)
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(3,12,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 640423  inst.: 166440095 (ipc=360.2) sim_rate=276478 (inst/sec) elapsed = 0:0:10:02 / Wed Feb 11 18:25:32 2015
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(2,11,0) tid=(171,0,0)
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(0,12,0) tid=(11,0,0)
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(2,13,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 641923  inst.: 166821535 (ipc=359.1) sim_rate=276652 (inst/sec) elapsed = 0:0:10:03 / Wed Feb 11 18:25:33 2015
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(2,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(0,12,0) tid=(43,0,0)
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(3,13,0) tid=(43,0,0)
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(2,11,0) tid=(107,0,0)
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(2,12,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 643423  inst.: 167229343 (ipc=358.3) sim_rate=276869 (inst/sec) elapsed = 0:0:10:04 / Wed Feb 11 18:25:34 2015
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(4,13,0) tid=(139,0,0)
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(1,11,0) tid=(75,0,0)
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(2,10,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 644923  inst.: 167613279 (ipc=357.4) sim_rate=277046 (inst/sec) elapsed = 0:0:10:05 / Wed Feb 11 18:25:35 2015
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(2,13,0) tid=(107,0,0)
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(3,13,0) tid=(43,0,0)
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(2,11,0) tid=(43,0,0)
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(3,13,0) tid=(43,0,0)
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(1,12,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 646423  inst.: 168011423 (ipc=356.5) sim_rate=277246 (inst/sec) elapsed = 0:0:10:06 / Wed Feb 11 18:25:36 2015
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(5,14,0) tid=(139,0,0)
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(2,13,0) tid=(171,0,0)
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(1,12,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (162300,485423), 2 CTAs running
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(5,11,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 647923  inst.: 168431039 (ipc=355.8) sim_rate=277481 (inst/sec) elapsed = 0:0:10:07 / Wed Feb 11 18:25:37 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (162730,485423), 1 CTAs running
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(4,13,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (162754,485423), 2 CTAs running
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(4,11,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (163163,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (163180,485423), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (163476,485423), 1 CTAs running
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(5,14,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (163622,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (163716,485423), 1 CTAs running
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(3,11,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 649423  inst.: 168785951 (ipc=354.7) sim_rate=277608 (inst/sec) elapsed = 0:0:10:08 / Wed Feb 11 18:25:38 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (164188,485423), 2 CTAs running
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(4,13,0) tid=(171,0,0)
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(4,14,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (164976,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (165184,485423), 1 CTAs running
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(0,12,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 651423  inst.: 169148191 (ipc=352.6) sim_rate=277747 (inst/sec) elapsed = 0:0:10:09 / Wed Feb 11 18:25:39 2015
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(3,10,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (166288,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (166336,485423), 1 CTAs running
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(3,14,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (166724,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (166935,485423), 1 CTAs running
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(2,13,0) tid=(139,0,0)
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,14,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 653423  inst.: 169479039 (ipc=350.4) sim_rate=277834 (inst/sec) elapsed = 0:0:10:10 / Wed Feb 11 18:25:40 2015
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(5,11,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (168606,485423), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (168882,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (169106,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(3,14,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169261,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (169555,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (169791,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(2,14,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 655923  inst.: 169740959 (ipc=346.8) sim_rate=277808 (inst/sec) elapsed = 0:0:10:11 / Wed Feb 11 18:25:41 2015
GPGPU-Sim uArch: Shader 2 finished CTA #2 (170741,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (171610,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(3,14,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (172215,485423), 1 CTAs running
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(2,14,0) tid=(139,0,0)
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(5,14,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 660923  inst.: 170007007 (ipc=338.4) sim_rate=277789 (inst/sec) elapsed = 0:0:10:12 / Wed Feb 11 18:25:42 2015
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(5,14,0) tid=(107,0,0)
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(1,14,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 665923  inst.: 170209791 (ipc=330.2) sim_rate=277666 (inst/sec) elapsed = 0:0:10:13 / Wed Feb 11 18:25:43 2015
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(5,14,0) tid=(139,0,0)
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(3,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(5,14,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 671423  inst.: 170472831 (ipc=321.8) sim_rate=277643 (inst/sec) elapsed = 0:0:10:14 / Wed Feb 11 18:25:44 2015
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(3,14,0) tid=(107,0,0)
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(3,14,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 676423  inst.: 170664159 (ipc=314.4) sim_rate=277502 (inst/sec) elapsed = 0:0:10:15 / Wed Feb 11 18:25:45 2015
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(0,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(1,14,0) tid=(75,0,0)
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(4,14,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 681423  inst.: 170909119 (ipc=307.6) sim_rate=277449 (inst/sec) elapsed = 0:0:10:16 / Wed Feb 11 18:25:46 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (197305,485423), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (197319,485423), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (197330,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(2,14,0) tid=(171,0,0)
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(1,14,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (202379,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 687923  inst.: 171112543 (ipc=298.7) sim_rate=277329 (inst/sec) elapsed = 0:0:10:17 / Wed Feb 11 18:25:47 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (203486,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (203968,485423), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' finished on shader 10.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 203969
gpu_sim_insn = 60525592
gpu_ipc =     296.7392
gpu_tot_sim_cycle = 689392
gpu_tot_sim_insn = 171141375
gpu_tot_ipc =     248.2497
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 715458
gpu_stall_icnt2sh    = 659244
gpu_total_sim_rate=277376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2995446
	L1I_total_cache_misses = 202504
	L1I_total_cache_miss_rate = 0.0676
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 410123
L1D_cache:
	L1D_cache_core[0]: Access = 30860, Miss = 27056, Miss_rate = 0.877, Pending_hits = 2876, Reservation_fails = 230781
	L1D_cache_core[1]: Access = 36510, Miss = 32576, Miss_rate = 0.892, Pending_hits = 3028, Reservation_fails = 247005
	L1D_cache_core[2]: Access = 32129, Miss = 28779, Miss_rate = 0.896, Pending_hits = 2541, Reservation_fails = 239544
	L1D_cache_core[3]: Access = 31734, Miss = 28340, Miss_rate = 0.893, Pending_hits = 2598, Reservation_fails = 230069
	L1D_cache_core[4]: Access = 37117, Miss = 34416, Miss_rate = 0.927, Pending_hits = 1780, Reservation_fails = 260075
	L1D_cache_core[5]: Access = 32083, Miss = 28823, Miss_rate = 0.898, Pending_hits = 2531, Reservation_fails = 211696
	L1D_cache_core[6]: Access = 31142, Miss = 27839, Miss_rate = 0.894, Pending_hits = 2464, Reservation_fails = 220397
	L1D_cache_core[7]: Access = 36038, Miss = 31064, Miss_rate = 0.862, Pending_hits = 3851, Reservation_fails = 234366
	L1D_cache_core[8]: Access = 32468, Miss = 28403, Miss_rate = 0.875, Pending_hits = 3159, Reservation_fails = 217011
	L1D_cache_core[9]: Access = 29622, Miss = 26215, Miss_rate = 0.885, Pending_hits = 2707, Reservation_fails = 208037
	L1D_cache_core[10]: Access = 35643, Miss = 32061, Miss_rate = 0.900, Pending_hits = 2684, Reservation_fails = 238797
	L1D_cache_core[11]: Access = 31646, Miss = 27982, Miss_rate = 0.884, Pending_hits = 2831, Reservation_fails = 212775
	L1D_cache_core[12]: Access = 31598, Miss = 27912, Miss_rate = 0.883, Pending_hits = 2932, Reservation_fails = 223010
	L1D_cache_core[13]: Access = 36320, Miss = 33166, Miss_rate = 0.913, Pending_hits = 2270, Reservation_fails = 244702
	L1D_cache_core[14]: Access = 31374, Miss = 27738, Miss_rate = 0.884, Pending_hits = 2908, Reservation_fails = 209046
	L1D_total_cache_accesses = 496284
	L1D_total_cache_misses = 442370
	L1D_total_cache_miss_rate = 0.8914
	L1D_total_cache_pending_hits = 41160
	L1D_total_cache_reservation_fails = 3427311
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1308926
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 318
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 253600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2116780
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 651
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2792942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 202504
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410123
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
17291, 16427, 16571, 16484, 13710, 12873, 14617, 14617, 15935, 15101, 11479, 11504, 14104, 14104, 13771, 13743, 10053, 10078, 9658, 9658, 9712, 9692, 6881, 6898, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 177108608
gpgpu_n_tot_w_icount = 5534644
gpgpu_n_stall_shd_mem = 4021531
gpgpu_n_mem_read_local = 390
gpgpu_n_mem_write_local = 261
gpgpu_n_mem_read_global = 188119
gpgpu_n_mem_write_global = 253884
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5569596
gpgpu_n_store_insn = 5860352
gpgpu_n_shmem_insn = 24441472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 457288
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3564243
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5440085	W0_Idle:2405154	W0_Scoreboard:4052289	W1:42900	W2:3138	W3:96	W4:610	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:5460	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1778	W29:128	W30:1076	W31:6120	W32:5473338
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1504952 {8:188119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27752192 {40:67408,72:4160,136:182032,}
traffic_breakdown_coretomem[INST_ACC_R] = 258704 {8:32338,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 38624 {136:284,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 35496 {136:261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25584184 {136:188119,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2028800 {8:253600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4397968 {136:32338,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2088 {8:261,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 446 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 657638 
mrq_lat_table:171111 	10319 	14723 	26943 	73433 	86729 	86972 	57032 	9734 	957 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105567 	187398 	139860 	9517 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	153345 	43365 	61693 	105245 	55348 	53376 	2620 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59669 	77069 	42843 	8673 	255 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	54447 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	378 	574 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     14384     20584     25447      9904     13757     20352     11757     12710     15255     17535 
dram[1]:     23066     23471     24785     18493     14488     14886     19528     28172     25409     19175     13744     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     11819     15748     17875     13366     11755     29750     12262     21164     20471     13096     11062     26964     11172 
dram[3]:     23338     22021     13275      8110     21744     18388     22763     12231     29234     25927     23679     13516     23660     22180     10716     18035 
dram[4]:     24481     23250     13619      8748     18552     18657     13641     11877     12151     19043     20045     24234     11730     12401     21311     17290 
dram[5]:     22257     23219     12319      9437     18290     21278     20638     12142     20263     23617     25445     13759     12028     23043     17955     10713 
average row accesses per activate:
dram[0]:  3.546213  3.851903  3.625385  4.057437  3.561740  4.115385  3.819473  4.249201  3.600872  3.951237  3.831468  4.128713  3.832791  4.104634  3.637206  4.119525 
dram[1]:  3.469560  3.767963  3.517946  3.668404  3.492198  3.802408  3.715659  3.844256  3.513836  3.637312  3.590470  3.937191  3.566394  3.717477  3.571787  3.606962 
dram[2]:  3.812500  3.647887  3.956707  3.764593  4.034589  3.628906  4.062016  4.001411  3.766297  3.763434  4.146789  3.984900  4.073801  3.898608  4.122847  3.751588 
dram[3]:  3.584953  3.454491  3.622690  3.683258  3.613163  3.571902  3.761608  3.675272  3.602837  3.588120  4.001430  3.638145  3.681226  3.622919  3.559975  3.645927 
dram[4]:  3.646023  3.966381  3.591076  4.034808  3.644444  4.082812  3.847241  4.166011  3.560148  3.881799  3.835870  4.126900  3.847105  4.042710  3.640221  4.023324 
dram[5]:  3.505754  3.692557  3.607393  3.695906  3.578073  3.717949  3.589508  3.836491  3.533460  3.671123  3.651803  3.904196  3.603195  3.748840  3.534611  3.612245 
average row locality = 538058/143340 = 3.753718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3294      3192      3277      3165      3072      3005      3142      3057      3156      3050      3171      3061      3182      3059      3166      3087 
dram[1]:      3253      3235      3226      3210      3049      3023      3054      3103      3101      3104      3093      3110      3120      3139      3142      3140 
dram[2]:      3180      3318      3193      3274      3012      3072      3006      3153      3055      3145      3062      3180      3089      3165      3060      3183 
dram[3]:      3233      3243      3228      3228      3035      3047      3074      3057      3099      3059      3114      3098      3127      3110      3095      3132 
dram[4]:      3333      3178      3280      3193      3082      2992      3177      3046      3154      3007      3157      3077      3190      3057      3188      3076 
dram[5]:      3278      3229      3209      3242      3053      3013      3095      3109      3103      3048      3094      3114      3111      3125      3154      3113 
total reads: 300641
bank skew: 3333/2992 = 1.11
chip skew: 50187/49979 = 1.00
number of total write accesses:
dram[0]:      2653      2374      2607      2345      2495      2238      2507      2263      2627      2379      2649      2360      2709      2433      2719      2462 
dram[1]:      2503      2481      2459      2421      2322      2346      2356      2352      2486      2472      2483      2469      2547      2519      2555      2559 
dram[2]:      2371      2639      2382      2595      2237      2502      2234      2517      2376      2598      2362      2626      2431      2718      2444      2722 
dram[3]:      2485      2488      2456      2470      2345      2343      2354      2353      2489      2438      2484      2472      2520      2549      2544      2552 
dram[4]:      2672      2367      2595      2371      2494      2234      2540      2249      2617      2346      2639      2354      2723      2433      2731      2444 
dram[5]:      2510      2476      2451      2446      2332      2352      2379      2358      2494      2444      2475      2469      2528      2532      2565      2551 
total reads: 237417
bank skew: 2731/2234 = 1.22
chip skew: 39820/39330 = 1.01
average mf latency per bank:
dram[0]:        365       357       370       368       377       367       384       375       367       364       361       360       366       365       363       358
dram[1]:        347       332       347       341       353       344       362       348       350       340       346       333       341       336       337       334
dram[2]:        396       398       405       407       410       446       424       420       407       407       401       396       402       399       399       398
dram[3]:        349       364       354       372       361       367       368       382       355       369       350       360       351       360       353       356
dram[4]:        379       371       377       383       391       381       390       396       385       373       375       373       383       368       378       367
dram[5]:        346       333       347       342       350       343       354       351       350       337       336       334       344       328       343       332
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689264 n_act=23323 n_pre=23307 n_req=89956 n_rd=100272 n_write=73827 bw_util=0.3826
n_activity=645692 dram_eff=0.5393
bk0: 6588a 703746i bk1: 6384a 709675i bk2: 6554a 702668i bk3: 6330a 712762i bk4: 6144a 709538i bk5: 6010a 722027i bk6: 6284a 698060i bk7: 6114a 709750i bk8: 6312a 709913i bk9: 6100a 722417i bk10: 6342a 709325i bk11: 6122a 716865i bk12: 6364a 692817i bk13: 6118a 701602i bk14: 6332a 692972i bk15: 6174a 701208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.85526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689693 n_act=24531 n_pre=24515 n_req=89432 n_rd=100204 n_write=71050 bw_util=0.3764
n_activity=647091 dram_eff=0.5293
bk0: 6506a 708859i bk1: 6470a 708041i bk2: 6452a 710274i bk3: 6420a 710755i bk4: 6098a 717717i bk5: 6046a 716809i bk6: 6108a 707571i bk7: 6206a 707622i bk8: 6202a 714743i bk9: 6208a 718335i bk10: 6186a 714645i bk11: 6220a 716614i bk12: 6240a 699478i bk13: 6278a 699650i bk14: 6284a 697388i bk15: 6280a 696882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.42117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689742 n_act=23107 n_pre=23091 n_req=89901 n_rd=100294 n_write=73759 bw_util=0.3825
n_activity=644907 dram_eff=0.5398
bk0: 6360a 716194i bk1: 6636a 700757i bk2: 6386a 715567i bk3: 6548a 703311i bk4: 6024a 725333i bk5: 6144a 708635i bk6: 6012a 712674i bk7: 6306a 697641i bk8: 6110a 723244i bk9: 6290a 707828i bk10: 6124a 722976i bk11: 6360a 707327i bk12: 6178a 708752i bk13: 6330a 695601i bk14: 6120a 706146i bk15: 6366a 687291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689841 n_act=24535 n_pre=24519 n_req=89321 n_rd=99958 n_write=71140 bw_util=0.376
n_activity=645983 dram_eff=0.5297
bk0: 6466a 711583i bk1: 6486a 707941i bk2: 6456a 712939i bk3: 6456a 708375i bk4: 6070a 719784i bk5: 6094a 717236i bk6: 6148a 709546i bk7: 6114a 704544i bk8: 6198a 720109i bk9: 6118a 715560i bk10: 6228a 717833i bk11: 6196a 713837i bk12: 6254a 708555i bk13: 6220a 701077i bk14: 6190a 701187i bk15: 6264a 695155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689113 n_act=23347 n_pre=23331 n_req=89996 n_rd=100374 n_write=73828 bw_util=0.3829
n_activity=647763 dram_eff=0.5379
bk0: 6666a 701586i bk1: 6356a 713309i bk2: 6560a 708984i bk3: 6386a 711293i bk4: 6164a 713316i bk5: 5984a 721435i bk6: 6354a 698647i bk7: 6092a 709491i bk8: 6308a 712838i bk9: 6014a 722650i bk10: 6314a 708242i bk11: 6154a 715270i bk12: 6380a 694267i bk13: 6114a 705258i bk14: 6376a 689710i bk15: 6152a 699716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.86779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909993 n_nop=689654 n_act=24497 n_pre=24481 n_req=89452 n_rd=100180 n_write=71181 bw_util=0.3766
n_activity=647767 dram_eff=0.5291
bk0: 6556a 709874i bk1: 6458a 709467i bk2: 6418a 712098i bk3: 6484a 711237i bk4: 6106a 717445i bk5: 6026a 716680i bk6: 6190a 707155i bk7: 6218a 707952i bk8: 6206a 718760i bk9: 6096a 719465i bk10: 6188a 718391i bk11: 6228a 714444i bk12: 6222a 704804i bk13: 6250a 704792i bk14: 6308a 696230i bk15: 6226a 696803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.41543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40793, Miss = 25460, Miss_rate = 0.624, Pending_hits = 1782, Reservation_fails = 2668
L2_cache_bank[1]: Access = 37943, Miss = 24676, Miss_rate = 0.650, Pending_hits = 1765, Reservation_fails = 3859
L2_cache_bank[2]: Access = 40581, Miss = 25038, Miss_rate = 0.617, Pending_hits = 1562, Reservation_fails = 3024
L2_cache_bank[3]: Access = 38975, Miss = 25064, Miss_rate = 0.643, Pending_hits = 1394, Reservation_fails = 2387
L2_cache_bank[4]: Access = 37770, Miss = 24657, Miss_rate = 0.653, Pending_hits = 1724, Reservation_fails = 2713
L2_cache_bank[5]: Access = 41615, Miss = 25490, Miss_rate = 0.613, Pending_hits = 1772, Reservation_fails = 3924
L2_cache_bank[6]: Access = 38949, Miss = 25005, Miss_rate = 0.642, Pending_hits = 1457, Reservation_fails = 2969
L2_cache_bank[7]: Access = 39985, Miss = 24974, Miss_rate = 0.625, Pending_hits = 1537, Reservation_fails = 2095
L2_cache_bank[8]: Access = 40924, Miss = 25561, Miss_rate = 0.625, Pending_hits = 1809, Reservation_fails = 4080
L2_cache_bank[9]: Access = 37884, Miss = 24626, Miss_rate = 0.650, Pending_hits = 1759, Reservation_fails = 3736
L2_cache_bank[10]: Access = 40725, Miss = 25097, Miss_rate = 0.616, Pending_hits = 1530, Reservation_fails = 2844
L2_cache_bank[11]: Access = 38848, Miss = 24993, Miss_rate = 0.643, Pending_hits = 1457, Reservation_fails = 2329
L2_total_cache_accesses = 474992
L2_total_cache_misses = 300641
L2_total_cache_miss_rate = 0.6329
L2_total_cache_pending_hits = 19548
L2_total_cache_reservation_fails = 36628
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 119580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6398
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 339
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4485
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 25
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 236
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29948
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1550
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 840
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25736
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=1358096
icnt_total_pkts_simt_to_mem=1281028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.3504
	minimum = 6
	maximum = 422
Network latency average = 16.9825
	minimum = 6
	maximum = 408
Slowest packet = 659423
Flit latency average = 15.5085
	minimum = 6
	maximum = 367
Slowest flit = 1871469
Fragmentation average = 0.0591181
	minimum = 0
	maximum = 276
Injected packet rate average = 0.0562024
	minimum = 0.0350053 (at node 12)
	maximum = 0.0665787 (at node 15)
Accepted packet rate average = 0.0562024
	minimum = 0.0349857 (at node 12)
	maximum = 0.0665886 (at node 15)
Injected flit rate average = 0.151913
	minimum = 0.0760312 (at node 12)
	maximum = 0.215042 (at node 17)
Accepted flit rate average= 0.151913
	minimum = 0.112801 (at node 12)
	maximum = 0.19424 (at node 2)
Injected packet length average = 2.70297
Accepted packet length average = 2.70297
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1773 (5 samples)
	minimum = 6 (5 samples)
	maximum = 471.2 (5 samples)
Network latency average = 18.745 (5 samples)
	minimum = 6 (5 samples)
	maximum = 445.4 (5 samples)
Flit latency average = 17.8159 (5 samples)
	minimum = 6 (5 samples)
	maximum = 435.4 (5 samples)
Fragmentation average = 0.187669 (5 samples)
	minimum = 0 (5 samples)
	maximum = 266.6 (5 samples)
Injected packet rate average = 0.0439942 (5 samples)
	minimum = 0.0305184 (5 samples)
	maximum = 0.0535352 (5 samples)
Accepted packet rate average = 0.0439942 (5 samples)
	minimum = 0.030488 (5 samples)
	maximum = 0.0536342 (5 samples)
Injected flit rate average = 0.121973 (5 samples)
	minimum = 0.0677887 (5 samples)
	maximum = 0.170731 (5 samples)
Accepted flit rate average = 0.121973 (5 samples)
	minimum = 0.0828341 (5 samples)
	maximum = 0.167317 (5 samples)
Injected packet size average = 2.77248 (5 samples)
Accepted packet size average = 2.77248 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 17 sec (617 sec)
gpgpu_simulation_rate = 277376 (inst/sec)
gpgpu_simulation_rate = 1117 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 5 , gx = 4 , gy = 13 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,13,1) blockDim = (128,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,689392)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,689392)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,689392)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,689392)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,689392)
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(1,1,0) tid=(43,0,0)
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(0,9,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 690892  inst.: 171359231 (ipc=145.2) sim_rate=277280 (inst/sec) elapsed = 0:0:10:18 / Wed Feb 11 18:25:48 2015
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(1,6,0) tid=(107,0,0)
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(3,2,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 692392  inst.: 171559257 (ipc=139.3) sim_rate=277155 (inst/sec) elapsed = 0:0:10:19 / Wed Feb 11 18:25:49 2015
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(2,3,0) tid=(39,0,0)
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(2,6,0) tid=(39,0,0)
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(0,12,0) tid=(72,0,0)
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 693892  inst.: 171950049 (ipc=179.7) sim_rate=277338 (inst/sec) elapsed = 0:0:10:20 / Wed Feb 11 18:25:50 2015
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(0,4,0) tid=(29,0,0)
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(2,4,0) tid=(78,0,0)
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(1,8,0) tid=(84,0,0)
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(3,3,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 695392  inst.: 172285246 (ipc=190.6) sim_rate=277431 (inst/sec) elapsed = 0:0:10:21 / Wed Feb 11 18:25:51 2015
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(2,9,0) tid=(76,0,0)
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(2,7,0) tid=(23,0,0)
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(1,4,0) tid=(107,0,0)
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(2,10,0) tid=(55,0,0)
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(3,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 696892  inst.: 172757418 (ipc=215.5) sim_rate=277745 (inst/sec) elapsed = 0:0:10:22 / Wed Feb 11 18:25:52 2015
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(3,4,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 698892  inst.: 172849434 (ipc=179.8) sim_rate=277446 (inst/sec) elapsed = 0:0:10:23 / Wed Feb 11 18:25:53 2015
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(3,11,0) tid=(127,0,0)
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(3,11,0) tid=(79,0,0)
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(2,12,0) tid=(84,0,0)
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 700892  inst.: 173297097 (ipc=187.5) sim_rate=277719 (inst/sec) elapsed = 0:0:10:24 / Wed Feb 11 18:25:54 2015
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(0,7,0) tid=(26,0,0)
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(2,2,0) tid=(104,0,0)
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(3,5,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 702392  inst.: 173571042 (ipc=186.9) sim_rate=277713 (inst/sec) elapsed = 0:0:10:25 / Wed Feb 11 18:25:55 2015
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(1,8,0) tid=(114,0,0)
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(2,7,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 704392  inst.: 173804489 (ipc=177.5) sim_rate=277642 (inst/sec) elapsed = 0:0:10:26 / Wed Feb 11 18:25:56 2015
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(1,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(0,3,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 705892  inst.: 173990522 (ipc=172.7) sim_rate=277496 (inst/sec) elapsed = 0:0:10:27 / Wed Feb 11 18:25:57 2015
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(3,11,0) tid=(119,0,0)
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(2,5,0) tid=(55,0,0)
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(3,1,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 706892  inst.: 174315638 (ipc=181.4) sim_rate=277572 (inst/sec) elapsed = 0:0:10:28 / Wed Feb 11 18:25:58 2015
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(1,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(1,9,0) tid=(94,0,0)
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(3,12,0) tid=(13,0,0)
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 708892  inst.: 174632706 (ipc=179.0) sim_rate=277635 (inst/sec) elapsed = 0:0:10:29 / Wed Feb 11 18:25:59 2015
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(2,4,0) tid=(44,0,0)
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(2,1,0) tid=(116,0,0)
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(1,10,0) tid=(20,0,0)
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(3,5,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 710392  inst.: 175114437 (ipc=189.2) sim_rate=277959 (inst/sec) elapsed = 0:0:10:30 / Wed Feb 11 18:26:00 2015
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(1,8,0) tid=(103,0,0)
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(0,5,0) tid=(99,0,0)
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(0,5,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 711892  inst.: 175423343 (ipc=190.3) sim_rate=278008 (inst/sec) elapsed = 0:0:10:31 / Wed Feb 11 18:26:01 2015
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(3,3,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 713392  inst.: 175672125 (ipc=188.8) sim_rate=277962 (inst/sec) elapsed = 0:0:10:32 / Wed Feb 11 18:26:02 2015
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(2,6,0) tid=(84,0,0)
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(3,10,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 714392  inst.: 175886282 (ipc=189.8) sim_rate=277861 (inst/sec) elapsed = 0:0:10:33 / Wed Feb 11 18:26:03 2015
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(3,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(3,9,0) tid=(55,0,0)
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(0,4,0) tid=(65,0,0)
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(0,1,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 715892  inst.: 176238530 (ipc=192.3) sim_rate=277978 (inst/sec) elapsed = 0:0:10:34 / Wed Feb 11 18:26:04 2015
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(3,12,0) tid=(21,0,0)
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(1,2,0) tid=(99,0,0)
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(1,4,0) tid=(71,0,0)
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(1,9,0) tid=(66,0,0)
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(1,9,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 717892  inst.: 176710106 (ipc=195.4) sim_rate=278283 (inst/sec) elapsed = 0:0:10:35 / Wed Feb 11 18:26:05 2015
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(2,8,0) tid=(66,0,0)
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(1,11,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 718892  inst.: 177000910 (ipc=198.6) sim_rate=278303 (inst/sec) elapsed = 0:0:10:36 / Wed Feb 11 18:26:06 2015
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(0,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(3,9,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 720392  inst.: 177232757 (ipc=196.5) sim_rate=278230 (inst/sec) elapsed = 0:0:10:37 / Wed Feb 11 18:26:07 2015
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(0,3,0) tid=(55,0,0)
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(1,2,0) tid=(9,0,0)
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(1,2,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 721892  inst.: 177568889 (ipc=197.8) sim_rate=278321 (inst/sec) elapsed = 0:0:10:38 / Wed Feb 11 18:26:08 2015
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(0,5,0) tid=(79,0,0)
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(3,11,0) tid=(69,0,0)
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(3,1,0) tid=(112,0,0)
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(1,1,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 723392  inst.: 177914947 (ipc=199.2) sim_rate=278427 (inst/sec) elapsed = 0:0:10:39 / Wed Feb 11 18:26:09 2015
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(1,3,0) tid=(59,0,0)
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(3,6,0) tid=(127,0,0)
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(3,2,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 724892  inst.: 178216685 (ipc=199.3) sim_rate=278463 (inst/sec) elapsed = 0:0:10:40 / Wed Feb 11 18:26:10 2015
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(1,10,0) tid=(106,0,0)
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(0,11,0) tid=(85,0,0)
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(0,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(3,9,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 726392  inst.: 178664387 (ipc=203.3) sim_rate=278727 (inst/sec) elapsed = 0:0:10:41 / Wed Feb 11 18:26:11 2015
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(2,4,0) tid=(54,0,0)
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(1,6,0) tid=(87,0,0)
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(3,8,0) tid=(94,0,0)
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(0,2,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 727892  inst.: 178981057 (ipc=203.6) sim_rate=278786 (inst/sec) elapsed = 0:0:10:42 / Wed Feb 11 18:26:12 2015
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(3,12,0) tid=(15,0,0)
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(3,3,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 728892  inst.: 179184584 (ipc=203.6) sim_rate=278669 (inst/sec) elapsed = 0:0:10:43 / Wed Feb 11 18:26:13 2015
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(3,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(2,1,0) tid=(71,0,0)
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(0,4,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 730392  inst.: 179537806 (ipc=204.8) sim_rate=278785 (inst/sec) elapsed = 0:0:10:44 / Wed Feb 11 18:26:14 2015
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(0,3,0) tid=(116,0,0)
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(0,3,0) tid=(39,0,0)
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 731892  inst.: 179839305 (ipc=204.7) sim_rate=278820 (inst/sec) elapsed = 0:0:10:45 / Wed Feb 11 18:26:15 2015
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(0,12,0) tid=(1,0,0)
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(1,3,0) tid=(91,0,0)
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(1,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(2,5,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43595,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43673,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43878,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43934,689392), 2 CTAs running
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(3,6,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43957,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43965,689392), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 733392  inst.: 180261774 (ipc=207.3) sim_rate=279042 (inst/sec) elapsed = 0:0:10:46 / Wed Feb 11 18:26:16 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44010,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44015,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44056,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44066,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44069,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44111,689392), 1 CTAs running
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(0,11,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44409,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44591,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(3,10,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44968,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45230,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45458,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45472,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 734892  inst.: 180546320 (ipc=206.7) sim_rate=279051 (inst/sec) elapsed = 0:0:10:47 / Wed Feb 11 18:26:17 2015
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(2,4,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45534,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45542,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45544,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45548,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45575,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45707,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45755,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45764,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45766,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45795,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45801,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45808,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45881,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45945,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45982,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46013,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46015,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46021,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46370,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46388,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46436,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46553,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46589,689392), 2 CTAs running
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47009,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47138,689392), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47167,689392), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47621,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47949,689392), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48502,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49357,689392), 1 CTAs running
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(3,12,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 739892  inst.: 180749211 (ipc=190.3) sim_rate=278933 (inst/sec) elapsed = 0:0:10:48 / Wed Feb 11 18:26:18 2015
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(2,12,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 747392  inst.: 180859015 (ipc=167.5) sim_rate=278673 (inst/sec) elapsed = 0:0:10:49 / Wed Feb 11 18:26:19 2015
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(2,12,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 753892  inst.: 180993787 (ipc=152.8) sim_rate=278451 (inst/sec) elapsed = 0:0:10:50 / Wed Feb 11 18:26:20 2015
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(2,12,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (70153,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (70206,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (70209,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (70209,689392), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' finished on shader 13.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 70210
gpu_sim_insn = 9959632
gpu_ipc =     141.8549
gpu_tot_sim_cycle = 759602
gpu_tot_sim_insn = 181101007
gpu_tot_ipc =     238.4156
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 742392
gpu_stall_icnt2sh    = 692693
gpu_total_sim_rate=278616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3199134
	L1I_total_cache_misses = 223916
	L1I_total_cache_miss_rate = 0.0700
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 475538
L1D_cache:
	L1D_cache_core[0]: Access = 32265, Miss = 28332, Miss_rate = 0.878, Pending_hits = 2876, Reservation_fails = 237772
	L1D_cache_core[1]: Access = 37915, Miss = 33852, Miss_rate = 0.893, Pending_hits = 3028, Reservation_fails = 253003
	L1D_cache_core[2]: Access = 33534, Miss = 30055, Miss_rate = 0.896, Pending_hits = 2541, Reservation_fails = 245726
	L1D_cache_core[3]: Access = 33219, Miss = 29696, Miss_rate = 0.894, Pending_hits = 2598, Reservation_fails = 242665
	L1D_cache_core[4]: Access = 38602, Miss = 35772, Miss_rate = 0.927, Pending_hits = 1780, Reservation_fails = 264446
	L1D_cache_core[5]: Access = 33568, Miss = 30179, Miss_rate = 0.899, Pending_hits = 2531, Reservation_fails = 216171
	L1D_cache_core[6]: Access = 32627, Miss = 29195, Miss_rate = 0.895, Pending_hits = 2464, Reservation_fails = 225952
	L1D_cache_core[7]: Access = 37523, Miss = 32420, Miss_rate = 0.864, Pending_hits = 3851, Reservation_fails = 246669
	L1D_cache_core[8]: Access = 34448, Miss = 30203, Miss_rate = 0.877, Pending_hits = 3159, Reservation_fails = 230194
	L1D_cache_core[9]: Access = 31602, Miss = 28015, Miss_rate = 0.886, Pending_hits = 2707, Reservation_fails = 219723
	L1D_cache_core[10]: Access = 37623, Miss = 33861, Miss_rate = 0.900, Pending_hits = 2684, Reservation_fails = 250873
	L1D_cache_core[11]: Access = 33658, Miss = 29786, Miss_rate = 0.885, Pending_hits = 2855, Reservation_fails = 217862
	L1D_cache_core[12]: Access = 33610, Miss = 29746, Miss_rate = 0.885, Pending_hits = 2956, Reservation_fails = 226715
	L1D_cache_core[13]: Access = 38332, Miss = 34978, Miss_rate = 0.913, Pending_hits = 2294, Reservation_fails = 251252
	L1D_cache_core[14]: Access = 33386, Miss = 29550, Miss_rate = 0.885, Pending_hits = 2932, Reservation_fails = 220280
	L1D_total_cache_accesses = 521912
	L1D_total_cache_misses = 465640
	L1D_total_cache_miss_rate = 0.8922
	L1D_total_cache_pending_hits = 41256
	L1D_total_cache_reservation_fails = 3549303
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1354606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 318
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 390
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2193092
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 651
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2975218
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 223916
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 475538
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19676, 18005, 17737, 17650, 15978, 14335, 16023, 16023, 18203, 16563, 12885, 12910, 14104, 14104, 13771, 13743, 10053, 10078, 9658, 9658, 9712, 9692, 6881, 6898, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 188509056
gpgpu_n_tot_w_icount = 5890908
gpgpu_n_stall_shd_mem = 4175251
gpgpu_n_mem_read_local = 390
gpgpu_n_mem_write_local = 261
gpgpu_n_mem_read_global = 197069
gpgpu_n_mem_write_global = 268274
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5858040
gpgpu_n_store_insn = 6118912
gpgpu_n_shmem_insn = 26092016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 482648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3692603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5645037	W0_Idle:2973301	W0_Scoreboard:4493228	W1:79984	W2:3138	W3:96	W4:1042	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:10920	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:3018	W29:128	W30:1076	W31:6436	W32:5785070
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1576552 {8:197069,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29164672 {40:70208,72:8320,136:189392,}
traffic_breakdown_coretomem[INST_ACC_R] = 295592 {8:36949,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 48144 {136:354,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 35496 {136:261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26801384 {136:197069,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2143360 {8:267920,}
traffic_breakdown_memtocore[INST_ACC_R] = 5025064 {136:36949,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2088 {8:261,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 446 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 759601 
mrq_lat_table:182307 	10793 	15345 	28683 	78410 	92167 	91618 	60257 	10624 	975 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107354 	201421 	147145 	9692 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	163677 	46532 	64982 	112387 	57753 	54868 	2744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	62415 	80879 	44846 	9063 	256 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	68767 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	384 	659 	374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     14384     20584     25447     10207     13757     20352     11757     13481     15255     17535 
dram[1]:     23066     23471     24785     18493     14488     14886     19528     28172     25409     19175     13744     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     15944     15748     17875     13816     16799     29750     14907     21164     20471     13096     11062     26964     11172 
dram[3]:     23338     22021     13275     11647     21744     18388     22763     16481     29234     25927     23679     13516     23660     22180     10716     18035 
dram[4]:     24481     23250     13619     11598     18552     18657     17019     11877     12151     19043     20045     24234     15528     14560     21311     17290 
dram[5]:     22257     23219     12319     11588     18290     21278     20638     12142     20263     23617     25445     16087     15878     23043     17955     10713 
average row accesses per activate:
dram[0]:  3.425486  3.732121  3.508549  3.901048  3.427606  3.929558  3.691503  4.072254  3.532353  3.855299  3.691935  4.040772  3.730723  4.013967  3.501399  3.981658 
dram[1]:  3.383894  3.643027  3.425544  3.524030  3.416279  3.680126  3.611041  3.745785  3.477531  3.562845  3.486842  3.850430  3.476385  3.667494  3.471666  3.497388 
dram[2]:  3.709091  3.486339  3.821406  3.656250  3.844043  3.466437  3.888579  3.863199  3.716919  3.672181  4.031294  3.843511  3.959156  3.795931  3.997955  3.580443 
dram[3]:  3.474374  3.359759  3.461755  3.562899  3.506548  3.497910  3.670701  3.597248  3.516677  3.534812  3.895403  3.548407  3.619135  3.517794  3.452613  3.549708 
dram[4]:  3.511781  3.801663  3.501933  3.877182  3.496815  3.928077  3.720887  4.020714  3.475202  3.825462  3.680049  4.023521  3.735188  3.924438  3.509275  3.891161 
dram[5]:  3.400990  3.574269  3.497709  3.529683  3.497307  3.658720  3.521871  3.737589  3.481239  3.572943  3.554468  3.822368  3.501188  3.681536  3.441596  3.512761 
average row locality = 571284/156808 = 3.643207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3511      3415      3529      3409      3336      3248      3322      3229      3280      3191      3325      3210      3366      3225      3374      3270 
dram[1]:      3466      3461      3474      3455      3311      3264      3236      3273      3227      3242      3247      3257      3304      3301      3350      3326 
dram[2]:      3394      3552      3446      3510      3275      3315      3189      3335      3181      3281      3216      3318      3273      3337      3270      3397 
dram[3]:      3449      3479      3480      3470      3301      3293      3252      3238      3225      3194      3266      3236      3309      3282      3304      3346 
dram[4]:      3555      3412      3526      3433      3324      3237      3347      3226      3294      3142      3306      3217      3356      3232      3370      3292 
dram[5]:      3497      3461      3452      3477      3294      3255      3265      3285      3243      3184      3243      3256      3277      3303      3336      3331 
total reads: 319275
bank skew: 3555/3142 = 1.13
chip skew: 53289/53124 = 1.00
number of total write accesses:
dram[0]:      2833      2534      2832      2544      2748      2442      2673      2407      2725      2484      2763      2439      2827      2523      2883      2591 
dram[1]:      2669      2652      2668      2631      2565      2569      2520      2503      2577      2569      2583      2561      2658      2611      2715      2700 
dram[2]:      2522      2828      2588      2808      2468      2727      2395      2680      2465      2712      2452      2724      2543      2820      2595      2901 
dram[3]:      2652      2666      2675      2676      2590      2566      2511      2514      2574      2543      2581      2555      2630      2649      2707      2724 
dram[4]:      2854      2530      2816      2565      2715      2443      2692      2403      2732      2447      2744      2428      2822      2533      2873      2607 
dram[5]:      2686      2651      2655      2647      2550      2577      2532      2512      2602      2547      2565      2554      2619      2639      2704      2725 
total reads: 252009
bank skew: 2901/2395 = 1.21
chip skew: 42248/41751 = 1.01
average mf latency per bank:
dram[0]:        360       352       366       365       372       360       379       371       365       361       357       356       363       363       359       355
dram[1]:        345       328       347       339       350       341       361       346       349       339       345       332       340       334       335       333
dram[2]:        390       391       401       402       397       436       418       415       404       403       396       393       398       397       394       392
dram[3]:        345       360       351       369       355       364       364       380       353       365       348       358       349       360       350       353
dram[4]:        373       365       373       378       385       371       386       390       381       371       406       369       380       368       374       363
dram[5]:        343       329       345       340       346       342       353       348       348       335       335       333       345       327       342       329
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767207 n_act=25586 n_pre=25570 n_req=95488 n_rd=106480 n_write=77826 bw_util=0.3676
n_activity=689088 dram_eff=0.5349
bk0: 7022a 781757i bk1: 6830a 788531i bk2: 7058a 777100i bk3: 6818a 788550i bk4: 6672a 782516i bk5: 6496a 799123i bk6: 6644a 777433i bk7: 6458a 789948i bk8: 6560a 794776i bk9: 6382a 806414i bk10: 6650a 792851i bk11: 6420a 802881i bk12: 6732a 775106i bk13: 6450a 785445i bk14: 6748a 772418i bk15: 6540a 783216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.59944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767887 n_act=26732 n_pre=26716 n_req=94945 n_rd=106388 n_write=74946 bw_util=0.3617
n_activity=688327 dram_eff=0.5269
bk0: 6932a 786524i bk1: 6922a 786039i bk2: 6948a 784292i bk3: 6910a 785042i bk4: 6622a 791253i bk5: 6528a 791768i bk6: 6472a 785503i bk7: 6546a 786413i bk8: 6454a 799541i bk9: 6484a 802515i bk10: 6494a 798293i bk11: 6514a 801129i bk12: 6608a 780470i bk13: 6602a 783898i bk14: 6700a 776693i bk15: 6652a 777107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.18418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767483 n_act=25408 n_pre=25392 n_req=95517 n_rd=106578 n_write=77808 bw_util=0.3678
n_activity=688419 dram_eff=0.5357
bk0: 6788a 795380i bk1: 7104a 776874i bk2: 6892a 789037i bk3: 7020a 778699i bk4: 6550a 800793i bk5: 6630a 781213i bk6: 6378a 790769i bk7: 6670a 774942i bk8: 6362a 808364i bk9: 6562a 791416i bk10: 6432a 808105i bk11: 6636a 791382i bk12: 6546a 791168i bk13: 6674a 778396i bk14: 6540a 786437i bk15: 6794a 764241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.63772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767740 n_act=26795 n_pre=26779 n_req=94937 n_rd=106248 n_write=75107 bw_util=0.3617
n_activity=686587 dram_eff=0.5283
bk0: 6898a 790803i bk1: 6958a 783876i bk2: 6960a 786470i bk3: 6940a 782230i bk4: 6602a 792818i bk5: 6586a 790484i bk6: 6504a 788425i bk7: 6476a 782827i bk8: 6450a 805023i bk9: 6388a 799174i bk10: 6532a 801843i bk11: 6472a 797586i bk12: 6618a 791830i bk13: 6564a 782794i bk14: 6608a 779232i bk15: 6692a 773008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.22183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767155 n_act=25602 n_pre=25586 n_req=95473 n_rd=106538 n_write=77788 bw_util=0.3677
n_activity=690482 dram_eff=0.5339
bk0: 7110a 779436i bk1: 6824a 791538i bk2: 7052a 785169i bk3: 6866a 786917i bk4: 6648a 787590i bk5: 6474a 798551i bk6: 6694a 777861i bk7: 6452a 788916i bk8: 6588a 796279i bk9: 6284a 806500i bk10: 6612a 791346i bk11: 6434a 801354i bk12: 6712a 777536i bk13: 6464a 786905i bk14: 6740a 770058i bk15: 6584a 778657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.5804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002669 n_nop=767930 n_act=26685 n_pre=26669 n_req=94924 n_rd=106318 n_write=75067 bw_util=0.3618
n_activity=688768 dram_eff=0.5267
bk0: 6994a 788483i bk1: 6922a 787107i bk2: 6904a 787072i bk3: 6954a 786677i bk4: 6588a 792283i bk5: 6510a 790483i bk6: 6530a 786543i bk7: 6570a 786419i bk8: 6486a 802654i bk9: 6368a 803886i bk10: 6486a 802153i bk11: 6512a 799291i bk12: 6554a 787869i bk13: 6606a 787901i bk14: 6672a 777246i bk15: 6662a 774365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.18216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43088, Miss = 27043, Miss_rate = 0.628, Pending_hits = 1991, Reservation_fails = 3357
L2_cache_bank[1]: Access = 40150, Miss = 26197, Miss_rate = 0.652, Pending_hits = 1954, Reservation_fails = 4334
L2_cache_bank[2]: Access = 42869, Miss = 26615, Miss_rate = 0.621, Pending_hits = 1790, Reservation_fails = 4193
L2_cache_bank[3]: Access = 41276, Miss = 26579, Miss_rate = 0.644, Pending_hits = 1610, Reservation_fails = 2987
L2_cache_bank[4]: Access = 40049, Miss = 26244, Miss_rate = 0.655, Pending_hits = 1918, Reservation_fails = 4063
L2_cache_bank[5]: Access = 43950, Miss = 27045, Miss_rate = 0.615, Pending_hits = 1975, Reservation_fails = 4667
L2_cache_bank[6]: Access = 41238, Miss = 26586, Miss_rate = 0.645, Pending_hits = 1666, Reservation_fails = 3765
L2_cache_bank[7]: Access = 42249, Miss = 26538, Miss_rate = 0.628, Pending_hits = 1753, Reservation_fails = 2905
L2_cache_bank[8]: Access = 43879, Miss = 27078, Miss_rate = 0.617, Pending_hits = 2003, Reservation_fails = 4884
L2_cache_bank[9]: Access = 40175, Miss = 26191, Miss_rate = 0.652, Pending_hits = 1966, Reservation_fails = 5205
L2_cache_bank[10]: Access = 42929, Miss = 26607, Miss_rate = 0.620, Pending_hits = 1739, Reservation_fails = 3165
L2_cache_bank[11]: Access = 41091, Miss = 26552, Miss_rate = 0.646, Pending_hits = 1676, Reservation_fails = 3191
L2_total_cache_accesses = 502943
L2_total_cache_misses = 319275
L2_total_cache_miss_rate = 0.6348
L2_total_cache_pending_hits = 22041
L2_total_cache_reservation_fails = 46716
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9580
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 339
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5782
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 25
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 236
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 118
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33951
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1966
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1032
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31320
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=1440221
icnt_total_pkts_simt_to_mem=1349819
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.5564
	minimum = 6
	maximum = 644
Network latency average = 17.2347
	minimum = 6
	maximum = 542
Slowest packet = 958370
Flit latency average = 15.6997
	minimum = 6
	maximum = 538
Slowest flit = 2664271
Fragmentation average = 0.108218
	minimum = 0
	maximum = 349
Injected packet rate average = 0.0294524
	minimum = 0.0213075 (at node 7)
	maximum = 0.0420026 (at node 23)
Accepted packet rate average = 0.0294524
	minimum = 0.0212933 (at node 3)
	maximum = 0.042088 (at node 23)
Injected flit rate average = 0.0796109
	minimum = 0.0469734 (at node 0)
	maximum = 0.106552 (at node 23)
Accepted flit rate average= 0.0796109
	minimum = 0.0586099 (at node 3)
	maximum = 0.102692 (at node 12)
Injected packet length average = 2.70304
Accepted packet length average = 2.70304
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9072 (6 samples)
	minimum = 6 (6 samples)
	maximum = 500 (6 samples)
Network latency average = 18.4933 (6 samples)
	minimum = 6 (6 samples)
	maximum = 461.5 (6 samples)
Flit latency average = 17.4632 (6 samples)
	minimum = 6 (6 samples)
	maximum = 452.5 (6 samples)
Fragmentation average = 0.174427 (6 samples)
	minimum = 0 (6 samples)
	maximum = 280.333 (6 samples)
Injected packet rate average = 0.0415706 (6 samples)
	minimum = 0.0289832 (6 samples)
	maximum = 0.0516131 (6 samples)
Accepted packet rate average = 0.0415706 (6 samples)
	minimum = 0.0289555 (6 samples)
	maximum = 0.0517098 (6 samples)
Injected flit rate average = 0.114913 (6 samples)
	minimum = 0.0643195 (6 samples)
	maximum = 0.160034 (6 samples)
Accepted flit rate average = 0.114913 (6 samples)
	minimum = 0.0787967 (6 samples)
	maximum = 0.156546 (6 samples)
Injected packet size average = 2.76428 (6 samples)
Accepted packet size average = 2.76428 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 50 sec (650 sec)
gpgpu_simulation_rate = 278616 (inst/sec)
gpgpu_simulation_rate = 1168 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
 sliding steps = 3 , gx = 4 , gy = 11 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,11,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,759602)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,759602)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,759602)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,759602)
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(3,7,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 760102  inst.: 181112271 (ipc=22.5) sim_rate=278206 (inst/sec) elapsed = 0:0:10:51 / Wed Feb 11 18:26:21 2015
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(2,9,0) tid=(31,0,0)
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 762602  inst.: 181325048 (ipc=74.7) sim_rate=278105 (inst/sec) elapsed = 0:0:10:52 / Wed Feb 11 18:26:22 2015
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(3,9,0) tid=(20,0,0)
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(0,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(0,5,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 765102  inst.: 181620946 (ipc=94.5) sim_rate=278133 (inst/sec) elapsed = 0:0:10:53 / Wed Feb 11 18:26:23 2015
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(2,4,0) tid=(31,0,0)
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(0,6,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 767602  inst.: 181873778 (ipc=96.6) sim_rate=278094 (inst/sec) elapsed = 0:0:10:54 / Wed Feb 11 18:26:24 2015
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(3,3,0) tid=(63,0,0)
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(1,6,0) tid=(63,0,0)
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(0,3,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 769602  inst.: 182118386 (ipc=101.7) sim_rate=278043 (inst/sec) elapsed = 0:0:10:55 / Wed Feb 11 18:26:25 2015
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(2,4,0) tid=(31,0,0)
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(2,1,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 771602  inst.: 182365846 (ipc=105.4) sim_rate=277996 (inst/sec) elapsed = 0:0:10:56 / Wed Feb 11 18:26:26 2015
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(1,3,0) tid=(59,0,0)
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(3,10,0) tid=(63,0,0)
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(3,8,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 774102  inst.: 182643474 (ipc=106.4) sim_rate=277996 (inst/sec) elapsed = 0:0:10:57 / Wed Feb 11 18:26:27 2015
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(3,1,0) tid=(47,0,0)
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(0,7,0) tid=(47,0,0)
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(1,7,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 776102  inst.: 182868102 (ipc=107.1) sim_rate=277915 (inst/sec) elapsed = 0:0:10:58 / Wed Feb 11 18:26:28 2015
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(0,2,0) tid=(63,0,0)
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(3,4,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 778102  inst.: 183069486 (ipc=106.4) sim_rate=277798 (inst/sec) elapsed = 0:0:10:59 / Wed Feb 11 18:26:29 2015
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(3,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(0,10,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 780102  inst.: 183421662 (ipc=113.2) sim_rate=277911 (inst/sec) elapsed = 0:0:11:00 / Wed Feb 11 18:26:30 2015
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(1,9,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 782102  inst.: 183763528 (ipc=118.3) sim_rate=278008 (inst/sec) elapsed = 0:0:11:01 / Wed Feb 11 18:26:31 2015
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(0,3,0) tid=(55,0,0)
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(3,1,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 783602  inst.: 184003118 (ipc=120.9) sim_rate=277950 (inst/sec) elapsed = 0:0:11:02 / Wed Feb 11 18:26:32 2015
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(2,7,0) tid=(55,0,0)
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(1,7,0) tid=(55,0,0)
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(3,4,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 785602  inst.: 184250894 (ipc=121.1) sim_rate=277904 (inst/sec) elapsed = 0:0:11:03 / Wed Feb 11 18:26:33 2015
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(2,10,0) tid=(23,0,0)
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(2,7,0) tid=(55,0,0)
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(0,4,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 787602  inst.: 184609742 (ipc=125.3) sim_rate=278026 (inst/sec) elapsed = 0:0:11:04 / Wed Feb 11 18:26:34 2015
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(1,6,0) tid=(55,0,0)
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(1,5,0) tid=(55,0,0)
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(2,5,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 789102  inst.: 184895084 (ipc=128.6) sim_rate=278037 (inst/sec) elapsed = 0:0:11:05 / Wed Feb 11 18:26:35 2015
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(3,6,0) tid=(11,0,0)
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(0,1,0) tid=(49,0,0)
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(2,3,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 791102  inst.: 185235510 (ipc=131.3) sim_rate=278131 (inst/sec) elapsed = 0:0:11:06 / Wed Feb 11 18:26:36 2015
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(0,8,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32170,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32204,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32226,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32253,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32349,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32443,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32481,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32497,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32514,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32523,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32584,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32661,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32672,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32687,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32722,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32728,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32764,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32822,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32833,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32846,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32865,759602), 1 CTAs running
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(3,10,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32904,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32927,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32941,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32947,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32984,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32988,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32993,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33021,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33056,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33084,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33086,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33087,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33131,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33159,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33164,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33177,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33244,759602), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33289,759602), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33323,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 793602  inst.: 185446774 (ipc=127.8) sim_rate=278031 (inst/sec) elapsed = 0:0:11:07 / Wed Feb 11 18:26:37 2015
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(2,10,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 801602  inst.: 185537790 (ipc=105.6) sim_rate=277751 (inst/sec) elapsed = 0:0:11:08 / Wed Feb 11 18:26:38 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44256,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44734,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44742,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44761,759602), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 10.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 44762
gpu_sim_insn = 4478975
gpu_ipc =     100.0620
gpu_tot_sim_cycle = 804364
gpu_tot_sim_insn = 185579982
gpu_tot_ipc =     230.7164
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 746351
gpu_stall_icnt2sh    = 708292
gpu_total_sim_rate=277814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3282411
	L1I_total_cache_misses = 233063
	L1I_total_cache_miss_rate = 0.0710
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 495158
L1D_cache:
	L1D_cache_core[0]: Access = 33311, Miss = 29041, Miss_rate = 0.872, Pending_hits = 2879, Reservation_fails = 239528
	L1D_cache_core[1]: Access = 38937, Miss = 34541, Miss_rate = 0.887, Pending_hits = 3028, Reservation_fails = 254735
	L1D_cache_core[2]: Access = 34566, Miss = 30793, Miss_rate = 0.891, Pending_hits = 2541, Reservation_fails = 248491
	L1D_cache_core[3]: Access = 34268, Miss = 30417, Miss_rate = 0.888, Pending_hits = 2602, Reservation_fails = 243745
	L1D_cache_core[4]: Access = 39648, Miss = 36492, Miss_rate = 0.920, Pending_hits = 1788, Reservation_fails = 266482
	L1D_cache_core[5]: Access = 34590, Miss = 30874, Miss_rate = 0.893, Pending_hits = 2531, Reservation_fails = 217720
	L1D_cache_core[6]: Access = 33659, Miss = 29941, Miss_rate = 0.890, Pending_hits = 2464, Reservation_fails = 228519
	L1D_cache_core[7]: Access = 38572, Miss = 33144, Miss_rate = 0.859, Pending_hits = 3855, Reservation_fails = 248268
	L1D_cache_core[8]: Access = 35494, Miss = 30919, Miss_rate = 0.871, Pending_hits = 3163, Reservation_fails = 232386
	L1D_cache_core[9]: Access = 32624, Miss = 28709, Miss_rate = 0.880, Pending_hits = 2707, Reservation_fails = 221632
	L1D_cache_core[10]: Access = 38741, Miss = 34651, Miss_rate = 0.894, Pending_hits = 2692, Reservation_fails = 251873
	L1D_cache_core[11]: Access = 34785, Miss = 30545, Miss_rate = 0.878, Pending_hits = 2866, Reservation_fails = 218086
	L1D_cache_core[12]: Access = 34734, Miss = 30486, Miss_rate = 0.878, Pending_hits = 2964, Reservation_fails = 227078
	L1D_cache_core[13]: Access = 39411, Miss = 35701, Miss_rate = 0.906, Pending_hits = 2304, Reservation_fails = 251934
	L1D_cache_core[14]: Access = 34084, Miss = 30051, Miss_rate = 0.882, Pending_hits = 2932, Reservation_fails = 220844
	L1D_total_cache_accesses = 537424
	L1D_total_cache_misses = 476305
	L1D_total_cache_miss_rate = 0.8863
	L1D_total_cache_pending_hits = 41316
	L1D_total_cache_reservation_fails = 3571321
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1354772
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 635
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 781
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2213327
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1292
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 532
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3049348
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 233063
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 495158
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21361, 19627, 19380, 19235, 17635, 15929, 16023, 16023, 18203, 16563, 12885, 12910, 14104, 14104, 13771, 13743, 10053, 10078, 9658, 9658, 9712, 9692, 6881, 6898, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 193185536
gpgpu_n_tot_w_icount = 6037048
gpgpu_n_stall_shd_mem = 4217449
gpgpu_n_mem_read_local = 781
gpgpu_n_mem_write_local = 532
gpgpu_n_mem_read_global = 201264
gpgpu_n_mem_write_global = 274244
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6032760
gpgpu_n_store_insn = 6215680
gpgpu_n_shmem_insn = 26726528
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 495800
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3721649
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5667086	W0_Idle:3422229	W0_Scoreboard:4955985	W1:80032	W2:6276	W3:96	W4:1220	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:10920	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:3556	W29:128	W30:2152	W31:6472	W32:5926196
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1610112 {8:201264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29650432 {40:73376,72:8320,136:192032,}
traffic_breakdown_coretomem[INST_ACC_R] = 320208 {8:40026,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 70176 {136:516,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 6248 {8:781,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 72352 {136:532,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27371904 {136:201264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189824 {8:273728,}
traffic_breakdown_memtocore[INST_ACC_R] = 5443536 {136:40026,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 106216 {136:781,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4256 {8:532,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 442 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 804363 
mrq_lat_table:185365 	11000 	15508 	29166 	79789 	93249 	92361 	60775 	10722 	975 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112181 	206669 	147735 	9692 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	171221 	48329 	66555 	114327 	58511 	55153 	2751 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63976 	82971 	45730 	9112 	256 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	74846 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	432 	689 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     14384     20584     25447     10207     13809     20352     13499     13481     15255     17535 
dram[1]:     23066     23471     24785     18493     14488     14886     19528     28172     25409     19175     13744     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     15944     15748     17875     13816     16799     29750     14907     21164     20471     13096     11873     26964     11736 
dram[3]:     23338     22021     13275     11647     21744     18388     22763     16481     29234     25927     23679     13516     23660     22180     10716     18035 
dram[4]:     24481     23250     13619     12384     18552     18657     17019     11877     12151     19043     20045     24234     15528     14560     21311     17290 
dram[5]:     22257     23219     12319     11588     18290     21278     20638     12142     20263     23617     25445     16087     15878     23043     17955     11043 
average row accesses per activate:
dram[0]:  3.423936  3.718266  3.507065  3.907037  3.421199  3.903116  3.672960  4.055754  3.538194  3.873080  3.697226  4.031161  3.736086  4.016621  3.505476  4.000665 
dram[1]:  3.387009  3.629543  3.428415  3.529949  3.404121  3.654512  3.600994  3.728672  3.479056  3.553948  3.492866  3.850197  3.478035  3.676525  3.472423  3.482446 
dram[2]:  3.708075  3.488385  3.828447  3.661521  3.835092  3.452542  3.874396  3.849968  3.730918  3.680556  4.032463  3.842704  3.956199  3.800000  4.005976  3.597656 
dram[3]:  3.481962  3.359113  3.469478  3.584712  3.488005  3.480961  3.651353  3.581323  3.518497  3.527207  3.902585  3.544350  3.621148  3.524118  3.458286  3.555556 
dram[4]:  3.503504  3.790272  3.500817  3.888677  3.477028  3.906929  3.702620  3.990148  3.496300  3.842530  3.682367  4.016949  3.738922  3.925152  3.512356  3.899420 
dram[5]:  3.399783  3.574566  3.507901  3.529711  3.480611  3.654275  3.518697  3.730990  3.476717  3.563570  3.560146  3.828534  3.503821  3.684275  3.429523  3.515306 
average row locality = 579015/159017 = 3.641214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3571      3458      3577      3463      3374      3285      3334      3240      3312      3223      3355      3240      3400      3262      3441      3337 
dram[1]:      3516      3516      3533      3514      3346      3303      3248      3284      3259      3274      3275      3287      3340      3336      3431      3393 
dram[2]:      3440      3608      3499      3560      3309      3348      3201      3346      3213      3313      3244      3347      3310      3372      3337      3466 
dram[3]:      3504      3527      3539      3542      3336      3327      3262      3249      3257      3226      3295      3266      3346      3317      3371      3415 
dram[4]:      3618      3457      3575      3491      3367      3268      3360      3238      3328      3174      3338      3247      3398      3267      3442      3361 
dram[5]:      3551      3512      3512      3537      3331      3286      3276      3298      3289      3216      3277      3286      3316      3337      3403      3400 
total reads: 323175
bank skew: 3618/3174 = 1.14
chip skew: 53929/53779 = 1.00
number of total write accesses:
dram[0]:      2866      2547      2876      2589      2791      2476      2697      2434      2802      2575      2775      2452      2843      2538      2960      2676 
dram[1]:      2689      2676      2717      2674      2601      2610      2546      2529      2638      2622      2600      2573      2677      2631      2802      2757 
dram[2]:      2530      2849      2638      2844      2505      2763      2413      2710      2555      2782      2470      2736      2561      2841      2696      2981 
dram[3]:      2673      2684      2713      2742      2625      2615      2540      2542      2640      2608      2594      2568      2647      2674      2764      2793 
dram[4]:      2881      2543      2856      2622      2763      2483      2716      2432      2815      2536      2760      2441      2846      2554      2954      2687 
dram[5]:      2708      2672      2704      2700      2593      2612      2558      2541      2684      2614      2583      2564      2644      2661      2777      2801 
total reads: 255840
bank skew: 2981/2413 = 1.24
chip skew: 42897/42342 = 1.01
average mf latency per bank:
dram[0]:        359       352       366       365       371       360       379       371       366       363       358       357       363       365       359       357
dram[1]:        345       328       348       340       350       341       360       346       349       341       345       332       342       335       335       335
dram[2]:        390       390       401       402       397       435       417       414       403       403       396       393       399       397       394       392
dram[3]:        344       360       352       369       355       363       363       379       353       367       349       359       349       361       351       355
dram[4]:        372       365       373       378       384       371       386       390       381       373       406       369       380       369       374       363
dram[5]:        343       329       346       341       346       342       353       348       348       336       335       333       346       328       344       330
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823321 n_act=25942 n_pre=25926 n_req=96769 n_rd=107744 n_write=78821 bw_util=0.3514
n_activity=702979 dram_eff=0.5308
bk0: 7142a 838741i bk1: 6916a 846563i bk2: 7154a 834260i bk3: 6926a 845705i bk4: 6748a 839874i bk5: 6570a 856730i bk6: 6668a 835434i bk7: 6480a 848017i bk8: 6624a 851535i bk9: 6446a 862950i bk10: 6710a 851114i bk11: 6480a 861065i bk12: 6800a 833318i bk13: 6524a 843524i bk14: 6882a 828857i bk15: 6674a 839530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.29719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823917 n_act=27119 n_pre=27103 n_req=96197 n_rd=107710 n_write=75905 bw_util=0.3459
n_activity=702388 dram_eff=0.5228
bk0: 7032a 844166i bk1: 7032a 843184i bk2: 7066a 840930i bk3: 7028a 841784i bk4: 6692a 848928i bk5: 6606a 849035i bk6: 6496a 843745i bk7: 6568a 844439i bk8: 6518a 856600i bk9: 6548a 859374i bk10: 6550a 856433i bk11: 6574a 859409i bk12: 6680a 838528i bk13: 6672a 841890i bk14: 6862a 832472i bk15: 6786a 833553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.88305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823676 n_act=25740 n_pre=25724 n_req=96787 n_rd=107826 n_write=78788 bw_util=0.3515
n_activity=701922 dram_eff=0.5317
bk0: 6880a 853715i bk1: 7216a 834444i bk2: 6998a 846303i bk3: 7120a 836200i bk4: 6618a 858537i bk5: 6696a 838937i bk6: 6402a 849067i bk7: 6692a 832776i bk8: 6426a 864968i bk9: 6626a 848389i bk10: 6488a 866357i bk11: 6694a 849740i bk12: 6620a 849309i bk13: 6744a 836541i bk14: 6674a 842408i bk15: 6932a 820704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823802 n_act=27160 n_pre=27144 n_req=96201 n_rd=107558 n_write=76090 bw_util=0.3459
n_activity=700407 dram_eff=0.5244
bk0: 7008a 848339i bk1: 7054a 841616i bk2: 7078a 843448i bk3: 7084a 838301i bk4: 6672a 850346i bk5: 6654a 847685i bk6: 6524a 846384i bk7: 6498a 841004i bk8: 6514a 861851i bk9: 6452a 856028i bk10: 6590a 860117i bk11: 6532a 855596i bk12: 6692a 849975i bk13: 6634a 840858i bk14: 6742a 835937i bk15: 6830a 829396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.92877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823091 n_act=25984 n_pre=25968 n_req=96818 n_rd=107858 n_write=78853 bw_util=0.3517
n_activity=704816 dram_eff=0.5298
bk0: 7236a 836515i bk1: 6914a 849551i bk2: 7150a 842563i bk3: 6982a 843686i bk4: 6734a 844600i bk5: 6536a 856051i bk6: 6720a 835914i bk7: 6476a 846742i bk8: 6656a 852919i bk9: 6348a 863374i bk10: 6676a 849353i bk11: 6494a 859709i bk12: 6796a 835466i bk13: 6534a 844923i bk14: 6884a 826206i bk15: 6722a 834750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.27938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1061754 n_nop=823859 n_act=27072 n_pre=27056 n_req=96243 n_rd=107654 n_write=76113 bw_util=0.3462
n_activity=703103 dram_eff=0.5227
bk0: 7102a 845940i bk1: 7024a 844585i bk2: 7024a 843836i bk3: 7074a 842859i bk4: 6662a 849480i bk5: 6572a 848049i bk6: 6552a 844734i bk7: 6596a 844477i bk8: 6578a 858878i bk9: 6432a 860777i bk10: 6554a 860224i bk11: 6572a 857716i bk12: 6632a 845729i bk13: 6674a 846041i bk14: 6806a 833118i bk15: 6800a 830647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44141, Miss = 27364, Miss_rate = 0.620, Pending_hits = 2157, Reservation_fails = 3934
L2_cache_bank[1]: Access = 41396, Miss = 26508, Miss_rate = 0.640, Pending_hits = 2130, Reservation_fails = 5027
L2_cache_bank[2]: Access = 44064, Miss = 26948, Miss_rate = 0.612, Pending_hits = 1926, Reservation_fails = 4919
L2_cache_bank[3]: Access = 42452, Miss = 26907, Miss_rate = 0.634, Pending_hits = 1735, Reservation_fails = 3642
L2_cache_bank[4]: Access = 41177, Miss = 26553, Miss_rate = 0.645, Pending_hits = 2113, Reservation_fails = 4734
L2_cache_bank[5]: Access = 45066, Miss = 27360, Miss_rate = 0.607, Pending_hits = 2134, Reservation_fails = 5129
L2_cache_bank[6]: Access = 42350, Miss = 26910, Miss_rate = 0.635, Pending_hits = 1798, Reservation_fails = 4420
L2_cache_bank[7]: Access = 43428, Miss = 26869, Miss_rate = 0.619, Pending_hits = 1917, Reservation_fails = 3310
L2_cache_bank[8]: Access = 45006, Miss = 27426, Miss_rate = 0.609, Pending_hits = 2168, Reservation_fails = 5785
L2_cache_bank[9]: Access = 41338, Miss = 26503, Miss_rate = 0.641, Pending_hits = 2138, Reservation_fails = 5879
L2_cache_bank[10]: Access = 44247, Miss = 26955, Miss_rate = 0.609, Pending_hits = 1911, Reservation_fails = 4223
L2_cache_bank[11]: Access = 42182, Miss = 26872, Miss_rate = 0.637, Pending_hits = 1830, Reservation_fails = 3707
L2_total_cache_accesses = 516847
L2_total_cache_misses = 323175
L2_total_cache_miss_rate = 0.6253
L2_total_cache_pending_hits = 23957
L2_total_cache_reservation_fails = 54709
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9657
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 685
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20855
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 191054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5804
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 62
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 470
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 391
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 125
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36503
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2346
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1177
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39208
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=1484615
icnt_total_pkts_simt_to_mem=1379183
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5
	minimum = 6
	maximum = 424
Network latency average = 13.5631
	minimum = 6
	maximum = 395
Slowest packet = 1012640
Flit latency average = 12.87
	minimum = 6
	maximum = 394
Slowest flit = 2811247
Fragmentation average = 0.0133473
	minimum = 0
	maximum = 148
Injected packet rate average = 0.0228749
	minimum = 0.0136276 (at node 14)
	maximum = 0.0289531 (at node 25)
Accepted packet rate average = 0.0228749
	minimum = 0.0135159 (at node 14)
	maximum = 0.0294446 (at node 25)
Injected flit rate average = 0.0610289
	minimum = 0.0287297 (at node 14)
	maximum = 0.0990126 (at node 25)
Accepted flit rate average= 0.0610289
	minimum = 0.0432733 (at node 14)
	maximum = 0.0844019 (at node 11)
Injected packet length average = 2.66794
Accepted packet length average = 2.66794
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.849 (7 samples)
	minimum = 6 (7 samples)
	maximum = 489.143 (7 samples)
Network latency average = 17.789 (7 samples)
	minimum = 6 (7 samples)
	maximum = 452 (7 samples)
Flit latency average = 16.807 (7 samples)
	minimum = 6 (7 samples)
	maximum = 444.143 (7 samples)
Fragmentation average = 0.151416 (7 samples)
	minimum = 0 (7 samples)
	maximum = 261.429 (7 samples)
Injected packet rate average = 0.0388997 (7 samples)
	minimum = 0.0267896 (7 samples)
	maximum = 0.0483759 (7 samples)
Accepted packet rate average = 0.0388997 (7 samples)
	minimum = 0.0267499 (7 samples)
	maximum = 0.0485291 (7 samples)
Injected flit rate average = 0.107215 (7 samples)
	minimum = 0.0592352 (7 samples)
	maximum = 0.151317 (7 samples)
Accepted flit rate average = 0.107215 (7 samples)
	minimum = 0.0737219 (7 samples)
	maximum = 0.14624 (7 samples)
Injected packet size average = 2.75619 (7 samples)
Accepted packet size average = 2.75619 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 8 sec (668 sec)
gpgpu_simulation_rate = 277814 (inst/sec)
gpgpu_simulation_rate = 1204 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
*** 3 stages of 2D forward DWT:

 sliding steps = 9 , gx = 6 , gy = 15 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' to stream 0, gridDim= (6,15,1) blockDim = (192,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,804364)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,804364)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,804364)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,804364)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,804364)
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(5,2,0) tid=(151,0,0)
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(1,2,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 804864  inst.: 185763502 (ipc=367.0) sim_rate=277673 (inst/sec) elapsed = 0:0:11:09 / Wed Feb 11 18:26:39 2015
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(2,1,0) tid=(183,0,0)
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(1,6,0) tid=(23,0,0)
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(5,5,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 805864  inst.: 186085794 (ipc=337.2) sim_rate=277739 (inst/sec) elapsed = 0:0:11:10 / Wed Feb 11 18:26:40 2015
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(4,1,0) tid=(23,0,0)
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(5,4,0) tid=(119,0,0)
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(5,6,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 806864  inst.: 186355168 (ipc=310.1) sim_rate=277727 (inst/sec) elapsed = 0:0:11:11 / Wed Feb 11 18:26:41 2015
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(2,5,0) tid=(90,0,0)
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(1,6,0) tid=(186,0,0)
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(1,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(3,3,0) tid=(145,0,0)
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(4,6,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 808364  inst.: 186869550 (ipc=322.4) sim_rate=278079 (inst/sec) elapsed = 0:0:11:12 / Wed Feb 11 18:26:42 2015
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(5,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(0,8,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 808864  inst.: 187108440 (ipc=339.7) sim_rate=278021 (inst/sec) elapsed = 0:0:11:13 / Wed Feb 11 18:26:43 2015
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(4,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(4,4,0) tid=(13,0,0)
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(5,1,0) tid=(115,0,0)
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(0,7,0) tid=(146,0,0)
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(5,2,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 809864  inst.: 187703976 (ipc=386.2) sim_rate=278492 (inst/sec) elapsed = 0:0:11:14 / Wed Feb 11 18:26:44 2015
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(1,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(1,4,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 810864  inst.: 187849928 (ipc=349.2) sim_rate=278296 (inst/sec) elapsed = 0:0:11:15 / Wed Feb 11 18:26:45 2015
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(3,2,0) tid=(184,0,0)
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(3,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(4,9,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 812364  inst.: 188151464 (ipc=321.4) sim_rate=278330 (inst/sec) elapsed = 0:0:11:16 / Wed Feb 11 18:26:46 2015
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(0,4,0) tid=(152,0,0)
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(1,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(4,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(0,6,0) tid=(152,0,0)
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(1,2,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 813364  inst.: 188746536 (ipc=351.8) sim_rate=278798 (inst/sec) elapsed = 0:0:11:17 / Wed Feb 11 18:26:47 2015
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(3,7,0) tid=(56,0,0)
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(0,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 813864  inst.: 188981096 (ipc=358.0) sim_rate=278733 (inst/sec) elapsed = 0:0:11:18 / Wed Feb 11 18:26:48 2015
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(3,2,0) tid=(88,0,0)
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(5,6,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 815364  inst.: 189185448 (ipc=327.8) sim_rate=278623 (inst/sec) elapsed = 0:0:11:19 / Wed Feb 11 18:26:49 2015
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(3,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(2,3,0) tid=(56,0,0)
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(0,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(1,4,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 816864  inst.: 189721640 (ipc=331.3) sim_rate=279002 (inst/sec) elapsed = 0:0:11:20 / Wed Feb 11 18:26:50 2015
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(3,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(2,3,0) tid=(88,0,0)
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(5,1,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 817364  inst.: 190013032 (ipc=341.0) sim_rate=279020 (inst/sec) elapsed = 0:0:11:21 / Wed Feb 11 18:26:51 2015
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(5,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(3,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(0,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(0,7,0) tid=(184,0,0)
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(3,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(2,3,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 818364  inst.: 190557864 (ipc=355.6) sim_rate=279410 (inst/sec) elapsed = 0:0:11:22 / Wed Feb 11 18:26:52 2015
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(2,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(5,5,0) tid=(88,0,0)
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(5,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(0,6,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 819364  inst.: 190986504 (ipc=360.4) sim_rate=279628 (inst/sec) elapsed = 0:0:11:23 / Wed Feb 11 18:26:53 2015
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(0,9,0) tid=(152,0,0)
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(5,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 820364  inst.: 191314472 (ipc=358.4) sim_rate=279699 (inst/sec) elapsed = 0:0:11:24 / Wed Feb 11 18:26:54 2015
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(4,1,0) tid=(152,0,0)
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 821864  inst.: 191504712 (ipc=338.6) sim_rate=279568 (inst/sec) elapsed = 0:0:11:25 / Wed Feb 11 18:26:55 2015
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(4,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(2,2,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 823364  inst.: 191693896 (ipc=321.8) sim_rate=279437 (inst/sec) elapsed = 0:0:11:26 / Wed Feb 11 18:26:56 2015
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(2,9,0) tid=(56,0,0)
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(4,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 824364  inst.: 191893192 (ipc=315.7) sim_rate=279320 (inst/sec) elapsed = 0:0:11:27 / Wed Feb 11 18:26:57 2015
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(2,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(1,4,0) tid=(24,0,0)
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(3,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(4,2,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 825364  inst.: 192283432 (ipc=319.2) sim_rate=279481 (inst/sec) elapsed = 0:0:11:28 / Wed Feb 11 18:26:58 2015
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(0,2,0) tid=(24,0,0)
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(4,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(2,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(4,6,0) tid=(24,0,0)
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(0,8,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 826364  inst.: 192757288 (ipc=326.2) sim_rate=279763 (inst/sec) elapsed = 0:0:11:29 / Wed Feb 11 18:26:59 2015
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(3,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(5,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(2,1,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 827364  inst.: 193011016 (ipc=323.1) sim_rate=279726 (inst/sec) elapsed = 0:0:11:30 / Wed Feb 11 18:27:00 2015
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(2,8,0) tid=(184,0,0)
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(1,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(4,4,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 828364  inst.: 193361320 (ipc=324.2) sim_rate=279828 (inst/sec) elapsed = 0:0:11:31 / Wed Feb 11 18:27:01 2015
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(4,7,0) tid=(24,0,0)
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(2,7,0) tid=(88,0,0)
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(4,1,0) tid=(56,0,0)
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(5,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(0,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(3,1,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 829364  inst.: 193987592 (ipc=336.3) sim_rate=280328 (inst/sec) elapsed = 0:0:11:32 / Wed Feb 11 18:27:02 2015
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(5,3,0) tid=(184,0,0)
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(3,6,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 829864  inst.: 194318152 (ipc=342.7) sim_rate=280401 (inst/sec) elapsed = 0:0:11:33 / Wed Feb 11 18:27:03 2015
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(5,7,0) tid=(24,0,0)
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(0,6,0) tid=(56,0,0)
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(1,9,0) tid=(88,0,0)
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(0,6,0) tid=(152,0,0)
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(4,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(2,8,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 830864  inst.: 194973000 (ipc=354.5) sim_rate=280940 (inst/sec) elapsed = 0:0:11:34 / Wed Feb 11 18:27:04 2015
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(2,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(2,6,0) tid=(120,0,0)
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(3,9,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 831364  inst.: 195218408 (ipc=357.0) sim_rate=280889 (inst/sec) elapsed = 0:0:11:35 / Wed Feb 11 18:27:05 2015
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(1,7,0) tid=(88,0,0)
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(5,5,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 832364  inst.: 195436328 (ipc=352.0) sim_rate=280799 (inst/sec) elapsed = 0:0:11:36 / Wed Feb 11 18:27:06 2015
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(2,1,0) tid=(152,0,0)
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(4,1,0) tid=(120,0,0)
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(0,3,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 833864  inst.: 195697224 (ipc=343.0) sim_rate=280770 (inst/sec) elapsed = 0:0:11:37 / Wed Feb 11 18:27:07 2015
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(1,7,0) tid=(120,0,0)
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(2,7,0) tid=(120,0,0)
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(1,7,0) tid=(152,0,0)
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(1,9,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 834864  inst.: 196067688 (ipc=343.9) sim_rate=280899 (inst/sec) elapsed = 0:0:11:38 / Wed Feb 11 18:27:08 2015
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(4,8,0) tid=(56,0,0)
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(0,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(3,2,0) tid=(88,0,0)
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(5,6,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 835864  inst.: 196498472 (ipc=346.6) sim_rate=281113 (inst/sec) elapsed = 0:0:11:39 / Wed Feb 11 18:27:09 2015
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(1,6,0) tid=(120,0,0)
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(5,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(3,8,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 836364  inst.: 196760808 (ipc=349.4) sim_rate=281086 (inst/sec) elapsed = 0:0:11:40 / Wed Feb 11 18:27:10 2015
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(3,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(2,4,0) tid=(152,0,0)
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(0,6,0) tid=(24,0,0)
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 837364  inst.: 197194088 (ipc=351.9) sim_rate=281303 (inst/sec) elapsed = 0:0:11:41 / Wed Feb 11 18:27:11 2015
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(1,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(2,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(0,3,0) tid=(56,0,0)
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(4,6,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 838364  inst.: 197607016 (ipc=353.7) sim_rate=281491 (inst/sec) elapsed = 0:0:11:42 / Wed Feb 11 18:27:12 2015
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(4,8,0) tid=(152,0,0)
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(2,2,0) tid=(184,0,0)
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(3,7,0) tid=(152,0,0)
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(2,3,0) tid=(120,0,0)
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(3,9,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 839364  inst.: 198125672 (ipc=358.4) sim_rate=281828 (inst/sec) elapsed = 0:0:11:43 / Wed Feb 11 18:27:13 2015
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(4,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(5,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(5,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 839864  inst.: 198439144 (ipc=362.2) sim_rate=281873 (inst/sec) elapsed = 0:0:11:44 / Wed Feb 11 18:27:14 2015
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(3,9,0) tid=(24,0,0)
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(1,2,0) tid=(184,0,0)
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(5,4,0) tid=(24,0,0)
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(0,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(5,9,0) tid=(152,0,0)
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(0,4,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 840864  inst.: 198985480 (ipc=367.3) sim_rate=282248 (inst/sec) elapsed = 0:0:11:45 / Wed Feb 11 18:27:15 2015
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(1,7,0) tid=(88,0,0)
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(5,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 841364  inst.: 199194664 (ipc=368.0) sim_rate=282145 (inst/sec) elapsed = 0:0:11:46 / Wed Feb 11 18:27:16 2015
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(1,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(0,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(0,6,0) tid=(24,0,0)
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(0,1,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 842864  inst.: 199621512 (ipc=364.7) sim_rate=282350 (inst/sec) elapsed = 0:0:11:47 / Wed Feb 11 18:27:17 2015
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(2,2,0) tid=(88,0,0)
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(5,1,0) tid=(152,0,0)
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(4,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(4,3,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 843864  inst.: 199945320 (ipc=363.7) sim_rate=282408 (inst/sec) elapsed = 0:0:11:48 / Wed Feb 11 18:27:18 2015
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(3,4,0) tid=(152,0,0)
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(3,4,0) tid=(152,0,0)
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(2,7,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 844864  inst.: 200260360 (ipc=362.5) sim_rate=282454 (inst/sec) elapsed = 0:0:11:49 / Wed Feb 11 18:27:19 2015
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(0,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(4,2,0) tid=(120,0,0)
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(3,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(1,2,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 845864  inst.: 200640232 (ipc=362.9) sim_rate=282591 (inst/sec) elapsed = 0:0:11:50 / Wed Feb 11 18:27:20 2015
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(2,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(3,2,0) tid=(24,0,0)
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(1,5,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 846364  inst.: 200944360 (ipc=365.8) sim_rate=282622 (inst/sec) elapsed = 0:0:11:51 / Wed Feb 11 18:27:21 2015
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(4,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(2,7,0) tid=(88,0,0)
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(3,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(3,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(2,9,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 847364  inst.: 201440520 (ipc=368.8) sim_rate=282922 (inst/sec) elapsed = 0:0:11:52 / Wed Feb 11 18:27:22 2015
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(3,7,0) tid=(24,0,0)
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(1,4,0) tid=(184,0,0)
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(2,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(3,3,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 848364  inst.: 201935880 (ipc=371.7) sim_rate=283220 (inst/sec) elapsed = 0:0:11:53 / Wed Feb 11 18:27:23 2015
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(0,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(0,2,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 848864  inst.: 202169128 (ipc=372.8) sim_rate=283150 (inst/sec) elapsed = 0:0:11:54 / Wed Feb 11 18:27:24 2015
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(1,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(2,2,0) tid=(152,0,0)
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(0,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(1,3,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 849864  inst.: 202580072 (ipc=373.6) sim_rate=283328 (inst/sec) elapsed = 0:0:11:55 / Wed Feb 11 18:27:25 2015
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(3,5,0) tid=(152,0,0)
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(2,5,0) tid=(88,0,0)
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(5,5,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 850864  inst.: 202976104 (ipc=374.1) sim_rate=283486 (inst/sec) elapsed = 0:0:11:56 / Wed Feb 11 18:27:26 2015
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(1,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(5,6,0) tid=(152,0,0)
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(1,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(2,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 851864  inst.: 203367272 (ipc=374.5) sim_rate=283636 (inst/sec) elapsed = 0:0:11:57 / Wed Feb 11 18:27:27 2015
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(1,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(1,6,0) tid=(152,0,0)
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(0,6,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 852864  inst.: 203654632 (ipc=372.7) sim_rate=283641 (inst/sec) elapsed = 0:0:11:58 / Wed Feb 11 18:27:28 2015
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(0,9,0) tid=(24,0,0)
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(0,3,0) tid=(56,0,0)
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(2,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(0,9,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 853864  inst.: 204011688 (ipc=372.4) sim_rate=283743 (inst/sec) elapsed = 0:0:11:59 / Wed Feb 11 18:27:29 2015
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(1,3,0) tid=(56,0,0)
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(5,2,0) tid=(184,0,0)
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(5,1,0) tid=(24,0,0)
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(4,5,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 854864  inst.: 204462440 (ipc=373.9) sim_rate=283975 (inst/sec) elapsed = 0:0:12:00 / Wed Feb 11 18:27:30 2015
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(1,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(5,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(2,6,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 855364  inst.: 204684744 (ipc=374.6) sim_rate=283890 (inst/sec) elapsed = 0:0:12:01 / Wed Feb 11 18:27:31 2015
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(5,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(0,8,0) tid=(184,0,0)
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(4,6,0) tid=(184,0,0)
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(1,7,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 856364  inst.: 205162760 (ipc=376.6) sim_rate=284158 (inst/sec) elapsed = 0:0:12:02 / Wed Feb 11 18:27:32 2015
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(2,8,0) tid=(24,0,0)
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(4,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(3,7,0) tid=(184,0,0)
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(2,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(0,1,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 857364  inst.: 205640040 (ipc=378.5) sim_rate=284426 (inst/sec) elapsed = 0:0:12:03 / Wed Feb 11 18:27:33 2015
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(1,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(4,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(1,7,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 857864  inst.: 205896168 (ipc=379.7) sim_rate=284386 (inst/sec) elapsed = 0:0:12:04 / Wed Feb 11 18:27:34 2015
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(3,2,0) tid=(120,0,0)
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(0,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(5,2,0) tid=(24,0,0)
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(2,3,0) tid=(120,0,0)
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(5,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 858864  inst.: 206442632 (ipc=382.8) sim_rate=284748 (inst/sec) elapsed = 0:0:12:05 / Wed Feb 11 18:27:35 2015
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(5,8,0) tid=(56,0,0)
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(0,4,0) tid=(24,0,0)
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(3,8,0) tid=(24,0,0)
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(3,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(1,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 859864  inst.: 206895816 (ipc=384.1) sim_rate=284980 (inst/sec) elapsed = 0:0:12:06 / Wed Feb 11 18:27:36 2015
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(1,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(2,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(0,3,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 860864  inst.: 207177896 (ipc=382.3) sim_rate=284976 (inst/sec) elapsed = 0:0:12:07 / Wed Feb 11 18:27:37 2015
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(4,3,0) tid=(184,0,0)
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(4,7,0) tid=(184,0,0)
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(4,3,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 861864  inst.: 207461736 (ipc=380.6) sim_rate=284974 (inst/sec) elapsed = 0:0:12:08 / Wed Feb 11 18:27:38 2015
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(5,5,0) tid=(152,0,0)
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(0,7,0) tid=(184,0,0)
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(3,3,0) tid=(88,0,0)
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 862864  inst.: 207861384 (ipc=380.9) sim_rate=285132 (inst/sec) elapsed = 0:0:12:09 / Wed Feb 11 18:27:39 2015
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(4,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(0,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(1,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(4,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 863864  inst.: 208301480 (ipc=381.9) sim_rate=285344 (inst/sec) elapsed = 0:0:12:10 / Wed Feb 11 18:27:40 2015
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(1,1,0) tid=(56,0,0)
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(4,2,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 864364  inst.: 208498376 (ipc=382.0) sim_rate=285223 (inst/sec) elapsed = 0:0:12:11 / Wed Feb 11 18:27:41 2015
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(5,2,0) tid=(152,0,0)
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(1,7,0) tid=(120,0,0)
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(1,2,0) tid=(152,0,0)
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(1,7,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 865364  inst.: 208975112 (ipc=383.5) sim_rate=285485 (inst/sec) elapsed = 0:0:12:12 / Wed Feb 11 18:27:42 2015
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(3,9,0) tid=(184,0,0)
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(5,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(1,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(3,5,0) tid=(88,0,0)
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(3,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 866364  inst.: 209510632 (ipc=386.0) sim_rate=285826 (inst/sec) elapsed = 0:0:12:13 / Wed Feb 11 18:27:43 2015
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(1,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(3,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(4,1,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 866864  inst.: 209725224 (ipc=386.3) sim_rate=285729 (inst/sec) elapsed = 0:0:12:14 / Wed Feb 11 18:27:44 2015
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(1,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(4,3,0) tid=(88,0,0)
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(4,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(2,2,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 867864  inst.: 210195592 (ipc=387.6) sim_rate=285980 (inst/sec) elapsed = 0:0:12:15 / Wed Feb 11 18:27:45 2015
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(3,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(2,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(3,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(5,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(1,2,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 868864  inst.: 210668360 (ipc=389.0) sim_rate=286234 (inst/sec) elapsed = 0:0:12:16 / Wed Feb 11 18:27:46 2015
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(5,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(5,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 869364  inst.: 210882280 (ipc=389.3) sim_rate=286136 (inst/sec) elapsed = 0:0:12:17 / Wed Feb 11 18:27:47 2015
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(0,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(0,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(0,9,0) tid=(24,0,0)
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(2,1,0) tid=(184,0,0)
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(4,6,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 870364  inst.: 211328264 (ipc=390.1) sim_rate=286352 (inst/sec) elapsed = 0:0:12:18 / Wed Feb 11 18:27:48 2015
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(4,3,0) tid=(152,0,0)
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(4,6,0) tid=(184,0,0)
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(1,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(3,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 871364  inst.: 211767976 (ipc=390.9) sim_rate=286560 (inst/sec) elapsed = 0:0:12:19 / Wed Feb 11 18:27:49 2015
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(1,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(2,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(2,2,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 872364  inst.: 212163592 (ipc=390.9) sim_rate=286707 (inst/sec) elapsed = 0:0:12:20 / Wed Feb 11 18:27:50 2015
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(1,6,0) tid=(56,0,0)
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(5,3,0) tid=(120,0,0)
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(4,4,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 873364  inst.: 212513000 (ipc=390.3) sim_rate=286792 (inst/sec) elapsed = 0:0:12:21 / Wed Feb 11 18:27:51 2015
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(1,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 873864  inst.: 212747208 (ipc=390.9) sim_rate=286721 (inst/sec) elapsed = 0:0:12:22 / Wed Feb 11 18:27:52 2015
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(1,6,0) tid=(184,0,0)
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(2,4,0) tid=(120,0,0)
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(5,5,0) tid=(152,0,0)
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(5,4,0) tid=(184,0,0)
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(3,9,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 874864  inst.: 213275848 (ipc=392.8) sim_rate=287046 (inst/sec) elapsed = 0:0:12:23 / Wed Feb 11 18:27:53 2015
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(3,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(3,5,0) tid=(120,0,0)
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(4,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(5,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(0,9,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 875864  inst.: 213738312 (ipc=393.8) sim_rate=287282 (inst/sec) elapsed = 0:0:12:24 / Wed Feb 11 18:27:54 2015
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(0,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(1,3,0) tid=(88,0,0)
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(2,5,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 876364  inst.: 214000456 (ipc=394.7) sim_rate=287248 (inst/sec) elapsed = 0:0:12:25 / Wed Feb 11 18:27:55 2015
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(1,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(5,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(3,3,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 877364  inst.: 214404616 (ipc=394.9) sim_rate=287405 (inst/sec) elapsed = 0:0:12:26 / Wed Feb 11 18:27:56 2015
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(1,2,0) tid=(56,0,0)
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(4,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(0,4,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 878364  inst.: 214798344 (ipc=394.8) sim_rate=287547 (inst/sec) elapsed = 0:0:12:27 / Wed Feb 11 18:27:57 2015
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(3,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(0,2,0) tid=(152,0,0)
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(1,1,0) tid=(120,0,0)
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(0,4,0) tid=(24,0,0)
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(5,9,0) tid=(88,0,0)
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(3,8,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 879364  inst.: 215363496 (ipc=397.1) sim_rate=287919 (inst/sec) elapsed = 0:0:12:28 / Wed Feb 11 18:27:58 2015
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(3,5,0) tid=(152,0,0)
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(4,2,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 879864  inst.: 215585576 (ipc=397.4) sim_rate=287831 (inst/sec) elapsed = 0:0:12:29 / Wed Feb 11 18:27:59 2015
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(3,6,0) tid=(88,0,0)
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(5,7,0) tid=(88,0,0)
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(5,1,0) tid=(24,0,0)
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(3,4,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 880864  inst.: 215962184 (ipc=397.2) sim_rate=287949 (inst/sec) elapsed = 0:0:12:30 / Wed Feb 11 18:28:00 2015
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(5,9,0) tid=(24,0,0)
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(5,1,0) tid=(152,0,0)
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(0,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(4,9,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 881864  inst.: 216383240 (ipc=397.5) sim_rate=288126 (inst/sec) elapsed = 0:0:12:31 / Wed Feb 11 18:28:01 2015
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(1,4,0) tid=(120,0,0)
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(3,5,0) tid=(56,0,0)
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(0,7,0) tid=(24,0,0)
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(3,6,0) tid=(120,0,0)
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(5,7,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 882864  inst.: 216852424 (ipc=398.4) sim_rate=288367 (inst/sec) elapsed = 0:0:12:32 / Wed Feb 11 18:28:02 2015
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(0,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(2,2,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 883364  inst.: 217136744 (ipc=399.5) sim_rate=288362 (inst/sec) elapsed = 0:0:12:33 / Wed Feb 11 18:28:03 2015
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(3,7,0) tid=(120,0,0)
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(4,1,0) tid=(88,0,0)
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(5,8,0) tid=(120,0,0)
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(1,1,0) tid=(152,0,0)
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(1,1,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 884364  inst.: 217630536 (ipc=400.6) sim_rate=288634 (inst/sec) elapsed = 0:0:12:34 / Wed Feb 11 18:28:04 2015
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(2,2,0) tid=(24,0,0)
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(0,6,0) tid=(184,0,0)
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(2,6,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 884864  inst.: 217854856 (ipc=400.9) sim_rate=288549 (inst/sec) elapsed = 0:0:12:35 / Wed Feb 11 18:28:05 2015
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(4,2,0) tid=(88,0,0)
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(5,3,0) tid=(184,0,0)
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(2,5,0) tid=(152,0,0)
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(4,3,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 885864  inst.: 218322920 (ipc=401.8) sim_rate=288786 (inst/sec) elapsed = 0:0:12:36 / Wed Feb 11 18:28:06 2015
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(5,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(0,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(5,4,0) tid=(88,0,0)
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(0,9,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 886864  inst.: 218714472 (ipc=401.6) sim_rate=288922 (inst/sec) elapsed = 0:0:12:37 / Wed Feb 11 18:28:07 2015
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(4,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(4,5,0) tid=(88,0,0)
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(0,6,0) tid=(24,0,0)
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(3,8,0) tid=(184,0,0)
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(3,7,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 887864  inst.: 219142472 (ipc=401.9) sim_rate=289106 (inst/sec) elapsed = 0:0:12:38 / Wed Feb 11 18:28:08 2015
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(3,2,0) tid=(152,0,0)
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(5,6,0) tid=(184,0,0)
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(3,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(2,3,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 888864  inst.: 219554408 (ipc=402.1) sim_rate=289267 (inst/sec) elapsed = 0:0:12:39 / Wed Feb 11 18:28:09 2015
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(4,4,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84649,804364), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(84650,804364)
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(2,6,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 889364  inst.: 219802536 (ipc=402.6) sim_rate=289213 (inst/sec) elapsed = 0:0:12:40 / Wed Feb 11 18:28:10 2015
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(5,5,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (85093,804364), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(85094,804364)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85100,804364), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85101,804364)
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(4,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(0,1,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (85511,804364), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(85512,804364)
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(2,10,0) tid=(120,0,0)
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(2,1,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 890364  inst.: 220265096 (ipc=403.3) sim_rate=289441 (inst/sec) elapsed = 0:0:12:41 / Wed Feb 11 18:28:11 2015
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(4,5,0) tid=(88,0,0)
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(5,8,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 890864  inst.: 220486824 (ipc=403.5) sim_rate=289352 (inst/sec) elapsed = 0:0:12:42 / Wed Feb 11 18:28:12 2015
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(1,4,0) tid=(24,0,0)
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(0,6,0) tid=(56,0,0)
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(4,4,0) tid=(120,0,0)
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(2,3,0) tid=(24,0,0)
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(3,6,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 891864  inst.: 220988555 (ipc=404.7) sim_rate=289631 (inst/sec) elapsed = 0:0:12:43 / Wed Feb 11 18:28:13 2015
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(3,4,0) tid=(56,0,0)
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(1,7,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (87926,804364), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(87927,804364)
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(5,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (88018,804364), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(88019,804364)
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(3,5,0) tid=(24,0,0)
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(4,10,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 892864  inst.: 221459916 (ipc=405.4) sim_rate=289869 (inst/sec) elapsed = 0:0:12:44 / Wed Feb 11 18:28:14 2015
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(5,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (88594,804364), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(88595,804364)
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(0,10,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (88997,804364), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(88998,804364)
GPGPU-Sim uArch: cycles simulated: 893364  inst.: 221683475 (ipc=405.7) sim_rate=289782 (inst/sec) elapsed = 0:0:12:45 / Wed Feb 11 18:28:15 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (89014,804364), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(89015,804364)
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(3,10,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (89157,804364), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(89158,804364)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (89177,804364), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(89178,804364)
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(1,8,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (89519,804364), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(89520,804364)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (89548,804364), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(89549,804364)
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(4,7,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (89581,804364), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(89582,804364)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (89622,804364), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(89623,804364)
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(3,11,0) tid=(52,0,0)
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 894364  inst.: 222121004 (ipc=406.0) sim_rate=289975 (inst/sec) elapsed = 0:0:12:46 / Wed Feb 11 18:28:16 2015
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90059,804364), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90060,804364)
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(2,5,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90130,804364), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90131,804364)
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(5,9,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90342,804364), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90343,804364)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (90421,804364), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(90422,804364)
GPGPU-Sim uArch: cycles simulated: 894864  inst.: 222373008 (ipc=406.6) sim_rate=289925 (inst/sec) elapsed = 0:0:12:47 / Wed Feb 11 18:28:17 2015
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(1,10,0) tid=(88,0,0)
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(0,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (90838,804364), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(90839,804364)
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(3,10,0) tid=(88,0,0)
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(2,2,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (91319,804364), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(91320,804364)
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(0,8,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 895864  inst.: 222833684 (ipc=407.1) sim_rate=290148 (inst/sec) elapsed = 0:0:12:48 / Wed Feb 11 18:28:18 2015
GPGPU-Sim uArch: Shader 14 finished CTA #1 (91514,804364), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(91515,804364)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (91518,804364), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(91519,804364)
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(3,13,0) tid=(40,0,0)
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(4,10,0) tid=(31,0,0)
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(5,12,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (92067,804364), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(92068,804364)
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(4,9,0) tid=(135,0,0)
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(4,10,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (92493,804364), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(92494,804364)
GPGPU-Sim uArch: cycles simulated: 896864  inst.: 223305250 (ipc=407.8) sim_rate=290383 (inst/sec) elapsed = 0:0:12:49 / Wed Feb 11 18:28:19 2015
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(2,3,0) tid=(18,0,0)
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(5,6,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 897364  inst.: 223525675 (ipc=408.0) sim_rate=290293 (inst/sec) elapsed = 0:0:12:50 / Wed Feb 11 18:28:20 2015
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(1,10,0) tid=(33,0,0)
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(5,10,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (93390,804364), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(93391,804364)
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(3,13,0) tid=(156,0,0)
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(3,12,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 898364  inst.: 223928194 (ipc=408.0) sim_rate=290438 (inst/sec) elapsed = 0:0:12:51 / Wed Feb 11 18:28:21 2015
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(2,9,0) tid=(92,0,0)
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(5,1,0) tid=(61,0,0)
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(5,6,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (94621,804364), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(94622,804364)
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(0,9,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (94913,804364), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(94914,804364)
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(3,9,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 899364  inst.: 224391630 (ipc=408.5) sim_rate=290662 (inst/sec) elapsed = 0:0:12:52 / Wed Feb 11 18:28:22 2015
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(3,13,0) tid=(128,0,0)
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(5,4,0) tid=(64,0,0)
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(0,12,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95558,804364), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95559,804364)
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(1,8,0) tid=(4,0,0)
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(5,4,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 900364  inst.: 224872003 (ipc=409.3) sim_rate=290908 (inst/sec) elapsed = 0:0:12:53 / Wed Feb 11 18:28:23 2015
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(5,13,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (96219,804364), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(96220,804364)
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(0,10,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 900864  inst.: 225112963 (ipc=409.7) sim_rate=290843 (inst/sec) elapsed = 0:0:12:54 / Wed Feb 11 18:28:24 2015
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(2,4,0) tid=(68,0,0)
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(2,14,0) tid=(26,0,0)
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(1,13,0) tid=(21,0,0)
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(5,9,0) tid=(120,0,0)
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(2,12,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (97424,804364), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 901864  inst.: 225576390 (ipc=410.2) sim_rate=291066 (inst/sec) elapsed = 0:0:12:55 / Wed Feb 11 18:28:25 2015
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(4,14,0) tid=(35,0,0)
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(1,14,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (97797,804364), 3 CTAs running
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(2,12,0) tid=(4,0,0)
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(5,2,0) tid=(68,0,0)
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(4,11,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98440,804364), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 902864  inst.: 226068074 (ipc=411.0) sim_rate=291324 (inst/sec) elapsed = 0:0:12:56 / Wed Feb 11 18:28:26 2015
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98564,804364), 3 CTAs running
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(2,9,0) tid=(143,0,0)
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(5,2,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98862,804364), 3 CTAs running
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(2,8,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 903364  inst.: 226312300 (ipc=411.4) sim_rate=291264 (inst/sec) elapsed = 0:0:12:57 / Wed Feb 11 18:28:27 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (99164,804364), 3 CTAs running
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(5,4,0) tid=(185,0,0)
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(2,4,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (99562,804364), 3 CTAs running
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(4,12,0) tid=(119,0,0)
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(0,12,0) tid=(33,0,0)
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(2,13,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 904364  inst.: 226801958 (ipc=412.2) sim_rate=291519 (inst/sec) elapsed = 0:0:12:58 / Wed Feb 11 18:28:28 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (100022,804364), 3 CTAs running
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(5,8,0) tid=(7,0,0)
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(1,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(0,12,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (100761,804364), 3 CTAs running
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(2,13,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 905364  inst.: 227196038 (ipc=412.0) sim_rate=291650 (inst/sec) elapsed = 0:0:12:59 / Wed Feb 11 18:28:29 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (101110,804364), 2 CTAs running
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(1,9,0) tid=(103,0,0)
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(2,9,0) tid=(71,0,0)
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(4,8,0) tid=(71,0,0)
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(5,9,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 906364  inst.: 227573606 (ipc=411.7) sim_rate=291761 (inst/sec) elapsed = 0:0:13:00 / Wed Feb 11 18:28:30 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (102212,804364), 2 CTAs running
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(4,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(1,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(3,10,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (102845,804364), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 907364  inst.: 227938950 (ipc=411.3) sim_rate=291855 (inst/sec) elapsed = 0:0:13:01 / Wed Feb 11 18:28:31 2015
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(5,11,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (103320,804364), 2 CTAs running
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(2,12,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (103422,804364), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (103618,804364), 1 CTAs running
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(4,9,0) tid=(39,0,0)
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(1,12,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 908364  inst.: 228293094 (ipc=410.7) sim_rate=291934 (inst/sec) elapsed = 0:0:13:02 / Wed Feb 11 18:28:32 2015
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(3,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(3,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(0,14,0) tid=(7,0,0)
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(5,9,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (104960,804364), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 909364  inst.: 228692262 (ipc=410.6) sim_rate=292071 (inst/sec) elapsed = 0:0:13:03 / Wed Feb 11 18:28:33 2015
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(3,13,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (105144,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (105251,804364), 1 CTAs running
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(4,9,0) tid=(103,0,0)
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(1,13,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105624,804364), 2 CTAs running
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(1,13,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 910364  inst.: 229100390 (ipc=410.6) sim_rate=292219 (inst/sec) elapsed = 0:0:13:04 / Wed Feb 11 18:28:34 2015
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(4,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (106163,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(0,13,0) tid=(103,0,0)
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(4,9,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (106838,804364), 3 CTAs running
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(2,8,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 911364  inst.: 229464934 (ipc=410.1) sim_rate=292312 (inst/sec) elapsed = 0:0:13:05 / Wed Feb 11 18:28:35 2015
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(3,7,0) tid=(39,0,0)
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(0,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,9,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 912364  inst.: 229789638 (ipc=409.3) sim_rate=292353 (inst/sec) elapsed = 0:0:13:06 / Wed Feb 11 18:28:36 2015
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(5,12,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (108136,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (108279,804364), 3 CTAs running
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(2,8,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (108604,804364), 2 CTAs running
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(3,7,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (108961,804364), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 913364  inst.: 230064774 (ipc=408.1) sim_rate=292331 (inst/sec) elapsed = 0:0:13:07 / Wed Feb 11 18:28:37 2015
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(4,12,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (109330,804364), 3 CTAs running
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(2,13,0) tid=(71,0,0)
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(4,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(1,13,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (110479,804364), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 914864  inst.: 230499846 (ipc=406.5) sim_rate=292512 (inst/sec) elapsed = 0:0:13:08 / Wed Feb 11 18:28:38 2015
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(0,12,0) tid=(39,0,0)
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(2,12,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (111113,804364), 3 CTAs running
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(2,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(5,9,0) tid=(39,0,0)
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(3,12,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 916364  inst.: 230909638 (ipc=404.7) sim_rate=292661 (inst/sec) elapsed = 0:0:13:09 / Wed Feb 11 18:28:39 2015
GPGPU-Sim uArch: Shader 4 finished CTA #3 (112218,804364), 1 CTAs running
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(1,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(1,13,0) tid=(71,0,0)
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(2,12,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 917364  inst.: 231223654 (ipc=403.9) sim_rate=292688 (inst/sec) elapsed = 0:0:13:10 / Wed Feb 11 18:28:40 2015
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(3,11,0) tid=(103,0,0)
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(4,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(0,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(4,13,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 918864  inst.: 231680646 (ipc=402.6) sim_rate=292895 (inst/sec) elapsed = 0:0:13:11 / Wed Feb 11 18:28:41 2015
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(2,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(4,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(5,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (115469,804364), 2 CTAs running
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(4,14,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 920364  inst.: 232035750 (ipc=400.5) sim_rate=292974 (inst/sec) elapsed = 0:0:13:12 / Wed Feb 11 18:28:42 2015
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(1,12,0) tid=(135,0,0)
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(1,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(4,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(4,11,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 921864  inst.: 232396806 (ipc=398.4) sim_rate=293060 (inst/sec) elapsed = 0:0:13:13 / Wed Feb 11 18:28:43 2015
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(5,11,0) tid=(71,0,0)
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(5,11,0) tid=(71,0,0)
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(4,13,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 923364  inst.: 232716486 (ipc=396.1) sim_rate=293093 (inst/sec) elapsed = 0:0:13:14 / Wed Feb 11 18:28:44 2015
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(1,13,0) tid=(135,0,0)
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(5,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(5,13,0) tid=(39,0,0)
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(1,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(0,13,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 924864  inst.: 233151430 (ipc=394.8) sim_rate=293272 (inst/sec) elapsed = 0:0:13:15 / Wed Feb 11 18:28:45 2015
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(2,14,0) tid=(135,0,0)
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(0,14,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 925864  inst.: 233430054 (ipc=393.8) sim_rate=293253 (inst/sec) elapsed = 0:0:13:16 / Wed Feb 11 18:28:46 2015
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(0,13,0) tid=(71,0,0)
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(4,12,0) tid=(39,0,0)
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(1,14,0) tid=(103,0,0)
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(1,11,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 927364  inst.: 233787942 (ipc=391.9) sim_rate=293334 (inst/sec) elapsed = 0:0:13:17 / Wed Feb 11 18:28:47 2015
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(1,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(0,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(5,13,0) tid=(71,0,0)
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(0,13,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 928864  inst.: 234163494 (ipc=390.2) sim_rate=293437 (inst/sec) elapsed = 0:0:13:18 / Wed Feb 11 18:28:48 2015
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(0,12,0) tid=(135,0,0)
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(5,11,0) tid=(71,0,0)
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(5,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(5,13,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 930364  inst.: 234531014 (ipc=388.5) sim_rate=293530 (inst/sec) elapsed = 0:0:13:19 / Wed Feb 11 18:28:49 2015
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(1,14,0) tid=(7,0,0)
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(3,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(1,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(4,11,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 931864  inst.: 234941734 (ipc=387.2) sim_rate=293677 (inst/sec) elapsed = 0:0:13:20 / Wed Feb 11 18:28:50 2015
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(1,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(5,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(1,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(1,10,0) tid=(39,0,0)
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(0,14,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 933364  inst.: 235399462 (ipc=386.2) sim_rate=293881 (inst/sec) elapsed = 0:0:13:21 / Wed Feb 11 18:28:51 2015
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(0,11,0) tid=(167,0,0)
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(1,11,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 934364  inst.: 235657350 (ipc=385.2) sim_rate=293837 (inst/sec) elapsed = 0:0:13:22 / Wed Feb 11 18:28:52 2015
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(5,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(4,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(1,11,0) tid=(39,0,0)
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(1,13,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 935864  inst.: 236043974 (ipc=383.8) sim_rate=293952 (inst/sec) elapsed = 0:0:13:23 / Wed Feb 11 18:28:53 2015
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(1,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(1,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(5,12,0) tid=(71,0,0)
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(2,14,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 937364  inst.: 236419366 (ipc=382.3) sim_rate=294053 (inst/sec) elapsed = 0:0:13:24 / Wed Feb 11 18:28:54 2015
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(2,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(2,13,0) tid=(103,0,0)
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(4,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(5,12,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 938864  inst.: 236786310 (ipc=380.7) sim_rate=294144 (inst/sec) elapsed = 0:0:13:25 / Wed Feb 11 18:28:55 2015
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(5,11,0) tid=(39,0,0)
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(0,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(3,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(3,13,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 940364  inst.: 237176326 (ipc=379.4) sim_rate=294263 (inst/sec) elapsed = 0:0:13:26 / Wed Feb 11 18:28:56 2015
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(4,12,0) tid=(71,0,0)
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(3,14,0) tid=(167,0,0)
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(5,13,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 941364  inst.: 237462854 (ipc=378.7) sim_rate=294253 (inst/sec) elapsed = 0:0:13:27 / Wed Feb 11 18:28:57 2015
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(5,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(0,14,0) tid=(103,0,0)
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(5,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(0,13,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 942864  inst.: 237859814 (ipc=377.5) sim_rate=294380 (inst/sec) elapsed = 0:0:13:28 / Wed Feb 11 18:28:58 2015
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(2,14,0) tid=(167,0,0)
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(1,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(1,13,0) tid=(39,0,0)
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(1,12,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 944364  inst.: 238263654 (ipc=376.3) sim_rate=294516 (inst/sec) elapsed = 0:0:13:29 / Wed Feb 11 18:28:59 2015
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(5,13,0) tid=(135,0,0)
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(5,12,0) tid=(71,0,0)
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(1,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(2,10,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 945864  inst.: 238611494 (ipc=374.8) sim_rate=294582 (inst/sec) elapsed = 0:0:13:30 / Wed Feb 11 18:29:00 2015
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(2,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(2,11,0) tid=(167,0,0)
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(1,12,0) tid=(71,0,0)
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(4,12,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 947364  inst.: 239039782 (ipc=373.8) sim_rate=294746 (inst/sec) elapsed = 0:0:13:31 / Wed Feb 11 18:29:01 2015
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(3,10,0) tid=(135,0,0)
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(5,11,0) tid=(167,0,0)
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(4,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(3,12,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 948864  inst.: 239398214 (ipc=372.4) sim_rate=294825 (inst/sec) elapsed = 0:0:13:32 / Wed Feb 11 18:29:02 2015
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(3,11,0) tid=(39,0,0)
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(0,13,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 949864  inst.: 239657446 (ipc=371.7) sim_rate=294781 (inst/sec) elapsed = 0:0:13:33 / Wed Feb 11 18:29:03 2015
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(2,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(0,13,0) tid=(39,0,0)
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(0,14,0) tid=(167,0,0)
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(3,12,0) tid=(71,0,0)
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(4,12,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 951364  inst.: 240092358 (ipc=370.8) sim_rate=294953 (inst/sec) elapsed = 0:0:13:34 / Wed Feb 11 18:29:04 2015
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(5,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(1,12,0) tid=(103,0,0)
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(4,13,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 952864  inst.: 240444614 (ipc=369.5) sim_rate=295024 (inst/sec) elapsed = 0:0:13:35 / Wed Feb 11 18:29:05 2015
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(0,13,0) tid=(103,0,0)
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(5,13,0) tid=(103,0,0)
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(4,11,0) tid=(103,0,0)
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(1,11,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 954364  inst.: 240843110 (ipc=368.4) sim_rate=295150 (inst/sec) elapsed = 0:0:13:36 / Wed Feb 11 18:29:06 2015
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(4,11,0) tid=(39,0,0)
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(5,10,0) tid=(167,0,0)
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(2,14,0) tid=(7,0,0)
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(5,11,0) tid=(39,0,0)
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(2,10,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 955864  inst.: 241240582 (ipc=367.4) sim_rate=295276 (inst/sec) elapsed = 0:0:13:37 / Wed Feb 11 18:29:07 2015
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(1,11,0) tid=(71,0,0)
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(0,13,0) tid=(135,0,0)
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(1,11,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 957364  inst.: 241620230 (ipc=366.3) sim_rate=295379 (inst/sec) elapsed = 0:0:13:38 / Wed Feb 11 18:29:08 2015
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(0,12,0) tid=(39,0,0)
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(4,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(1,13,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 958364  inst.: 241912966 (ipc=365.8) sim_rate=295376 (inst/sec) elapsed = 0:0:13:39 / Wed Feb 11 18:29:09 2015
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(2,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(4,11,0) tid=(135,0,0)
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(3,10,0) tid=(103,0,0)
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(0,11,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 959864  inst.: 242267238 (ipc=364.5) sim_rate=295447 (inst/sec) elapsed = 0:0:13:40 / Wed Feb 11 18:29:10 2015
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(4,13,0) tid=(135,0,0)
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(2,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(0,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(2,14,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 961364  inst.: 242675398 (ipc=363.7) sim_rate=295585 (inst/sec) elapsed = 0:0:13:41 / Wed Feb 11 18:29:11 2015
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(2,11,0) tid=(135,0,0)
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(5,13,0) tid=(71,0,0)
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(2,10,0) tid=(71,0,0)
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(3,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(5,10,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 962864  inst.: 243114982 (ipc=363.0) sim_rate=295760 (inst/sec) elapsed = 0:0:13:42 / Wed Feb 11 18:29:12 2015
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(5,10,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158841,804364), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (158960,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (159094,804364), 1 CTAs running
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(5,14,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159127,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(5,14,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (159658,804364), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (159674,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (159784,804364), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159860,804364), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 964364  inst.: 243445798 (ipc=361.7) sim_rate=295802 (inst/sec) elapsed = 0:0:13:43 / Wed Feb 11 18:29:13 2015
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(4,13,0) tid=(167,0,0)
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(0,11,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (160844,804364), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (161083,804364), 1 CTAs running
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(4,13,0) tid=(39,0,0)
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(0,14,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (161854,804364), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (161896,804364), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 966364  inst.: 243808870 (ipc=359.4) sim_rate=295884 (inst/sec) elapsed = 0:0:13:44 / Wed Feb 11 18:29:14 2015
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(5,11,0) tid=(103,0,0)
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(2,11,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (163068,804364), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (163181,804364), 1 CTAs running
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(0,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(3,14,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 968364  inst.: 244150182 (ipc=357.1) sim_rate=295939 (inst/sec) elapsed = 0:0:13:45 / Wed Feb 11 18:29:15 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (164592,804364), 2 CTAs running
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(1,13,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (164824,804364), 1 CTAs running
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(5,12,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (165900,804364), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (166041,804364), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (166276,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(1,12,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (166481,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 970864  inst.: 244442374 (ipc=353.5) sim_rate=295935 (inst/sec) elapsed = 0:0:13:46 / Wed Feb 11 18:29:16 2015
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(2,14,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167540,804364), 2 CTAs running
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(0,14,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (168306,804364), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 973864  inst.: 244699174 (ipc=348.8) sim_rate=295887 (inst/sec) elapsed = 0:0:13:47 / Wed Feb 11 18:29:17 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (169669,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(3,12,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (171187,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(3,14,0) tid=(103,0,0)
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(1,14,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 978364  inst.: 244930086 (ipc=341.1) sim_rate=295809 (inst/sec) elapsed = 0:0:13:48 / Wed Feb 11 18:29:18 2015
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(4,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(0,14,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 983364  inst.: 245148838 (ipc=332.8) sim_rate=295716 (inst/sec) elapsed = 0:0:13:49 / Wed Feb 11 18:29:19 2015
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(4,14,0) tid=(39,0,0)
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(5,14,0) tid=(135,0,0)
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(4,14,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 988364  inst.: 245366950 (ipc=324.9) sim_rate=295622 (inst/sec) elapsed = 0:0:13:50 / Wed Feb 11 18:29:20 2015
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(2,14,0) tid=(103,0,0)
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(1,14,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 993364  inst.: 245580518 (ipc=317.5) sim_rate=295524 (inst/sec) elapsed = 0:0:13:51 / Wed Feb 11 18:29:21 2015
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(1,14,0) tid=(103,0,0)
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(1,14,0) tid=(71,0,0)
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(5,14,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 998364  inst.: 245797958 (ipc=310.4) sim_rate=295430 (inst/sec) elapsed = 0:0:13:52 / Wed Feb 11 18:29:22 2015
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(4,14,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (196661,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(5,14,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (198417,804364), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (198429,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: cycles simulated: 1003864  inst.: 246016038 (ipc=302.9) sim_rate=295337 (inst/sec) elapsed = 0:0:13:53 / Wed Feb 11 18:29:23 2015
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(0,14,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (201700,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (202061,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (202247,804364), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii' finished on shader 3.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi192ELi8EEEvPKiPiiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 202248
gpu_sim_insn = 60525592
gpu_ipc =     299.2642
gpu_tot_sim_cycle = 1006612
gpu_tot_sim_insn = 246105574
gpu_tot_ipc =     244.4890
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 792576
gpu_stall_icnt2sh    = 1013987
gpu_total_sim_rate=295444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4342270
	L1I_total_cache_misses = 319566
	L1I_total_cache_miss_rate = 0.0736
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 651377
L1D_cache:
	L1D_cache_core[0]: Access = 44363, Miss = 39063, Miss_rate = 0.881, Pending_hits = 3767, Reservation_fails = 284687
	L1D_cache_core[1]: Access = 46755, Miss = 40749, Miss_rate = 0.872, Pending_hits = 4595, Reservation_fails = 273521
	L1D_cache_core[2]: Access = 47535, Miss = 42157, Miss_rate = 0.887, Pending_hits = 3936, Reservation_fails = 300394
	L1D_cache_core[3]: Access = 46791, Miss = 41369, Miss_rate = 0.884, Pending_hits = 3952, Reservation_fails = 288900
	L1D_cache_core[4]: Access = 49012, Miss = 44183, Miss_rate = 0.901, Pending_hits = 3257, Reservation_fails = 304978
	L1D_cache_core[5]: Access = 45417, Miss = 40624, Miss_rate = 0.894, Pending_hits = 3484, Reservation_fails = 264249
	L1D_cache_core[6]: Access = 46482, Miss = 40715, Miss_rate = 0.876, Pending_hits = 4296, Reservation_fails = 264949
	L1D_cache_core[7]: Access = 46390, Miss = 39375, Miss_rate = 0.849, Pending_hits = 5377, Reservation_fails = 268702
	L1D_cache_core[8]: Access = 46396, Miss = 40834, Miss_rate = 0.880, Pending_hits = 4042, Reservation_fails = 281806
	L1D_cache_core[9]: Access = 45518, Miss = 40724, Miss_rate = 0.895, Pending_hits = 3427, Reservation_fails = 283486
	L1D_cache_core[10]: Access = 46559, Miss = 40859, Miss_rate = 0.878, Pending_hits = 4243, Reservation_fails = 271038
	L1D_cache_core[11]: Access = 47679, Miss = 41762, Miss_rate = 0.876, Pending_hits = 4332, Reservation_fails = 267368
	L1D_cache_core[12]: Access = 47778, Miss = 41925, Miss_rate = 0.877, Pending_hits = 4346, Reservation_fails = 275082
	L1D_cache_core[13]: Access = 50371, Miss = 43805, Miss_rate = 0.870, Pending_hits = 4900, Reservation_fails = 295177
	L1D_cache_core[14]: Access = 46510, Miss = 40979, Miss_rate = 0.881, Pending_hits = 4216, Reservation_fails = 271039
	L1D_total_cache_accesses = 703556
	L1D_total_cache_misses = 619123
	L1D_total_cache_miss_rate = 0.8800
	L1D_total_cache_pending_hits = 62170
	L1D_total_cache_reservation_fails = 4195376
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1732166
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 635
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 781
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 341312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2459988
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1292
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 532
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4022704
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 319566
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 651377
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29176, 27442, 27243, 27082, 23054, 21364, 23809, 23809, 26037, 24381, 18289, 18330, 17997, 17997, 17688, 17652, 12755, 12788, 13551, 13551, 13629, 13601, 9583, 9608, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 254958080
gpgpu_n_tot_w_icount = 7967440
gpgpu_n_stall_shd_mem = 5112660
gpgpu_n_mem_read_local = 781
gpgpu_n_mem_write_local = 532
gpgpu_n_mem_read_global = 276498
gpgpu_n_mem_write_global = 341941
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192760
gpgpu_n_store_insn = 7395328
gpgpu_n_shmem_insn = 37411520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 705188
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4407472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6888932	W0_Idle:4147230	W0_Scoreboard:6022606	W1:82916	W2:6276	W3:144	W4:1220	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:10920	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:3556	W29:192	W30:2152	W31:9356	W32:7850708
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2211984 {8:276498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35892736 {40:104096,72:8320,136:228896,}
traffic_breakdown_coretomem[INST_ACC_R] = 419232 {8:52404,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 85544 {136:629,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 6248 {8:781,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 72352 {136:532,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37603728 {136:276498,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2730496 {8:341312,}
traffic_breakdown_memtocore[INST_ACC_R] = 7126944 {136:52404,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 106216 {136:781,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4256 {8:532,}
fdwt53Kernel in launchFDWT53Kernel has finishedmaxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 413 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 975551 
mrq_lat_table:239907 	14230 	18820 	36629 	101409 	114850 	109952 	69403 	12167 	990 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162399 	287841 	159085 	9770 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	238056 	67955 	94843 	147870 	63076 	57576 	2780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	81718 	114975 	66798 	13417 	371 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	142430 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	567 	939 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     19008     20584     25447     10207     13809     20352     13499     13481     15255     28915 
dram[1]:     23066     23471     24785     23453     14488     14886     19528     28172     25409     19175     29776     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     21524     15748     17875     24597     16799     29750     14907     21164     20471     13096     11873     26964     11736 
dram[3]:     23338     22021     13275     21160     21744     18388     22763     21153     29234     25927     23679     23293     23660     22180     10716     18035 
dram[4]:     24481     23250     13619     12384     18552     18657     17019     18860     12151     19043     20045     28170     15528     14560     21311     17290 
dram[5]:     22257     23219     12319     11588     18290     21278     21417     20371     20263     23617     25445     16087     15878     23043     29507     11043 
average row accesses per activate:
dram[0]:  3.143705  3.448000  3.238154  3.603922  3.161691  3.572362  3.311476  3.681159  3.195364  3.525548  3.326823  3.635755  3.354728  3.628528  3.225506  3.593417 
dram[1]:  3.057801  3.288579  3.107711  3.235921  3.095278  3.333486  3.195804  3.350000  3.056837  3.236038  3.127832  3.452955  3.069672  3.285462  3.089708  3.191374 
dram[2]:  3.362460  3.219128  3.501650  3.330508  3.552579  3.216010  3.557013  3.473637  3.440840  3.328003  3.605196  3.502983  3.491819  3.385448  3.564570  3.293657 
dram[3]:  3.175653  3.086726  3.198247  3.199330  3.177182  3.174026  3.301947  3.153647  3.180180  3.124044  3.463966  3.185965  3.213948  3.101287  3.120328  3.151005 
dram[4]:  3.214314  3.445125  3.233825  3.553905  3.197474  3.554277  3.321552  3.631013  3.192990  3.511537  3.324359  3.650440  3.336882  3.508746  3.228490  3.538242 
dram[5]:  3.080451  3.242710  3.168614  3.238217  3.171590  3.296480  3.135528  3.354587  3.077746  3.227453  3.210295  3.442453  3.111158  3.282771  3.079308  3.244803 
average row locality = 718462/218000 = 3.295697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4392      4231      4369      4200      4167      4050      4221      4059      4161      4050      4172      4015      4259      4077      4275      4147 
dram[1]:      4295      4283      4303      4292      4130      4067      4120      4122      4118      4113      4074      4082      4172      4165      4257      4212 
dram[2]:      4200      4447      4232      4339      4079      4148      4018      4240      4037      4163      4016      4178      4117      4248      4137      4294 
dram[3]:      4262      4319      4328      4298      4106      4113      4103      4121      4095      4089      4107      4061      4175      4157      4180      4232 
dram[4]:      4435      4225      4368      4229      4150      4037      4244      4052      4172      3996      4178      4020      4261      4084      4272      4160 
dram[5]:      4359      4296      4283      4309      4100      4067      4139      4123      4141      4054      4076      4088      4155      4180      4225      4201 
total reads: 400968
bank skew: 4447/3996 = 1.11
chip skew: 66893/66746 = 1.00
number of total write accesses:
dram[0]:      3549      3096      3558      3152      3459      3059      3455      3053      3559      3195      3493      3042      3581      3122      3692      3277 
dram[1]:      3270      3261      3314      3293      3212      3230      3192      3181      3304      3304      3242      3221      3318      3270      3458      3409 
dram[2]:      3073      3530      3195      3521      3083      3445      3032      3468      3175      3538      3061      3455      3139      3569      3288      3703 
dram[3]:      3277      3262      3335      3342      3246      3219      3191      3186      3318      3265      3247      3203      3291      3314      3418      3447 
dram[4]:      3559      3089      3529      3188      3444      3068      3462      3043      3571      3157      3478      3029      3574      3137      3683      3288 
dram[5]:      3299      3266      3309      3317      3201      3238      3195      3190      3341      3282      3221      3210      3290      3308      3424      3447 
total reads: 317494
bank skew: 3703/3029 = 1.22
chip skew: 53342/52479 = 1.02
average mf latency per bank:
dram[0]:        356       347       359       354       367       353       373       362       362       356       356       350       361       357       355       348
dram[1]:        341       323       341       330       345       334       353       339       343       332       343       328       338       329       333       327
dram[2]:        378       380       385       389       382       419       398       402       386       393       383       387       384       388       380       384
dram[3]:        335       354       339       358       345       356       351       368       343       358       341       354       340       354       341       348
dram[4]:        365       358       363       365       376       361       377       375       374       363       395       362       375       360       366       355
dram[5]:        339       323       338       329       343       335       347       337       344       329       333       327       343       323       337       322
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1310      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1027122 n_act=35364 n_pre=35348 n_req=120187 n_rd=133690 n_write=97197 bw_util=0.3475
n_activity=888022 dram_eff=0.52
bk0: 8784a 1052894i bk1: 8462a 1069355i bk2: 8738a 1049895i bk3: 8400a 1071386i bk4: 8334a 1055521i bk5: 8100a 1077124i bk6: 8442a 1042857i bk7: 8118a 1064060i bk8: 8322a 1065210i bk9: 8100a 1081560i bk10: 8344a 1064347i bk11: 8030a 1082181i bk12: 8518a 1043862i bk13: 8154a 1063160i bk14: 8550a 1039114i bk15: 8294a 1056554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1027499 n_act=37354 n_pre=37338 n_req=119284 n_rd=133610 n_write=92920 bw_util=0.341
n_activity=889241 dram_eff=0.5095
bk0: 8590a 1064973i bk1: 8566a 1063010i bk2: 8606a 1060932i bk3: 8584a 1061036i bk4: 8260a 1068342i bk5: 8134a 1068033i bk6: 8240a 1056253i bk7: 8244a 1057061i bk8: 8236a 1072741i bk9: 8226a 1077061i bk10: 8148a 1073509i bk11: 8164a 1076421i bk12: 8344a 1052310i bk13: 8330a 1057766i bk14: 8514a 1045554i bk15: 8424a 1047922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.44849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1027542 n_act=35150 n_pre=35134 n_req=120168 n_rd=133786 n_write=97109 bw_util=0.3475
n_activity=887077 dram_eff=0.5206
bk0: 8400a 1077040i bk1: 8894a 1046976i bk2: 8464a 1069888i bk3: 8678a 1053409i bk4: 8158a 1080938i bk5: 8296a 1054053i bk6: 8036a 1066675i bk7: 8480a 1039247i bk8: 8074a 1085246i bk9: 8326a 1062202i bk10: 8032a 1087001i bk11: 8356a 1062060i bk12: 8234a 1068971i bk13: 8496a 1045850i bk14: 8274a 1058990i bk15: 8588a 1031233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.99597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1027182 n_act=37456 n_pre=37440 n_req=119307 n_rd=133492 n_write=93151 bw_util=0.3411
n_activity=886837 dram_eff=0.5111
bk0: 8524a 1069056i bk1: 8638a 1061271i bk2: 8656a 1063778i bk3: 8596a 1058786i bk4: 8212a 1068756i bk5: 8226a 1067088i bk6: 8206a 1060779i bk7: 8242a 1051785i bk8: 8190a 1078855i bk9: 8178a 1072120i bk10: 8214a 1077778i bk11: 8122a 1072638i bk12: 8350a 1066609i bk13: 8314a 1055575i bk14: 8360a 1049899i bk15: 8464a 1042497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.45748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1026893 n_act=35458 n_pre=35442 n_req=120182 n_rd=133766 n_write=97162 bw_util=0.3476
n_activity=889567 dram_eff=0.5192
bk0: 8870a 1052234i bk1: 8450a 1071481i bk2: 8736a 1060139i bk3: 8458a 1066094i bk4: 8300a 1060980i bk5: 8074a 1076375i bk6: 8488a 1042862i bk7: 8104a 1064996i bk8: 8344a 1068425i bk9: 7992a 1081996i bk10: 8356a 1061748i bk11: 8040a 1080043i bk12: 8522a 1045785i bk13: 8168a 1064768i bk14: 8544a 1036862i bk15: 8320a 1051081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.94582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1328721 n_nop=1027589 n_act=37218 n_pre=37202 n_req=119334 n_rd=133592 n_write=93120 bw_util=0.3412
n_activity=889324 dram_eff=0.5099
bk0: 8718a 1064970i bk1: 8592a 1063387i bk2: 8566a 1063715i bk3: 8618a 1063229i bk4: 8200a 1070016i bk5: 8134a 1065750i bk6: 8278a 1057931i bk7: 8246a 1059653i bk8: 8282a 1074919i bk9: 8108a 1077233i bk10: 8152a 1079450i bk11: 8176a 1074701i bk12: 8310a 1060466i bk13: 8360a 1060629i bk14: 8450a 1047249i bk15: 8402a 1045946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.45293

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57768, Miss = 34016, Miss_rate = 0.589, Pending_hits = 2929, Reservation_fails = 4718
L2_cache_bank[1]: Access = 53490, Miss = 32829, Miss_rate = 0.614, Pending_hits = 2917, Reservation_fails = 5330
L2_cache_bank[2]: Access = 57614, Miss = 33469, Miss_rate = 0.581, Pending_hits = 2399, Reservation_fails = 5501
L2_cache_bank[3]: Access = 55063, Miss = 33336, Miss_rate = 0.605, Pending_hits = 2314, Reservation_fails = 4065
L2_cache_bank[4]: Access = 53213, Miss = 32836, Miss_rate = 0.617, Pending_hits = 2888, Reservation_fails = 5070
L2_cache_bank[5]: Access = 58692, Miss = 34057, Miss_rate = 0.580, Pending_hits = 2895, Reservation_fails = 6026
L2_cache_bank[6]: Access = 54947, Miss = 33356, Miss_rate = 0.607, Pending_hits = 2377, Reservation_fails = 4775
L2_cache_bank[7]: Access = 56726, Miss = 33390, Miss_rate = 0.589, Pending_hits = 2371, Reservation_fails = 3678
L2_cache_bank[8]: Access = 58656, Miss = 34080, Miss_rate = 0.581, Pending_hits = 2912, Reservation_fails = 6341
L2_cache_bank[9]: Access = 53426, Miss = 32803, Miss_rate = 0.614, Pending_hits = 2952, Reservation_fails = 6424
L2_cache_bank[10]: Access = 57816, Miss = 33478, Miss_rate = 0.579, Pending_hits = 2381, Reservation_fails = 4810
L2_cache_bank[11]: Access = 54745, Miss = 33318, Miss_rate = 0.609, Pending_hits = 2409, Reservation_fails = 4166
L2_total_cache_accesses = 672156
L2_total_cache_misses = 400968
L2_total_cache_miss_rate = 0.5965
L2_total_cache_pending_hits = 31744
L2_total_cache_reservation_fails = 60904
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10087
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 685
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6677
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 62
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 470
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 453
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 176
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48299
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2698
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1407
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44100
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=1990259
icnt_total_pkts_simt_to_mem=1713120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4622
	minimum = 6
	maximum = 429
Network latency average = 16.9648
	minimum = 6
	maximum = 398
Slowest packet = 1051935
Flit latency average = 15.4831
	minimum = 6
	maximum = 394
Slowest flit = 2926800
Fragmentation average = 0.0458286
	minimum = 0
	maximum = 323
Injected packet rate average = 0.0568618
	minimum = 0.0354565 (at node 1)
	maximum = 0.0674667 (at node 23)
Accepted packet rate average = 0.0568618
	minimum = 0.0354367 (at node 1)
	maximum = 0.0674914 (at node 23)
Injected flit rate average = 0.15375
	minimum = 0.0768314 (at node 1)
	maximum = 0.220259 (at node 25)
Accepted flit rate average= 0.15375
	minimum = 0.114528 (at node 1)
	maximum = 0.201456 (at node 9)
Injected packet length average = 2.70392
Accepted packet length average = 2.70392
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6756 (8 samples)
	minimum = 6 (8 samples)
	maximum = 481.625 (8 samples)
Network latency average = 17.686 (8 samples)
	minimum = 6 (8 samples)
	maximum = 445.25 (8 samples)
Flit latency average = 16.6415 (8 samples)
	minimum = 6 (8 samples)
	maximum = 437.875 (8 samples)
Fragmentation average = 0.138217 (8 samples)
	minimum = 0 (8 samples)
	maximum = 269.125 (8 samples)
Injected packet rate average = 0.041145 (8 samples)
	minimum = 0.0278729 (8 samples)
	maximum = 0.0507623 (8 samples)
Accepted packet rate average = 0.041145 (8 samples)
	minimum = 0.0278357 (8 samples)
	maximum = 0.0508994 (8 samples)
Injected flit rate average = 0.113032 (8 samples)
	minimum = 0.0614347 (8 samples)
	maximum = 0.159935 (8 samples)
Accepted flit rate average = 0.113032 (8 samples)
	minimum = 0.0788227 (8 samples)
	maximum = 0.153142 (8 samples)
Injected packet size average = 2.74716 (8 samples)
Accepted packet size average = 2.74716 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 53 sec (833 sec)
gpgpu_simulation_rate = 295444 (inst/sec)
gpgpu_simulation_rate = 1208 (cycle/sec)

 sliding steps = 5 , gx = 4 , gy = 13 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,13,1) blockDim = (128,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1006612)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1006612)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1006612)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1006612)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1006612)
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1007612  inst.: 246252102 (ipc=146.5) sim_rate=295266 (inst/sec) elapsed = 0:0:13:54 / Wed Feb 11 18:29:24 2015
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(1,1,0) tid=(103,0,0)
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(2,1,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 1009612  inst.: 246525362 (ipc=139.9) sim_rate=295239 (inst/sec) elapsed = 0:0:13:55 / Wed Feb 11 18:29:25 2015
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(1,2,0) tid=(82,0,0)
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(3,7,0) tid=(90,0,0)
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(0,7,0) tid=(103,0,0)
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(0,11,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 1011112  inst.: 246898255 (ipc=176.2) sim_rate=295332 (inst/sec) elapsed = 0:0:13:56 / Wed Feb 11 18:29:26 2015
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(2,9,0) tid=(76,0,0)
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(0,6,0) tid=(92,0,0)
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(0,11,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 1012112  inst.: 247148953 (ipc=189.7) sim_rate=295279 (inst/sec) elapsed = 0:0:13:57 / Wed Feb 11 18:29:27 2015
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(0,2,0) tid=(98,0,0)
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(2,11,0) tid=(94,0,0)
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(3,5,0) tid=(122,0,0)
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(2,10,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1013612  inst.: 247559782 (ipc=207.7) sim_rate=295417 (inst/sec) elapsed = 0:0:13:58 / Wed Feb 11 18:29:28 2015
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(1,5,0) tid=(35,0,0)
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(2,11,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 1015612  inst.: 247789023 (ipc=187.0) sim_rate=295338 (inst/sec) elapsed = 0:0:13:59 / Wed Feb 11 18:29:29 2015
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(3,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(1,6,0) tid=(85,0,0)
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(3,7,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 1017612  inst.: 248081012 (ipc=179.6) sim_rate=295334 (inst/sec) elapsed = 0:0:14:00 / Wed Feb 11 18:29:30 2015
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(1,7,0) tid=(99,0,0)
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(1,4,0) tid=(70,0,0)
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(1,10,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 1019612  inst.: 248513326 (ipc=185.2) sim_rate=295497 (inst/sec) elapsed = 0:0:14:01 / Wed Feb 11 18:29:31 2015
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(2,10,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 1021112  inst.: 248691258 (ipc=178.3) sim_rate=295357 (inst/sec) elapsed = 0:0:14:02 / Wed Feb 11 18:29:32 2015
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(1,9,0) tid=(100,0,0)
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(3,8,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 1022612  inst.: 248862250 (ipc=172.3) sim_rate=295210 (inst/sec) elapsed = 0:0:14:03 / Wed Feb 11 18:29:33 2015
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(2,1,0) tid=(111,0,0)
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(2,8,0) tid=(19,0,0)
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(3,8,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 1024112  inst.: 249209713 (ipc=177.4) sim_rate=295272 (inst/sec) elapsed = 0:0:14:04 / Wed Feb 11 18:29:34 2015
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(0,4,0) tid=(8,0,0)
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(3,4,0) tid=(111,0,0)
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(0,5,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1025612  inst.: 249510410 (ipc=179.2) sim_rate=295278 (inst/sec) elapsed = 0:0:14:05 / Wed Feb 11 18:29:35 2015
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(1,9,0) tid=(86,0,0)
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(2,6,0) tid=(63,0,0)
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(1,6,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 1027112  inst.: 249850135 (ipc=182.7) sim_rate=295331 (inst/sec) elapsed = 0:0:14:06 / Wed Feb 11 18:29:36 2015
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(3,4,0) tid=(81,0,0)
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(3,9,0) tid=(105,0,0)
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(1,1,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1028612  inst.: 250289800 (ipc=190.2) sim_rate=295501 (inst/sec) elapsed = 0:0:14:07 / Wed Feb 11 18:29:37 2015
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(1,6,0) tid=(79,0,0)
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(1,5,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 1030112  inst.: 250483940 (ipc=186.3) sim_rate=295382 (inst/sec) elapsed = 0:0:14:08 / Wed Feb 11 18:29:38 2015
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(2,9,0) tid=(76,0,0)
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(1,9,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 1031612  inst.: 250736292 (ipc=185.2) sim_rate=295331 (inst/sec) elapsed = 0:0:14:09 / Wed Feb 11 18:29:39 2015
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(2,11,0) tid=(48,0,0)
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(0,10,0) tid=(92,0,0)
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(1,7,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 1032612  inst.: 251086361 (ipc=191.6) sim_rate=295395 (inst/sec) elapsed = 0:0:14:10 / Wed Feb 11 18:29:40 2015
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(1,8,0) tid=(88,0,0)
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(0,6,0) tid=(58,0,0)
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(3,10,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 1034612  inst.: 251403185 (ipc=189.2) sim_rate=295420 (inst/sec) elapsed = 0:0:14:11 / Wed Feb 11 18:29:41 2015
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(1,11,0) tid=(112,0,0)
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(2,7,0) tid=(8,0,0)
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(3,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(3,5,0) tid=(74,0,0)
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(2,6,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1036112  inst.: 251879502 (ipc=195.7) sim_rate=295633 (inst/sec) elapsed = 0:0:14:12 / Wed Feb 11 18:29:42 2015
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(2,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(1,2,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1037112  inst.: 252077760 (ipc=195.8) sim_rate=295519 (inst/sec) elapsed = 0:0:14:13 / Wed Feb 11 18:29:43 2015
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(2,10,0) tid=(5,0,0)
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(0,8,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 1038612  inst.: 252297868 (ipc=193.5) sim_rate=295430 (inst/sec) elapsed = 0:0:14:14 / Wed Feb 11 18:29:44 2015
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(0,6,0) tid=(29,0,0)
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(0,2,0) tid=(45,0,0)
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(0,11,0) tid=(50,0,0)
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(3,10,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 1040112  inst.: 252661699 (ipc=195.7) sim_rate=295510 (inst/sec) elapsed = 0:0:14:15 / Wed Feb 11 18:29:45 2015
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(0,5,0) tid=(112,0,0)
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(2,11,0) tid=(86,0,0)
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(3,12,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 1041612  inst.: 252983851 (ipc=196.5) sim_rate=295541 (inst/sec) elapsed = 0:0:14:16 / Wed Feb 11 18:29:46 2015
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(1,5,0) tid=(114,0,0)
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(3,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(1,7,0) tid=(111,0,0)
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(1,3,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 1043112  inst.: 253353864 (ipc=198.6) sim_rate=295628 (inst/sec) elapsed = 0:0:14:17 / Wed Feb 11 18:29:47 2015
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(2,6,0) tid=(65,0,0)
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(1,5,0) tid=(58,0,0)
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(1,2,0) tid=(87,0,0)
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1044612  inst.: 253787879 (ipc=202.2) sim_rate=295790 (inst/sec) elapsed = 0:0:14:18 / Wed Feb 11 18:29:48 2015
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(0,4,0) tid=(75,0,0)
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(1,7,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 1045612  inst.: 253967956 (ipc=201.6) sim_rate=295655 (inst/sec) elapsed = 0:0:14:19 / Wed Feb 11 18:29:49 2015
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(3,7,0) tid=(40,0,0)
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(2,11,0) tid=(117,0,0)
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(0,8,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1047112  inst.: 254250850 (ipc=201.1) sim_rate=295640 (inst/sec) elapsed = 0:0:14:20 / Wed Feb 11 18:29:50 2015
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(3,12,0) tid=(57,0,0)
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(2,7,0) tid=(96,0,0)
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(0,11,0) tid=(107,0,0)
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(1,2,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 1048612  inst.: 254682344 (ipc=204.2) sim_rate=295798 (inst/sec) elapsed = 0:0:14:21 / Wed Feb 11 18:29:51 2015
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(0,1,0) tid=(111,0,0)
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(0,10,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43324,1006612), 2 CTAs running
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(0,2,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43354,1006612), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1050112  inst.: 254974405 (ipc=203.9) sim_rate=295793 (inst/sec) elapsed = 0:0:14:22 / Wed Feb 11 18:29:52 2015
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(0,5,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43734,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43735,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43750,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43767,1006612), 1 CTAs running
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(2,7,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44284,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44369,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44371,1006612), 1 CTAs running
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(1,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44668,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(2,9,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44909,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44969,1006612), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1051612  inst.: 255361766 (ipc=205.7) sim_rate=295900 (inst/sec) elapsed = 0:0:14:23 / Wed Feb 11 18:29:53 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45045,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45049,1006612), 1 CTAs running
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(1,1,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45614,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(1,8,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45931,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45983,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46021,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46060,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46120,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46230,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46231,1006612), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46353,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46416,1006612), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46420,1006612), 3 CTAs running
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(3,3,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46438,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46469,1006612), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1053112  inst.: 255624166 (ipc=204.7) sim_rate=295861 (inst/sec) elapsed = 0:0:14:24 / Wed Feb 11 18:29:54 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46538,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46540,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46551,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46576,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46579,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46584,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46614,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46649,1006612), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46707,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46727,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46767,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46788,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47156,1006612), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47186,1006612), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47204,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47240,1006612), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47502,1006612), 1 CTAs running
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(2,12,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47659,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48266,1006612), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48818,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49745,1006612), 1 CTAs running
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(2,12,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 1058112  inst.: 255816396 (ipc=188.6) sim_rate=295741 (inst/sec) elapsed = 0:0:14:25 / Wed Feb 11 18:29:55 2015
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(1,12,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 1065112  inst.: 255922338 (ipc=167.8) sim_rate=295522 (inst/sec) elapsed = 0:0:14:26 / Wed Feb 11 18:29:56 2015
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(2,12,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 1072112  inst.: 256053750 (ipc=151.9) sim_rate=295333 (inst/sec) elapsed = 0:0:14:27 / Wed Feb 11 18:29:57 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65988,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66110,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66115,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66166,1006612), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii' finished on shader 2.
fdwt53Kernel in launchFDWT53Kernel has finishedkernel_name = _ZN8dwt_cuda12fdwt53KernelILi128ELi8EEEvPKiPiiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 66167
gpu_sim_insn = 9959632
gpu_ipc =     150.5226
gpu_tot_sim_cycle = 1072779
gpu_tot_sim_insn = 256065206
gpu_tot_ipc =     238.6933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 825861
gpu_stall_icnt2sh    = 1046407
gpu_total_sim_rate=295346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4546086
	L1I_total_cache_misses = 341106
	L1I_total_cache_miss_rate = 0.0750
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 715111
L1D_cache:
	L1D_cache_core[0]: Access = 46343, Miss = 40863, Miss_rate = 0.882, Pending_hits = 3767, Reservation_fails = 296964
	L1D_cache_core[1]: Access = 48735, Miss = 42549, Miss_rate = 0.873, Pending_hits = 4595, Reservation_fails = 285778
	L1D_cache_core[2]: Access = 49547, Miss = 43961, Miss_rate = 0.887, Pending_hits = 3960, Reservation_fails = 305171
	L1D_cache_core[3]: Access = 48803, Miss = 43181, Miss_rate = 0.885, Pending_hits = 3976, Reservation_fails = 295438
	L1D_cache_core[4]: Access = 51024, Miss = 46017, Miss_rate = 0.902, Pending_hits = 3281, Reservation_fails = 309013
	L1D_cache_core[5]: Access = 47429, Miss = 42436, Miss_rate = 0.895, Pending_hits = 3508, Reservation_fails = 274502
	L1D_cache_core[6]: Access = 47887, Miss = 41991, Miss_rate = 0.877, Pending_hits = 4296, Reservation_fails = 272044
	L1D_cache_core[7]: Access = 47795, Miss = 40651, Miss_rate = 0.851, Pending_hits = 5377, Reservation_fails = 280007
	L1D_cache_core[8]: Access = 47801, Miss = 42110, Miss_rate = 0.881, Pending_hits = 4042, Reservation_fails = 289651
	L1D_cache_core[9]: Access = 47003, Miss = 42080, Miss_rate = 0.895, Pending_hits = 3427, Reservation_fails = 295012
	L1D_cache_core[10]: Access = 48044, Miss = 42215, Miss_rate = 0.879, Pending_hits = 4243, Reservation_fails = 282142
	L1D_cache_core[11]: Access = 49164, Miss = 43118, Miss_rate = 0.877, Pending_hits = 4332, Reservation_fails = 272228
	L1D_cache_core[12]: Access = 49263, Miss = 43281, Miss_rate = 0.879, Pending_hits = 4346, Reservation_fails = 281032
	L1D_cache_core[13]: Access = 51856, Miss = 45161, Miss_rate = 0.871, Pending_hits = 4900, Reservation_fails = 307112
	L1D_cache_core[14]: Access = 48490, Miss = 42779, Miss_rate = 0.882, Pending_hits = 4216, Reservation_fails = 284774
	L1D_total_cache_accesses = 729184
	L1D_total_cache_misses = 642393
	L1D_total_cache_miss_rate = 0.8810
	L1D_total_cache_pending_hits = 62266
	L1D_total_cache_reservation_fails = 4330868
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1786550
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 635
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 781
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 3119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2541096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1292
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 532
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4204980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 341106
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 715111
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31473, 28919, 28720, 28559, 25322, 22826, 25271, 25271, 28422, 25959, 19867, 19908, 20265, 19459, 19150, 19114, 12755, 12788, 13551, 13551, 13629, 13601, 9583, 9608, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 266358528
gpgpu_n_tot_w_icount = 8323704
gpgpu_n_stall_shd_mem = 5279880
gpgpu_n_mem_read_local = 781
gpgpu_n_mem_write_local = 532
gpgpu_n_mem_read_global = 285448
gpgpu_n_mem_write_global = 356331
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8481204
gpgpu_n_store_insn = 7653888
gpgpu_n_shmem_insn = 39062064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 730548
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4549332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7112957	W0_Idle:4681683	W0_Scoreboard:6454044	W1:120000	W2:6276	W3:144	W4:1652	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:16380	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:4796	W29:192	W30:2152	W31:9672	W32:8162440
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2283584 {8:285448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37305216 {40:106896,72:12480,136:236256,}
traffic_breakdown_coretomem[INST_ACC_R] = 456408 {8:57051,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 95064 {136:699,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 6248 {8:781,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 72352 {136:532,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38820928 {136:285448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2845056 {8:355632,}
traffic_breakdown_memtocore[INST_ACC_R] = 7758936 {136:57051,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 106216 {136:781,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4256 {8:532,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 414 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 1072778 
mrq_lat_table:251258 	14708 	19488 	38582 	106652 	120082 	114493 	72289 	12949 	1012 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164123 	301686 	166616 	9940 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	248256 	70979 	97938 	155164 	65562 	59420 	2824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84504 	118823 	68785 	13737 	380 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	153359 	3391 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	574 	1016 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     19008     20584     25447     10207     13809     20352     13499     13481     15255     28915 
dram[1]:     23066     23471     24785     23453     14488     14886     19528     28172     25409     19175     29776     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     21524     15748     17875     24597     16799     29750     14907     21164     20471     13096     12508     26964     11736 
dram[3]:     23338     22021     13275     21160     21744     18388     22763     21153     29234     25927     23679     23293     23660     22180     10716     18035 
dram[4]:     24481     23250     13619     12384     18552     18657     17019     18860     12151     19043     20045     28170     15528     14560     21311     17290 
dram[5]:     22257     23219     12319     11588     18290     21278     21417     20371     20263     23617     25445     16087     15878     23043     29507     11043 
average row accesses per activate:
dram[0]:  3.093957  3.377826  3.208529  3.572368  3.120367  3.542455  3.257519  3.612635  3.116512  3.464840  3.229075  3.576942  3.303079  3.571496  3.138072  3.483956 
dram[1]:  3.003748  3.237941  3.101648  3.205390  3.068404  3.309219  3.144347  3.300349  2.985413  3.157381  3.063618  3.425380  3.035303  3.240000  3.051904  3.122793 
dram[2]:  3.293766  3.170068  3.491840  3.287910  3.512673  3.196399  3.497113  3.422547  3.382208  3.254886  3.538899  3.421615  3.436575  3.345093  3.486068  3.207183 
dram[3]:  3.155397  3.043080  3.161624  3.189363  3.157191  3.158225  3.266377  3.106129  3.128370  3.075593  3.407391  3.136046  3.153661  3.084375  3.062666  3.101901 
dram[4]:  3.155912  3.387182  3.196079  3.523373  3.176231  3.518055  3.285185  3.575610  3.114275  3.462075  3.235602  3.609946  3.287420  3.464642  3.139733  3.445846 
dram[5]:  3.037884  3.200482  3.157344  3.206980  3.155593  3.286089  3.085124  3.326585  3.005760  3.184211  3.139754  3.411136  3.077856  3.233252  3.030843  3.167835 
average row locality = 751618/231530 = 3.246309
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4624      4462      4525      4347      4285      4175      4365      4229      4367      4252      4386      4219      4491      4311      4519      4414 
dram[1]:      4526      4514      4465      4445      4249      4192      4264      4290      4324      4314      4288      4282      4404      4397      4501      4480 
dram[2]:      4430      4657      4391      4495      4199      4279      4165      4394      4245      4337      4232      4378      4350      4482      4384      4548 
dram[3]:      4490      4526      4484      4456      4228      4245      4253      4275      4303      4263      4323      4261      4407      4391      4424      4486 
dram[4]:      4671      4438      4513      4388      4275      4169      4414      4206      4373      4170      4380      4221      4494      4320      4539      4416 
dram[5]:      4586      4507      4430      4465      4225      4195      4309      4275      4342      4226      4278      4290      4387      4416      4491      4457 
total reads: 419553
bank skew: 4671/4165 = 1.12
chip skew: 69987/69815 = 1.00
number of total write accesses:
dram[0]:      3773      3307      3676      3255      3544      3126      3541      3148      3711      3336      3677      3196      3770      3307      3913      3512 
dram[1]:      3488      3474      3438      3405      3287      3310      3273      3281      3453      3450      3417      3384      3506      3460      3672      3658 
dram[2]:      3284      3731      3312      3636      3146      3533      3102      3560      3321      3657      3228      3632      3317      3767      3498      3935 
dram[3]:      3490      3456      3458      3460      3324      3300      3276      3276      3471      3386      3422      3369      3474      3505      3640      3672 
dram[4]:      3790      3278      3637      3300      3529      3138      3569      3124      3721      3270      3654      3183      3764      3323      3932      3506 
dram[5]:      3513      3459      3416      3437      3279      3317      3302      3283      3485      3397      3383      3368      3480      3499      3665      3678 
total reads: 332065
bank skew: 3935/3102 = 1.27
chip skew: 55792/54956 = 1.02
average mf latency per bank:
dram[0]:        356       343       358       352       366       351       372       360       359       352       354       347       361       357       354       344
dram[1]:        343       322       340       329       345       333       354       337       344       331       342       326       341       329       333       327
dram[2]:        370       377       381       386       378       441       396       399       381       390       377       382       380       384       373       380
dram[3]:        335       352       338       355       343       354       350       366       340       356       338       352       339       353       340       346
dram[4]:        362       353       362       362       375       358       375       373       371       360       390       358       373       359       362       350
dram[5]:        340       322       337       328       342       334       346       335       344       328       333       325       344       322       337       322
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1429      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1099599 n_act=37685 n_pre=37669 n_req=125763 n_rd=139942 n_write=101166 bw_util=0.3405
n_activity=932579 dram_eff=0.5171
bk0: 9248a 1121556i bk1: 8924a 1140882i bk2: 9050a 1127398i bk3: 8694a 1149443i bk4: 8570a 1134773i bk5: 8350a 1159313i bk6: 8730a 1121070i bk7: 8458a 1142674i bk8: 8734a 1139770i bk9: 8504a 1157969i bk10: 8772a 1137855i bk11: 8438a 1157486i bk12: 8982a 1115200i bk13: 8622a 1133967i bk14: 9038a 1107720i bk15: 8828a 1125189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.84963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xa8e40780, atomic=0 1 entries : 0x7f09c501b750 :  mf: uid=10654009, sid02:w15, part=1, addr=0xa8e40780, load , size=128, unknown  status = IN_PARTITION_DRAM (1072775), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1099944 n_act=39678 n_pre=39662 n_req=124891 n_rd=139870 n_write=96907 bw_util=0.3344
n_activity=931500 dram_eff=0.5084
bk0: 9052a 1133406i bk1: 9028a 1133893i bk2: 8930a 1137189i bk3: 8890a 1137694i bk4: 8498a 1147972i bk5: 8384a 1148126i bk6: 8528a 1133860i bk7: 8580a 1135891i bk8: 8648a 1146285i bk9: 8628a 1150959i bk10: 8576a 1146258i bk11: 8564a 1152287i bk12: 8808a 1123554i bk13: 8794a 1128832i bk14: 9002a 1114979i bk15: 8960a 1115288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1100426 n_act=37349 n_pre=37333 n_req=125625 n_rd=139932 n_write=101021 bw_util=0.3403
n_activity=930894 dram_eff=0.5177
bk0: 8860a 1149162i bk1: 9314a 1117860i bk2: 8782a 1148119i bk3: 8990a 1130343i bk4: 8398a 1162209i bk5: 8558a 1133766i bk6: 8330a 1146014i bk7: 8788a 1116790i bk8: 8490a 1160678i bk9: 8674a 1139527i bk10: 8464a 1161509i bk11: 8756a 1135939i bk12: 8700a 1141103i bk13: 8964a 1118044i bk14: 8768a 1130088i bk15: 9096a 1099320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.85871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1100048 n_act=39663 n_pre=39647 n_req=124794 n_rd=139630 n_write=97073 bw_util=0.3343
n_activity=928765 dram_eff=0.5097
bk0: 8980a 1140434i bk1: 9052a 1133338i bk2: 8968a 1140182i bk3: 8912a 1135850i bk4: 8456a 1149033i bk5: 8490a 1146111i bk6: 8506a 1140357i bk7: 8550a 1129569i bk8: 8606a 1155093i bk9: 8526a 1148326i bk10: 8646a 1153209i bk11: 8522a 1147166i bk12: 8814a 1139024i bk13: 8782a 1126848i bk14: 8848a 1118718i bk15: 8972a 1110638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.36602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1099590 n_act=37702 n_pre=37686 n_req=125705 n_rd=139974 n_write=101109 bw_util=0.3405
n_activity=934443 dram_eff=0.516
bk0: 9342a 1121033i bk1: 8876a 1144457i bk2: 9026a 1137933i bk3: 8776a 1144058i bk4: 8550a 1140413i bk5: 8338a 1157160i bk6: 8828a 1120286i bk7: 8412a 1144285i bk8: 8746a 1143779i bk9: 8340a 1160548i bk10: 8760a 1135155i bk11: 8442a 1155783i bk12: 8988a 1117165i bk13: 8640a 1135287i bk14: 9078a 1104845i bk15: 8832a 1121064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.81282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1416061 n_nop=1100382 n_act=39453 n_pre=39437 n_req=124840 n_rd=139758 n_write=97031 bw_util=0.3344
n_activity=931757 dram_eff=0.5083
bk0: 9172a 1135109i bk1: 9014a 1135900i bk2: 8860a 1142552i bk3: 8930a 1140529i bk4: 8450a 1149649i bk5: 8390a 1146533i bk6: 8618a 1135291i bk7: 8550a 1139623i bk8: 8684a 1149297i bk9: 8452a 1154841i bk10: 8556a 1154006i bk11: 8580a 1150818i bk12: 8774a 1131456i bk13: 8832a 1133110i bk14: 8982a 1115512i bk15: 8914a 1114078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.35075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60018, Miss = 35562, Miss_rate = 0.593, Pending_hits = 3130, Reservation_fails = 5547
L2_cache_bank[1]: Access = 55774, Miss = 34409, Miss_rate = 0.617, Pending_hits = 3111, Reservation_fails = 6078
L2_cache_bank[2]: Access = 59871, Miss = 35021, Miss_rate = 0.585, Pending_hits = 2599, Reservation_fails = 7073
L2_cache_bank[3]: Access = 57434, Miss = 34914, Miss_rate = 0.608, Pending_hits = 2528, Reservation_fails = 5165
L2_cache_bank[4]: Access = 55470, Miss = 34396, Miss_rate = 0.620, Pending_hits = 3074, Reservation_fails = 5576
L2_cache_bank[5]: Access = 61711, Miss = 35570, Miss_rate = 0.576, Pending_hits = 3084, Reservation_fails = 6668
L2_cache_bank[6]: Access = 57231, Miss = 34912, Miss_rate = 0.610, Pending_hits = 2588, Reservation_fails = 5338
L2_cache_bank[7]: Access = 58947, Miss = 34903, Miss_rate = 0.592, Pending_hits = 2566, Reservation_fails = 4328
L2_cache_bank[8]: Access = 60966, Miss = 35659, Miss_rate = 0.585, Pending_hits = 3114, Reservation_fails = 7124
L2_cache_bank[9]: Access = 55685, Miss = 34328, Miss_rate = 0.616, Pending_hits = 3148, Reservation_fails = 7109
L2_cache_bank[10]: Access = 60095, Miss = 35048, Miss_rate = 0.583, Pending_hits = 2572, Reservation_fails = 5504
L2_cache_bank[11]: Access = 56941, Miss = 34831, Miss_rate = 0.612, Pending_hits = 2608, Reservation_fails = 4509
L2_total_cache_accesses = 700143
L2_total_cache_misses = 419553
L2_total_cache_miss_rate = 0.5992
L2_total_cache_pending_hits = 34122
L2_total_cache_reservation_fails = 70019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12790
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 685
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7484
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 62
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 470
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 453
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 246
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52519
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2982
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1550
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 49685
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=2072564
icnt_total_pkts_simt_to_mem=1781947
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.7633
	minimum = 6
	maximum = 521
Network latency average = 17.5104
	minimum = 6
	maximum = 422
Slowest packet = 1352148
Flit latency average = 15.9652
	minimum = 6
	maximum = 418
Slowest flit = 3732309
Fragmentation average = 0.14312
	minimum = 0
	maximum = 382
Injected packet rate average = 0.0312923
	minimum = 0.0226095 (at node 9)
	maximum = 0.0455363 (at node 20)
Accepted packet rate average = 0.0312923
	minimum = 0.0225943 (at node 9)
	maximum = 0.045627 (at node 20)
Injected flit rate average = 0.0845963
	minimum = 0.0495413 (at node 6)
	maximum = 0.117899 (at node 20)
Accepted flit rate average= 0.0845963
	minimum = 0.0621911 (at node 9)
	maximum = 0.108287 (at node 4)
Injected packet length average = 2.70342
Accepted packet length average = 2.70342
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6854 (9 samples)
	minimum = 6 (9 samples)
	maximum = 486 (9 samples)
Network latency average = 17.6665 (9 samples)
	minimum = 6 (9 samples)
	maximum = 442.667 (9 samples)
Flit latency average = 16.5664 (9 samples)
	minimum = 6 (9 samples)
	maximum = 435.667 (9 samples)
Fragmentation average = 0.138762 (9 samples)
	minimum = 0 (9 samples)
	maximum = 281.667 (9 samples)
Injected packet rate average = 0.0400503 (9 samples)
	minimum = 0.0272881 (9 samples)
	maximum = 0.0501816 (9 samples)
Accepted packet rate average = 0.0400503 (9 samples)
	minimum = 0.0272533 (9 samples)
	maximum = 0.0503136 (9 samples)
Injected flit rate average = 0.109872 (9 samples)
	minimum = 0.0601132 (9 samples)
	maximum = 0.155264 (9 samples)
Accepted flit rate average = 0.109872 (9 samples)
	minimum = 0.0769747 (9 samples)
	maximum = 0.148158 (9 samples)
Injected packet size average = 2.74336 (9 samples)
Accepted packet size average = 2.74336 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 27 sec (867 sec)
gpgpu_simulation_rate = 295346 (inst/sec)
gpgpu_simulation_rate = 1237 (cycle/sec)

 sliding steps = 3 , gx = 4 , gy = 11 

GPGPU-Sim PTX: cudaLaunch for 0x0x4051f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' to stream 0, gridDim= (4,11,1) blockDim = (64,1,1) 
kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1072779)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1072779)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1072779)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1072779)
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(3,6,0) tid=(59,0,0)
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(2,8,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1075279  inst.: 256240462 (ipc=70.1) sim_rate=295207 (inst/sec) elapsed = 0:0:14:28 / Wed Feb 11 18:29:58 2015
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(2,10,0) tid=(59,0,0)
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(1,7,0) tid=(47,0,0)
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(0,4,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1077779  inst.: 256529527 (ipc=92.9) sim_rate=295200 (inst/sec) elapsed = 0:0:14:29 / Wed Feb 11 18:29:59 2015
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(0,8,0) tid=(33,0,0)
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(1,10,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1079779  inst.: 256712185 (ipc=92.4) sim_rate=295071 (inst/sec) elapsed = 0:0:14:30 / Wed Feb 11 18:30:00 2015
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(1,5,0) tid=(27,0,0)
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(3,10,0) tid=(59,0,0)
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(3,2,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 1081779  inst.: 256957817 (ipc=99.2) sim_rate=295014 (inst/sec) elapsed = 0:0:14:31 / Wed Feb 11 18:30:01 2015
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(2,7,0) tid=(27,0,0)
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(0,2,0) tid=(59,0,0)
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(3,7,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 1084279  inst.: 257284441 (ipc=106.0) sim_rate=295050 (inst/sec) elapsed = 0:0:14:32 / Wed Feb 11 18:30:02 2015
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(2,3,0) tid=(49,0,0)
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(1,9,0) tid=(27,0,0)
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(1,10,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1086779  inst.: 257560541 (ipc=106.8) sim_rate=295029 (inst/sec) elapsed = 0:0:14:33 / Wed Feb 11 18:30:03 2015
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(2,6,0) tid=(11,0,0)
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(2,2,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1088779  inst.: 257804781 (ipc=108.7) sim_rate=294971 (inst/sec) elapsed = 0:0:14:34 / Wed Feb 11 18:30:04 2015
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(3,10,0) tid=(11,0,0)
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(2,8,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 1090779  inst.: 257974069 (ipc=106.0) sim_rate=294827 (inst/sec) elapsed = 0:0:14:35 / Wed Feb 11 18:30:05 2015
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(2,8,0) tid=(27,0,0)
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(0,8,0) tid=(3,0,0)
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(1,2,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 1092779  inst.: 258317637 (ipc=112.6) sim_rate=294883 (inst/sec) elapsed = 0:0:14:36 / Wed Feb 11 18:30:06 2015
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(2,5,0) tid=(35,0,0)
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(1,1,0) tid=(35,0,0)
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(1,5,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 1094279  inst.: 258594165 (ipc=117.6) sim_rate=294862 (inst/sec) elapsed = 0:0:14:37 / Wed Feb 11 18:30:07 2015
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(0,5,0) tid=(29,0,0)
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(3,7,0) tid=(37,0,0)
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(2,4,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1096279  inst.: 258909013 (ipc=121.0) sim_rate=294884 (inst/sec) elapsed = 0:0:14:38 / Wed Feb 11 18:30:08 2015
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(2,2,0) tid=(19,0,0)
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(2,5,0) tid=(51,0,0)
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(1,5,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1098279  inst.: 259170869 (ipc=121.8) sim_rate=294847 (inst/sec) elapsed = 0:0:14:39 / Wed Feb 11 18:30:09 2015
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(3,9,0) tid=(51,0,0)
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(1,6,0) tid=(51,0,0)
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(0,10,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1099779  inst.: 259442261 (ipc=125.1) sim_rate=294820 (inst/sec) elapsed = 0:0:14:40 / Wed Feb 11 18:30:10 2015
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(2,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(2,8,0) tid=(19,0,0)
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(3,9,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1101779  inst.: 259804497 (ipc=128.9) sim_rate=294897 (inst/sec) elapsed = 0:0:14:41 / Wed Feb 11 18:30:11 2015
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(2,7,0) tid=(39,0,0)
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(0,10,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 1103779  inst.: 260146469 (ipc=131.7) sim_rate=294950 (inst/sec) elapsed = 0:0:14:42 / Wed Feb 11 18:30:12 2015
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(0,1,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31808,1072779), 2 CTAs running
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(2,7,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32005,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32006,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32033,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32047,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32053,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32064,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32167,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32216,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32217,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32300,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32324,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32406,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32421,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32436,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32445,1072779), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1105279  inst.: 260373213 (ipc=132.6) sim_rate=294873 (inst/sec) elapsed = 0:0:14:43 / Wed Feb 11 18:30:13 2015
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32581,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32583,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32597,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32619,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32626,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32638,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32641,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32669,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32671,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32688,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32695,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32725,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32736,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32771,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32900,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32969,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32976,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32999,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33027,1072779), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33062,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33069,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33079,1072779), 2 CTAs running
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(3,2,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33182,1072779), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33353,1072779), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1112279  inst.: 260458589 (ipc=111.2) sim_rate=294636 (inst/sec) elapsed = 0:0:14:44 / Wed Feb 11 18:30:14 2015
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(2,10,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44578,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44605,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44703,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44706,1072779), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii').
GPGPU-Sim uArch: GPU detected kernel '_ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii' finished on shader 3.
kernel_name = _ZN8dwt_cuda12fdwt53KernelILi64ELi8EEEvPKiPiiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 44707
gpu_sim_insn = 4478975
gpu_ipc =     100.1851
gpu_tot_sim_cycle = 1117486
gpu_tot_sim_insn = 260544181
gpu_tot_ipc =     233.1521
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 829617
gpu_stall_icnt2sh    = 1061827
gpu_total_sim_rate=294733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4629356
	L1I_total_cache_misses = 350246
	L1I_total_cache_miss_rate = 0.0757
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 734572
L1D_cache:
	L1D_cache_core[0]: Access = 47365, Miss = 41551, Miss_rate = 0.877, Pending_hits = 3767, Reservation_fails = 298026
	L1D_cache_core[1]: Access = 49853, Miss = 43333, Miss_rate = 0.869, Pending_hits = 4603, Reservation_fails = 286472
	L1D_cache_core[2]: Access = 50674, Miss = 44719, Miss_rate = 0.882, Pending_hits = 3973, Reservation_fails = 305328
	L1D_cache_core[3]: Access = 49927, Miss = 43918, Miss_rate = 0.880, Pending_hits = 3984, Reservation_fails = 295566
	L1D_cache_core[4]: Access = 52103, Miss = 46732, Miss_rate = 0.897, Pending_hits = 3289, Reservation_fails = 309738
	L1D_cache_core[5]: Access = 48127, Miss = 42936, Miss_rate = 0.892, Pending_hits = 3508, Reservation_fails = 275175
	L1D_cache_core[6]: Access = 48933, Miss = 42701, Miss_rate = 0.873, Pending_hits = 4296, Reservation_fails = 273260
	L1D_cache_core[7]: Access = 48817, Miss = 41331, Miss_rate = 0.847, Pending_hits = 5377, Reservation_fails = 281114
	L1D_cache_core[8]: Access = 48833, Miss = 42847, Miss_rate = 0.877, Pending_hits = 4044, Reservation_fails = 291774
	L1D_cache_core[9]: Access = 48052, Miss = 42799, Miss_rate = 0.891, Pending_hits = 3428, Reservation_fails = 296802
	L1D_cache_core[10]: Access = 49090, Miss = 42930, Miss_rate = 0.875, Pending_hits = 4244, Reservation_fails = 283381
	L1D_cache_core[11]: Access = 50186, Miss = 43806, Miss_rate = 0.873, Pending_hits = 4332, Reservation_fails = 273893
	L1D_cache_core[12]: Access = 50295, Miss = 44025, Miss_rate = 0.875, Pending_hits = 4346, Reservation_fails = 283191
	L1D_cache_core[13]: Access = 52905, Miss = 45889, Miss_rate = 0.867, Pending_hits = 4900, Reservation_fails = 308767
	L1D_cache_core[14]: Access = 49536, Miss = 43494, Miss_rate = 0.878, Pending_hits = 4216, Reservation_fails = 286709
	L1D_total_cache_accesses = 744696
	L1D_total_cache_misses = 653011
	L1D_total_cache_miss_rate = 0.8769
	L1D_total_cache_pending_hits = 62307
	L1D_total_cache_reservation_fails = 4349196
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 289601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1786607
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 946
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1178
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 4882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 361440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2557604
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1944
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 792
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4279110
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 350246
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 734572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33122, 30513, 30377, 30153, 26965, 24411, 25271, 25271, 28422, 25959, 19867, 19908, 20265, 19459, 19150, 19114, 12755, 12788, 13551, 13551, 13629, 13601, 9583, 9608, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 1672, 1672, 1672, 1672, 1672, 1672, 1276, 1276, 1710, 1710, 1710, 1710, 1710, 1710, 1305, 1305, 
gpgpu_n_tot_thrd_icount = 271035008
gpgpu_n_tot_w_icount = 8469844
gpgpu_n_stall_shd_mem = 5318388
gpgpu_n_mem_read_local = 1178
gpgpu_n_mem_write_local = 792
gpgpu_n_mem_read_global = 289601
gpgpu_n_mem_write_global = 362324
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8655924
gpgpu_n_store_insn = 7750656
gpgpu_n_shmem_insn = 39696576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 743700
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4574688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7132897	W0_Idle:5135628	W0_Scoreboard:6908685	W1:120048	W2:9414	W3:144	W4:1830	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:16380	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:5334	W29:192	W30:3228	W31:9708	W32:8303566
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2316808 {8:289601,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37790976 {40:110064,72:12480,136:238896,}
traffic_breakdown_coretomem[INST_ACC_R] = 481024 {8:60128,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 120224 {136:884,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 9424 {8:1178,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 107712 {136:792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39385736 {136:289601,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2891520 {8:361440,}
traffic_breakdown_memtocore[INST_ACC_R] = 8177408 {136:60128,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 160208 {136:1178,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6336 {8:792,}
maxmrqlatency = 1744 
maxdqlatency = 0 
maxmflatency = 2655 
averagemflatency = 412 
max_icnt2mem_latency = 980 
max_icnt2sh_latency = 1117485 
mrq_lat_table:254316 	14923 	19663 	39040 	108108 	121093 	115212 	72713 	13034 	1012 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	169233 	306714 	167093 	9943 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	255896 	72730 	99463 	157193 	66401 	59516 	2824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	86137 	120863 	69604 	13795 	380 	0 	0 	35 	1221 	2431 	4834 	9769 	19464 	38803 	63907 	58950 	153359 	9459 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	623 	1047 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26378     23450     28580     17172     13767     14912     19008     20584     25447     10207     13809     20352     13499     13481     15255     28915 
dram[1]:     23066     23471     24785     23453     14488     14886     19528     28172     25409     19175     29776     20326     26060     21632     21709     14689 
dram[2]:     23524     21564     32910     21524     15748     17875     24597     16799     29750     14907     21164     20471     13096     12508     26964     11736 
dram[3]:     23338     22021     13275     21160     21744     18388     22763     21153     29234     25927     23679     23293     23660     22180     10716     18035 
dram[4]:     24481     23250     13619     12384     18552     18657     17019     18860     12151     19043     20045     28170     15528     14560     21311     17290 
dram[5]:     22257     23219     12319     11588     18290     21278     21417     20371     20263     23617     25445     16087     15878     23043     29507     11043 
average row accesses per activate:
dram[0]:  3.090077  3.372954  3.207852  3.562384  3.124802  3.541867  3.263547  3.620488  3.125951  3.474347  3.233214  3.582575  3.298969  3.572888  3.134807  3.495633 
dram[1]:  3.000371  3.231232  3.107157  3.212182  3.071631  3.316228  3.154262  3.308862  2.990906  3.159182  3.067456  3.429205  3.042683  3.239166  3.048708  3.120867 
dram[2]:  3.285473  3.160688  3.491518  3.291018  3.508996  3.200163  3.506232  3.426370  3.387125  3.260713  3.539944  3.419805  3.435226  3.345535  3.484888  3.210270 
dram[3]:  3.146037  3.042312  3.160047  3.192552  3.159185  3.157131  3.274298  3.113432  3.125990  3.066246  3.409250  3.137383  3.151287  3.096849  3.067873  3.096580 
dram[4]:  3.151425  3.388430  3.192664  3.528668  3.180421  3.518854  3.292863  3.580583  3.118071  3.470480  3.238305  3.611782  3.284476  3.464510  3.139083  3.442962 
dram[5]:  3.031970  3.192537  3.161303  3.213456  3.157543  3.288010  3.093775  3.334502  3.005658  3.183052  3.145935  3.411843  3.080031  3.232888  3.033161  3.169177 
average row locality = 759219/233766 = 3.247773
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4647      4497      4570      4382      4311      4201      4403      4268      4424      4309      4426      4260      4529      4355      4561      4454 
dram[1]:      4554      4546      4512      4486      4277      4221      4303      4329      4379      4371      4330      4320      4448      4441      4545      4520 
dram[2]:      4464      4692      4426      4534      4225      4309      4204      4436      4300      4402      4277      4419      4390      4526      4420      4592 
dram[3]:      4526      4559      4523      4509      4254      4279      4292      4315      4358      4321      4363      4300      4447      4433      4461      4527 
dram[4]:      4700      4475      4550      4423      4304      4199      4452      4244      4428      4227      4417      4260      4536      4362      4582      4455 
dram[5]:      4617      4542      4472      4508      4251      4223      4345      4312      4409      4280      4319      4327      4431      4458      4532      4496 
total reads: 423398
bank skew: 4700/4199 = 1.12
chip skew: 70616/70467 = 1.00
number of total write accesses:
dram[0]:      3792      3335      3764      3327      3576      3159      3547      3154      3791      3411      3712      3224      3791      3341      3950      3551 
dram[1]:      3523      3503      3520      3477      3313      3340      3283      3288      3514      3508      3446      3406      3536      3482      3717      3691 
dram[2]:      3316      3766      3395      3710      3186      3557      3110      3568      3382      3740      3256      3662      3353      3791      3536      3973 
dram[3]:      3531      3494      3513      3549      3347      3336      3288      3288      3532      3455      3451      3396      3510      3529      3675      3713 
dram[4]:      3812      3315      3719      3393      3558      3173      3576      3132      3785      3356      3682      3220      3800      3350      3972      3543 
dram[5]:      3539      3500      3485      3516      3305      3346      3309      3294      3559      3458      3420      3394      3497      3524      3700      3709 
total reads: 335821
bank skew: 3973/3110 = 1.28
chip skew: 56425/55547 = 1.02
average mf latency per bank:
dram[0]:        355       342       359       353       366       351       372       361       360       354       354       348       362       358       355       344
dram[1]:        342       321       341       329       346       333       355       337       345       332       343       327       341       329       333       327
dram[2]:        369       375       382       385       379       440       397       399       382       389       377       382       381       384       373       379
dram[3]:        334       351       339       356       344       354       350       367       340       358       338       353       339       354       340       347
dram[4]:        361       352       362       363       375       359       375       374       371       361       390       358       373       359       361       350
dram[5]:        339       320       337       329       343       334       347       336       344       329       333       325       345       322       337       322
maximum mf latency per bank:
dram[0]:       2455      2099      1704      1806      1670      1720      1537      1388      1733      1820      1328      1441      1474      2002      1555      2068
dram[1]:       2013      1928      1551      1702      1381      1474      1457      1662      1731      1894      1261      1546      1429      1976      1641      1605
dram[2]:       2321      2387      1920      2655      1598      1716      2038      1889      1874      1803      1626      1645      1416      1371      1765      2416
dram[3]:       1647      1856      1423      2069      1650      2150      1522      1994      1879      1654      1428      1303      1448      2164      2042      1516
dram[4]:       1833      1953      1566      2395      2083      2082      1641      1789      1865      1610      1397      1419      1507      1632      2065      1989
dram[5]:       1725      1958      1361      1824      1484      1682      1699      1849      1638      1565      1178      1572      1395      1601      2149      1524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1155676 n_act=38040 n_pre=38024 n_req=127022 n_rd=141194 n_write=102139 bw_util=0.3299
n_activity=946238 dram_eff=0.5143
bk0: 9294a 1179466i bk1: 8994a 1198525i bk2: 9140a 1183139i bk3: 8764a 1205772i bk4: 8622a 1192585i bk5: 8402a 1216928i bk6: 8806a 1179462i bk7: 8536a 1201149i bk8: 8848a 1196460i bk9: 8618a 1214421i bk10: 8852a 1195543i bk11: 8520a 1215354i bk12: 9058a 1173111i bk13: 8710a 1191424i bk14: 9122a 1165099i bk15: 8908a 1183097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.65463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1155980 n_act=40037 n_pre=40021 n_req=126129 n_rd=141164 n_write=97871 bw_util=0.3241
n_activity=945376 dram_eff=0.5057
bk0: 9108a 1190934i bk1: 9092a 1191399i bk2: 9024a 1192886i bk3: 8972a 1194058i bk4: 8554a 1205771i bk5: 8442a 1205934i bk6: 8606a 1192088i bk7: 8658a 1194364i bk8: 8758a 1202977i bk9: 8742a 1207869i bk10: 8660a 1203967i bk11: 8640a 1210190i bk12: 8896a 1181184i bk13: 8882a 1186584i bk14: 9090a 1171964i bk15: 9040a 1172929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.18574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1156386 n_act=37728 n_pre=37712 n_req=126917 n_rd=141232 n_write=102015 bw_util=0.3298
n_activity=945042 dram_eff=0.5148
bk0: 8928a 1206672i bk1: 9384a 1175084i bk2: 8852a 1204764i bk3: 9068a 1186807i bk4: 8450a 1219754i bk5: 8618a 1191579i bk6: 8408a 1204390i bk7: 8872a 1175063i bk8: 8600a 1217399i bk9: 8804a 1195927i bk10: 8554a 1219203i bk11: 8838a 1193593i bk12: 8780a 1198509i bk13: 9052a 1175839i bk14: 8840a 1187527i bk15: 9184a 1156756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.66536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1155940 n_act=40064 n_pre=40048 n_req=126074 n_rd=140934 n_write=98087 bw_util=0.3241
n_activity=942900 dram_eff=0.507
bk0: 9052a 1197502i bk1: 9118a 1190636i bk2: 9046a 1196945i bk3: 9018a 1191283i bk4: 8508a 1206969i bk5: 8558a 1203478i bk6: 8584a 1198554i bk7: 8630a 1187689i bk8: 8716a 1211665i bk9: 8642a 1204436i bk10: 8726a 1210964i bk11: 8600a 1204855i bk12: 8894a 1196546i bk13: 8866a 1184814i bk14: 8922a 1176308i bk15: 9054a 1167785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.18668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1155588 n_act=38073 n_pre=38057 n_req=127000 n_rd=141228 n_write=102127 bw_util=0.33
n_activity=948693 dram_eff=0.513
bk0: 9400a 1178863i bk1: 8950a 1201648i bk2: 9100a 1194077i bk3: 8846a 1200233i bk4: 8608a 1198134i bk5: 8398a 1214531i bk6: 8904a 1178543i bk7: 8488a 1202649i bk8: 8856a 1200429i bk9: 8454a 1217038i bk10: 8834a 1193104i bk11: 8520a 1213603i bk12: 9072a 1174537i bk13: 8724a 1193008i bk14: 9164a 1162132i bk15: 8910a 1178573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.62098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475073 n_nop=1156393 n_act=39824 n_pre=39808 n_req=126077 n_rd=141044 n_write=98004 bw_util=0.3241
n_activity=945434 dram_eff=0.5057
bk0: 9234a 1192787i bk1: 9084a 1192852i bk2: 8944a 1198912i bk3: 9016a 1196226i bk4: 8502a 1207498i bk5: 8446a 1204291i bk6: 8690a 1193738i bk7: 8624a 1197805i bk8: 8818a 1205281i bk9: 8560a 1211541i bk10: 8638a 1211582i bk11: 8654a 1208721i bk12: 8862a 1189339i bk13: 8916a 1190792i bk14: 9064a 1173004i bk15: 8992a 1171503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.16945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61053, Miss = 35871, Miss_rate = 0.588, Pending_hits = 3289, Reservation_fails = 6105
L2_cache_bank[1]: Access = 57059, Miss = 34726, Miss_rate = 0.609, Pending_hits = 3276, Reservation_fails = 6731
L2_cache_bank[2]: Access = 61073, Miss = 35348, Miss_rate = 0.579, Pending_hits = 2747, Reservation_fails = 7723
L2_cache_bank[3]: Access = 58599, Miss = 35234, Miss_rate = 0.601, Pending_hits = 2650, Reservation_fails = 5554
L2_cache_bank[4]: Access = 56648, Miss = 34706, Miss_rate = 0.613, Pending_hits = 3247, Reservation_fails = 6250
L2_cache_bank[5]: Access = 62817, Miss = 35910, Miss_rate = 0.572, Pending_hits = 3224, Reservation_fails = 7258
L2_cache_bank[6]: Access = 58325, Miss = 35224, Miss_rate = 0.604, Pending_hits = 2728, Reservation_fails = 6092
L2_cache_bank[7]: Access = 60117, Miss = 35243, Miss_rate = 0.586, Pending_hits = 2724, Reservation_fails = 4714
L2_cache_bank[8]: Access = 62060, Miss = 35969, Miss_rate = 0.580, Pending_hits = 3276, Reservation_fails = 7920
L2_cache_bank[9]: Access = 56876, Miss = 34645, Miss_rate = 0.609, Pending_hits = 3341, Reservation_fails = 7749
L2_cache_bank[10]: Access = 61379, Miss = 35376, Miss_rate = 0.576, Pending_hits = 2703, Reservation_fails = 6437
L2_cache_bank[11]: Access = 58017, Miss = 35146, Miss_rate = 0.606, Pending_hits = 2748, Reservation_fails = 5181
L2_total_cache_accesses = 714023
L2_total_cache_misses = 423398
L2_total_cache_miss_rate = 0.5930
L2_total_cache_pending_hits = 35953
L2_total_cache_reservation_fails = 77714
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12790
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1036
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 238138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7484
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 88
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 704
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 19
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 629
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 255
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3374
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1695
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 57376
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=2116767
icnt_total_pkts_simt_to_mem=1811335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6728
	minimum = 6
	maximum = 241
Network latency average = 13.064
	minimum = 6
	maximum = 212
Slowest packet = 1405975
Flit latency average = 12.3564
	minimum = 6
	maximum = 211
Slowest flit = 3875795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0228442
	minimum = 0.0135997 (at node 5)
	maximum = 0.0282953 (at node 25)
Accepted packet rate average = 0.0228442
	minimum = 0.0135102 (at node 5)
	maximum = 0.0287427 (at node 16)
Injected flit rate average = 0.0609657
	minimum = 0.0286309 (at node 5)
	maximum = 0.0964726 (at node 25)
Accepted flit rate average= 0.0609657
	minimum = 0.0432147 (at node 5)
	maximum = 0.0845729 (at node 2)
Injected packet length average = 2.66876
Accepted packet length average = 2.66876
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9841 (10 samples)
	minimum = 6 (10 samples)
	maximum = 461.5 (10 samples)
Network latency average = 17.2062 (10 samples)
	minimum = 6 (10 samples)
	maximum = 419.6 (10 samples)
Flit latency average = 16.1454 (10 samples)
	minimum = 6 (10 samples)
	maximum = 413.2 (10 samples)
Fragmentation average = 0.124886 (10 samples)
	minimum = 0 (10 samples)
	maximum = 253.5 (10 samples)
Injected packet rate average = 0.0383297 (10 samples)
	minimum = 0.0259193 (10 samples)
	maximum = 0.047993 (10 samples)
Accepted packet rate average = 0.0383297 (10 samples)
	minimum = 0.025879 (10 samples)
	maximum = 0.0481565 (10 samples)
Injected flit rate average = 0.104982 (10 samples)
	minimum = 0.056965 (10 samples)
	maximum = 0.149385 (10 samples)
Accepted flit rate average = 0.104982 (10 samples)
	minimum = 0.0735987 (10 samples)
	maximum = 0.1418 (10 samples)
Injected packet size average = 2.73891 (10 samples)
Accepted packet size average = 2.73891 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 44 sec (884 sec)
gpgpu_simulation_rate = 294733 (inst/sec)
gpgpu_simulation_rate = 1264 (cycle/sec)
fdwt53Kernel in launchFDWT53Kernel has finished
Writing to rgb.bmp.dwt.r (1024 x 1024)

Writing to rgb.bmp.dwt.g (1024 x 1024)

Writing to rgb.bmp.dwt.b (1024 x 1024)
