[{"commit":{"message":"Update src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp\n\nCo-authored-by: Feilong Jiang <freedom.jfl@gmail.com>"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"6216e38f60df6df0c14004f6de03d4b0236a49c8"}]