// Seed: 3810725293
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri0 id_9
);
  wire id_11;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  logic id_3,
    output tri0  id_4,
    output wand  id_5,
    input  tri0  id_6,
    output logic id_7
);
  initial begin : LABEL_0
    id_7 <= id_3;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_0,
      id_0,
      id_6,
      id_5,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.type_13 = 0;
endmodule
