

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Sat Dec 14 23:08:40 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel4_uint
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1028|  1028|  1028|  1028|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1026|  1026|        28|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 30 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_15), !map !37"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_14), !map !43"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_13), !map !49"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_12), !map !55"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_11), !map !61"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_10), !map !67"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_9), !map !73"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_8), !map !79"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_7), !map !85"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_6), !map !91"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_5), !map !97"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_4), !map !103"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_3), !map !109"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_2), !map !115"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_1), !map !121"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_0), !map !127"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !133"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !139"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold), !map !143"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %data1_V), !map !147"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %data_out_V), !map !153"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold)" [myIP.cpp:5]   --->   Operation 53 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)" [myIP.cpp:5]   --->   Operation 54 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:8]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:9]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:10]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0_0, float* %data0_1, float* %data0_2, float* %data0_3, float* %data0_4, float* %data0_5, float* %data0_6, float* %data0_7, float* %data0_8, float* %data0_9, float* %data0_10, float* %data0_11, float* %data0_12, float* %data0_13, float* %data0_14, float* %data0_15, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:12]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %data1_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:17]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %data_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:18]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data0_0_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_0)" [myIP.cpp:41]   --->   Operation 61 'read' 'data0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data0_1_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_1)" [myIP.cpp:41]   --->   Operation 62 'read' 'data0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data0_2_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_2)" [myIP.cpp:41]   --->   Operation 63 'read' 'data0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data0_3_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_3)" [myIP.cpp:41]   --->   Operation 64 'read' 'data0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data0_4_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_4)" [myIP.cpp:41]   --->   Operation 65 'read' 'data0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data0_5_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_5)" [myIP.cpp:41]   --->   Operation 66 'read' 'data0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data0_6_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_6)" [myIP.cpp:41]   --->   Operation 67 'read' 'data0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data0_7_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_7)" [myIP.cpp:41]   --->   Operation 68 'read' 'data0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data0_8_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_8)" [myIP.cpp:41]   --->   Operation 69 'read' 'data0_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data0_9_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_9)" [myIP.cpp:41]   --->   Operation 70 'read' 'data0_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data0_10_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_10)" [myIP.cpp:41]   --->   Operation 71 'read' 'data0_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data0_11_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_11)" [myIP.cpp:41]   --->   Operation 72 'read' 'data0_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data0_12_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_12)" [myIP.cpp:41]   --->   Operation 73 'read' 'data0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data0_13_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_13)" [myIP.cpp:41]   --->   Operation 74 'read' 'data0_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data0_14_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_14)" [myIP.cpp:41]   --->   Operation 75 'read' 'data0_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data0_15_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_15)" [myIP.cpp:41]   --->   Operation 76 'read' 'data0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast float %threshold_read to i32" [myIP.cpp:72]   --->   Operation 77 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %bitcast_ln72_1 to i23" [myIP.cpp:72]   --->   Operation 78 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.44ns)   --->   "%icmp_ln72_3 = icmp eq i23 %trunc_ln72, 0" [myIP.cpp:72]   --->   Operation 79 'icmp' 'icmp_ln72_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader51" [myIP.cpp:45]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader51.preheader ]"   --->   Operation 81 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %i_1, %size_read" [myIP.cpp:45]   --->   Operation 82 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%i = add i32 %i_1, 1" [myIP.cpp:45]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %0, label %hls_label_1" [myIP.cpp:45]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Val2_s = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %data1_V)" [myIP.cpp:56]   --->   Operation 85 'read' 'p_Val2_s' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i128 %p_Val2_s to i32" [myIP.cpp:56]   --->   Operation 86 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln681 to float" [myIP.cpp:56]   --->   Operation 87 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 63)" [myIP.cpp:56]   --->   Operation 88 'partselect' 'p_Result_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 95)" [myIP.cpp:56]   --->   Operation 89 'partselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)" [myIP.cpp:56]   --->   Operation 90 'partselect' 'p_Result_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 91 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_1, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 92 'partselect' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln72_2 = icmp ne i8 %tmp_4, -1" [myIP.cpp:72]   --->   Operation 93 'icmp' 'icmp_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln72_1 = or i1 %icmp_ln72_3, %icmp_ln72_2" [myIP.cpp:72]   --->   Operation 94 'or' 'or_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 95 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 96 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 97 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 98 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 98 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 99 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 100 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 101 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 102 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 102 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 103 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 104 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 105 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 106 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 106 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 107 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 108 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 109 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 110 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 110 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 111 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 112 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 113 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %p_Result_1 to float" [myIP.cpp:56]   --->   Operation 114 'bitcast' 'bitcast_ln56_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 115 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [4/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 116 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 117 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [4/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 118 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 119 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [4/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 120 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 121 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [4/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 122 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 123 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 123 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [3/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 124 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 125 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [3/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 126 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 127 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [3/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 128 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 129 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [3/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 130 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 131 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 131 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [2/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 132 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 133 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [2/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 134 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 135 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 136 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 137 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [2/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 138 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 139 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 139 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 140 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 141 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 142 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 143 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 144 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 145 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 146 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 147 [5/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 147 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [5/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 148 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [5/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 149 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 150 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %p_Result_s to float" [myIP.cpp:56]   --->   Operation 151 'bitcast' 'bitcast_ln56_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_12 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 152 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 153 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [4/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 154 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 155 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [4/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 156 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [4/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 157 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [4/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 158 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [4/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 159 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 160 [3/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 160 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 161 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [3/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 162 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [3/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 163 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [3/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 164 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 165 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [3/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 166 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [3/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 167 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 168 [2/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 168 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [2/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 169 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [2/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 170 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [2/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 171 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [2/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 172 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 173 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [2/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 174 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [2/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 175 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 176 [1/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 176 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 177 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 178 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 179 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 180 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 181 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 182 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 183 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 184 [5/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 184 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [5/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 185 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [5/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 186 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [5/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 187 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln56_3 = bitcast i32 %p_Result_3 to float" [myIP.cpp:56]   --->   Operation 188 'bitcast' 'bitcast_ln56_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 189 [4/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 189 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 190 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [4/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 191 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [4/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 192 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [4/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 193 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 194 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [4/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 195 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [4/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 196 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 197 [3/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 197 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [3/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 198 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [3/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 199 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 200 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [3/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 201 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [3/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 202 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [3/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 203 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [3/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 204 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 205 [2/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 205 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [2/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 206 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [2/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 207 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [2/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 208 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [2/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 209 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [2/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 210 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [2/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 211 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [2/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 212 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 213 [1/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 213 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 214 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 215 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 216 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 217 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 218 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 219 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 220 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 221 [5/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 221 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [5/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 222 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [5/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 223 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [5/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 224 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 225 [4/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 225 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [4/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 226 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [4/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 227 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [4/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 228 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 229 [3/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 229 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [3/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 230 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [3/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 231 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 232 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 233 [2/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 233 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [2/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 234 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [2/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 235 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [2/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 236 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 237 [1/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 237 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 238 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 239 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 240 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.43>
ST_26 : Operation 241 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.cpp:72]   --->   Operation 241 'fcmp' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.cpp:72]   --->   Operation 242 'fcmp' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.cpp:72]   --->   Operation 243 'fcmp' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.cpp:72]   --->   Operation 244 'fcmp' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.97>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast float %tmp_3_0_3 to i32" [myIP.cpp:72]   --->   Operation 245 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 246 'partselect' 'tmp_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %bitcast_ln72 to i23" [myIP.cpp:72]   --->   Operation 247 'trunc' 'trunc_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ne i8 %tmp_1, -1" [myIP.cpp:72]   --->   Operation 248 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (2.44ns)   --->   "%icmp_ln72_1 = icmp eq i23 %trunc_ln72_1, 0" [myIP.cpp:72]   --->   Operation 249 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_1)   --->   "%or_ln72 = or i1 %icmp_ln72_1, %icmp_ln72" [myIP.cpp:72]   --->   Operation 250 'or' 'or_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_1)   --->   "%and_ln72 = and i1 %or_ln72, %or_ln72_1" [myIP.cpp:72]   --->   Operation 251 'and' 'and_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.cpp:72]   --->   Operation 252 'fcmp' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln72_1 = and i1 %and_ln72, %tmp_5" [myIP.cpp:72]   --->   Operation 253 'and' 'and_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%zext_ln68 = zext i1 %and_ln72_1 to i2" [myIP.cpp:68]   --->   Operation 254 'zext' 'zext_ln68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln72_2 = bitcast float %tmp_3_1_3 to i32" [myIP.cpp:72]   --->   Operation 255 'bitcast' 'bitcast_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_2, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 256 'partselect' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i32 %bitcast_ln72_2 to i23" [myIP.cpp:72]   --->   Operation 257 'trunc' 'trunc_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (1.55ns)   --->   "%icmp_ln72_4 = icmp ne i8 %tmp_6, -1" [myIP.cpp:72]   --->   Operation 258 'icmp' 'icmp_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (2.44ns)   --->   "%icmp_ln72_5 = icmp eq i23 %trunc_ln72_2, 0" [myIP.cpp:72]   --->   Operation 259 'icmp' 'icmp_ln72_5' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72_2 = or i1 %icmp_ln72_5, %icmp_ln72_4" [myIP.cpp:72]   --->   Operation 260 'or' 'or_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%and_ln72_2 = and i1 %or_ln72_2, %or_ln72_1" [myIP.cpp:72]   --->   Operation 261 'and' 'and_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.cpp:72]   --->   Operation 262 'fcmp' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%and_ln72_3 = and i1 %and_ln72_2, %tmp_8" [myIP.cpp:72]   --->   Operation 263 'and' 'and_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%zext_ln68_1 = zext i1 %and_ln72_3 to i2" [myIP.cpp:68]   --->   Operation 264 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln72_3 = bitcast float %tmp_3_2_3 to i32" [myIP.cpp:72]   --->   Operation 265 'bitcast' 'bitcast_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_3, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 266 'partselect' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i32 %bitcast_ln72_3 to i23" [myIP.cpp:72]   --->   Operation 267 'trunc' 'trunc_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.55ns)   --->   "%icmp_ln72_6 = icmp ne i8 %tmp_9, -1" [myIP.cpp:72]   --->   Operation 268 'icmp' 'icmp_ln72_6' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (2.44ns)   --->   "%icmp_ln72_7 = icmp eq i23 %trunc_ln72_3, 0" [myIP.cpp:72]   --->   Operation 269 'icmp' 'icmp_ln72_7' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%or_ln72_3 = or i1 %icmp_ln72_7, %icmp_ln72_6" [myIP.cpp:72]   --->   Operation 270 'or' 'or_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%and_ln72_4 = and i1 %or_ln72_3, %or_ln72_1" [myIP.cpp:72]   --->   Operation 271 'and' 'and_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.cpp:72]   --->   Operation 272 'fcmp' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%and_ln72_5 = and i1 %and_ln72_4, %tmp_s" [myIP.cpp:72]   --->   Operation 273 'and' 'and_ln72_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%zext_ln68_2 = zext i1 %and_ln72_5 to i2" [myIP.cpp:68]   --->   Operation 274 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln72_4 = bitcast float %tmp_3_3_3 to i32" [myIP.cpp:72]   --->   Operation 275 'bitcast' 'bitcast_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_4, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 276 'partselect' 'tmp_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = trunc i32 %bitcast_ln72_4 to i23" [myIP.cpp:72]   --->   Operation 277 'trunc' 'trunc_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (1.55ns)   --->   "%icmp_ln72_8 = icmp ne i8 %tmp_7, -1" [myIP.cpp:72]   --->   Operation 278 'icmp' 'icmp_ln72_8' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (2.44ns)   --->   "%icmp_ln72_9 = icmp eq i23 %trunc_ln72_4, 0" [myIP.cpp:72]   --->   Operation 279 'icmp' 'icmp_ln72_9' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_7)   --->   "%or_ln72_4 = or i1 %icmp_ln72_9, %icmp_ln72_8" [myIP.cpp:72]   --->   Operation 280 'or' 'or_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_7)   --->   "%and_ln72_6 = and i1 %or_ln72_4, %or_ln72_1" [myIP.cpp:72]   --->   Operation 281 'and' 'and_ln72_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.cpp:72]   --->   Operation 282 'fcmp' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln72_7 = and i1 %and_ln72_6, %tmp_10" [myIP.cpp:72]   --->   Operation 283 'and' 'and_ln72_7' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%zext_ln72 = zext i1 %and_ln72_7 to i2" [myIP.cpp:72]   --->   Operation 284 'zext' 'zext_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln72 = add i2 %zext_ln68_1, %zext_ln68" [myIP.cpp:72]   --->   Operation 285 'add' 'add_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln72_1 = add i2 %zext_ln68_2, %zext_ln72" [myIP.cpp:72]   --->   Operation 286 'add' 'add_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.39>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %add_ln72 to i3" [myIP.cpp:72]   --->   Operation 287 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i2 %add_ln72_1 to i3" [myIP.cpp:72]   --->   Operation 288 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (1.56ns)   --->   "%add_ln72_2 = add i3 %zext_ln72_2, %zext_ln72_1" [myIP.cpp:72]   --->   Operation 289 'add' 'add_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 290 [1/1] (1.13ns)   --->   "%icmp_ln78 = icmp eq i3 %add_ln72_2, -4" [myIP.cpp:78]   --->   Operation 290 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln45)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln79 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72" [myIP.cpp:79]   --->   Operation 291 'select' 'select_ln79' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.69ns)   --->   "%select_ln79_1 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_2" [myIP.cpp:79]   --->   Operation 292 'select' 'select_ln79_1' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (0.69ns)   --->   "%select_ln79_2 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_3" [myIP.cpp:79]   --->   Operation 293 'select' 'select_ln79_2' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 294 [1/1] (0.69ns)   --->   "%select_ln79_3 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_4" [myIP.cpp:79]   --->   Operation 294 'select' 'select_ln79_3' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_2_3 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %select_ln79_3, i32 %select_ln79_2, i32 %select_ln79_1, i32 %select_ln79)" [myIP.cpp:79]   --->   Operation 295 'bitconcatenate' 'p_Result_2_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 296 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)" [myIP.cpp:83]   --->   Operation 296 'write' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [myIP.cpp:46]   --->   Operation 297 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1000, i32 1000, i32 1000, [1 x i8]* @p_str1) nounwind" [myIP.cpp:47]   --->   Operation 298 'speclooptripcount' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [myIP.cpp:49]   --->   Operation 299 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 300 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)" [myIP.cpp:83]   --->   Operation 300 'write' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [myIP.cpp:84]   --->   Operation 301 'specregionend' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader51" [myIP.cpp:45]   --->   Operation 302 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "ret void" [myIP.cpp:85]   --->   Operation 303 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.45ns
The critical path consists of the following:
	wire read on port 'threshold' (myIP.cpp:5) [44]  (0 ns)
	'icmp' operation ('icmp_ln72_3', myIP.cpp:72) [70]  (2.45 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	axis read on port 'data1_V' (myIP.cpp:56) [81]  (0 ns)
	'fmul' operation ('tmp_2', myIP.cpp:68) [90]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.cpp:68) [90]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.cpp:68) [90]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.cpp:68) [90]  (5.7 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', myIP.cpp:68) [91]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', myIP.cpp:68) [91]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', myIP.cpp:68) [91]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', myIP.cpp:68) [91]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', myIP.cpp:68) [91]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', myIP.cpp:68) [93]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', myIP.cpp:68) [93]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', myIP.cpp:68) [93]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', myIP.cpp:68) [93]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_1', myIP.cpp:68) [93]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_2', myIP.cpp:68) [95]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_2', myIP.cpp:68) [95]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_2', myIP.cpp:68) [95]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_2', myIP.cpp:68) [95]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_2', myIP.cpp:68) [95]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_3', myIP.cpp:68) [97]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_3', myIP.cpp:68) [97]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_3', myIP.cpp:68) [97]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_3', myIP.cpp:68) [97]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_0_3', myIP.cpp:68) [97]  (7.26 ns)

 <State 26>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', myIP.cpp:72) [108]  (5.43 ns)

 <State 27>: 7.97ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', myIP.cpp:72) [108]  (5.43 ns)
	'and' operation ('and_ln72_1', myIP.cpp:72) [109]  (0.978 ns)
	'add' operation ('add_ln72', myIP.cpp:72) [165]  (1.56 ns)

 <State 28>: 3.39ns
The critical path consists of the following:
	'add' operation ('add_ln72_2', myIP.cpp:72) [169]  (1.56 ns)
	'icmp' operation ('icmp_ln78', myIP.cpp:78) [170]  (1.13 ns)
	'select' operation ('select_ln79', myIP.cpp:79) [171]  (0.698 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
