	component crypto_wallet2_nios_fast is
		port (
			clk_clk                                      : in    std_logic                     := 'X';             -- clk
			epcs_flash_controller_external_dclk          : out   std_logic;                                        -- dclk
			epcs_flash_controller_external_sce           : out   std_logic;                                        -- sce
			epcs_flash_controller_external_sdo           : out   std_logic;                                        -- sdo
			epcs_flash_controller_external_data0         : in    std_logic                     := 'X';             -- data0
			pi_random_external_connection_export         : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			po_led_external_connection_export            : out   std_logic_vector(7 downto 0);                     -- export
			po_random_seed_external_connection_export    : out   std_logic_vector(31 downto 0);                    -- export
			po_system_control_external_connection_export : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                                : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                              : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                                : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                             : out   std_logic;                                        -- cas_n
			sdram_wire_cke                               : out   std_logic;                                        -- cke
			sdram_wire_cs_n                              : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                               : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                             : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                              : out   std_logic;                                        -- we_n
			uart_external_connection_rxd                 : in    std_logic                     := 'X';             -- rxd
			uart_external_connection_txd                 : out   std_logic                                         -- txd
		);
	end component crypto_wallet2_nios_fast;

