// Seed: 379018651
module module_0 (
    id_1,
    id_2
);
  inout wand id_2;
  input wire id_1;
  assign id_2 = 1;
  always @(posedge 1) begin : LABEL_0
    $signed(18);
    ;
  end
  logic id_3;
  ;
  wire id_4;
  assign id_2 = -1;
  parameter id_5 = 1 > 1;
  logic id_6;
  parameter id_7 = {-1{id_5}};
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    input  wor  id_0,
    output tri  _id_1,
    output tri1 id_2,
    input  tri  id_3
);
  logic [id_1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
