
*** Running vivado
    with args -log SingleCycleProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SingleCycleProcessor.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SingleCycleProcessor.tcl -notrace
Command: synth_design -top SingleCycleProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SingleCycleProcessor' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/debounce.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/debounce.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/debounce.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'OneBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/OneBit2to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OneBit2to1Mul' (3#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/OneBit2to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FiveBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FiveBit2to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FiveBit2to1Mul' (4#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FiveBit2to1Mul.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'o' does not match port width (5) of module 'FiveBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:104]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (5#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Adder.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'o' does not match port width (5) of module 'FiveBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:106]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/InstructionMemory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/InstructionMemory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SixteenBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SixteenBit2to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SixteenBit2to1Mul' (7#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SixteenBit2to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FourBit4to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit4to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBit4to1Mul' (8#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit4to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'EightBit4to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit4to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'EightBit4to1Mul' (9#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit4to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/RegisterFile.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (10#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/RegisterFile.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticLogicUnit' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/ArithmeticLogicUnit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticLogicUnit' (11#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/ArithmeticLogicUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FourBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit2to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourBit2to1Mul' (12#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/FourBit2to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'EightBit2to1Mul' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit2to1Mul.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'EightBit2to1Mul' (13#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/EightBit2to1Mul.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/dataMemory.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (14#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/dataMemory.sv:22]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SevSeg_4digit.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (15#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SevSeg_4digit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleProcessor' (16#1) [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/SingleCycleProcessor.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1029.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SingleCycleProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SingleCycleProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1067.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'addEn_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Reset |                              000 |                              000
                  Steady |                              001 |                              001
                   Store |                              010 |                              010
                    Load |                              011 |                              011
                     Add |                              100 |                              100
                  Branch |                              101 |                              101
                    Stop |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'jEn_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'wRegEn_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'wMemEn_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'resMem_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/Controller.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUout_reg' [D:/Computer Science/CS/CS223/Project/Code/Project/Project.srcs/sources_1/new/ArithmeticLogicUnit.sv:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 41    
	   7 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+------------------+---------------+----------------+
|Module Name          | RTL Object       | Depth x Width | Implemented As | 
+---------------------+------------------+---------------+----------------+
|SevSeg_4digit        | sseg_LEDs        | 32x7          | LUT            | 
|SingleCycleProcessor | SevSeg/sseg_LEDs | 32x7          | LUT            | 
+---------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1067.660 ; gain = 37.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1104.313 ; gain = 74.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |   126|
|4     |LUT2   |     9|
|5     |LUT3   |    21|
|6     |LUT4   |    17|
|7     |LUT5   |    56|
|8     |LUT6   |   144|
|9     |MUXF7  |    47|
|10    |MUXF8  |     7|
|11    |FDRE   |   358|
|12    |FDSE   |    60|
|13    |LD     |     7|
|14    |IBUF   |    22|
|15    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1105.320 ; gain = 37.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1105.320 ; gain = 75.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1117.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1117.207 ; gain = 87.402
INFO: [Common 17-1381] The checkpoint 'D:/Computer Science/CS/CS223/Project/Code/Project/Project.runs/synth_1/SingleCycleProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SingleCycleProcessor_utilization_synth.rpt -pb SingleCycleProcessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 13:45:23 2020...
