

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Apr 29 11:23:25 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATC	set	3979
    48   000000                     _TRISC	set	3988
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   00104A                     __pcinit:
    54                           	callstack 0
    55   00104A                     start_initialization:
    56                           	callstack 0
    57   00104A                     __initialization:
    58                           	callstack 0
    59   00104A                     end_of_initialization:
    60                           	callstack 0
    61   00104A                     __end_of__initialization:
    62                           	callstack 0
    63   00104A  0100               	movlb	0
    64   00104C  EF01  F008         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 2 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 14 in file "application.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  2   10[None  ] int 
    83 ;; Registers used:
    84 ;;		wreg, status,2, status,0
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    90 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   001002                     __ptext0:
   104                           	callstack 0
   105   001002                     _main:
   106                           	callstack 31
   107   001002                     
   108                           ;application.c: 16:     TRISC = 0x00;
   109   001002  0E00               	movlw	0
   110   001004  6E94               	movwf	148,c	;volatile
   111   001006                     l11:
   112                           
   113                           ;application.c: 18:     {;application.c: 19:         LATC = 0x00;
   114   001006  0E00               	movlw	0
   115   001008  6E8B               	movwf	139,c	;volatile
   116   00100A                     
   117                           ;application.c: 20:         _delay((unsigned long)((1000)*(4000/4000.0)));
   118   00100A  0EC8               	movlw	200
   119   00100C                     u17:
   120   00100C  D000               	nop2	
   121   00100E  2EE8               	decfsz	wreg,f,c
   122   001010  D7FD               	bra	u17
   123   001012                     
   124                           ;application.c: 21:         LATC |= (0x1 | 0x80);
   125   001012  0E81               	movlw	129
   126   001014  128B               	iorwf	139,f,c	;volatile
   127   001016                     
   128                           ;application.c: 22:         _delay((unsigned long)((1000)*(4000/4000.0)));
   129   001016  0EC8               	movlw	200
   130   001018                     u27:
   131   001018  D000               	nop2	
   132   00101A  2EE8               	decfsz	wreg,f,c
   133   00101C  D7FD               	bra	u27
   134   00101E                     
   135                           ;application.c: 23:         LATC |= (0x2 | 0x40);
   136   00101E  0E42               	movlw	66
   137   001020  128B               	iorwf	139,f,c	;volatile
   138   001022                     
   139                           ;application.c: 24:         _delay((unsigned long)((1000)*(4000/4000.0)));
   140   001022  0EC8               	movlw	200
   141   001024                     u37:
   142   001024  D000               	nop2	
   143   001026  2EE8               	decfsz	wreg,f,c
   144   001028  D7FD               	bra	u37
   145   00102A                     
   146                           ;application.c: 25:         LATC |= (0x4 | 0x20);
   147   00102A  0E24               	movlw	36
   148   00102C  128B               	iorwf	139,f,c	;volatile
   149   00102E                     
   150                           ;application.c: 26:         _delay((unsigned long)((1000)*(4000/4000.0)));
   151   00102E  0EC8               	movlw	200
   152   001030                     u47:
   153   001030  D000               	nop2	
   154   001032  2EE8               	decfsz	wreg,f,c
   155   001034  D7FD               	bra	u47
   156   001036                     
   157                           ;application.c: 27:         LATC |= (0x8 | 0x10);
   158   001036  0E18               	movlw	24
   159   001038  128B               	iorwf	139,f,c	;volatile
   160   00103A                     
   161                           ;application.c: 28:         _delay((unsigned long)((1000)*(4000/4000.0)));
   162   00103A  0EC8               	movlw	200
   163   00103C                     u57:
   164   00103C  D000               	nop2	
   165   00103E  2EE8               	decfsz	wreg,f,c
   166   001040  D7FD               	bra	u57
   167   001042  EF03  F008         	goto	l11
   168   001046  EF00  F000         	goto	start
   169   00104A                     __end_of_main:
   170                           	callstack 0
   171                           
   172                           	psect	smallconst
   173   001000                     __psmallconst:
   174                           	callstack 0
   175   001000  00                 	db	0
   176   001001  00                 	db	0	; dummy byte at the end
   177   000000                     
   178                           	psect	rparam
   179   000000                     
   180                           	psect	config
   181                           
   182                           ; Padding undefined space
   183   300000                     	org	3145728
   184   300000  FF                 	db	255
   185                           
   186                           ;Config register CONFIG1H @ 0x300001
   187                           ;	Oscillator Selection bits
   188                           ;	OSC = HS, HS oscillator
   189                           ;	Fail-Safe Clock Monitor Enable bit
   190                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   191                           ;	Internal/External Oscillator Switchover bit
   192                           ;	IESO = OFF, Oscillator Switchover mode disabled
   193   300001                     	org	3145729
   194   300001  02                 	db	2
   195                           
   196                           ;Config register CONFIG2L @ 0x300002
   197                           ;	Power-up Timer Enable bit
   198                           ;	PWRT = OFF, PWRT disabled
   199                           ;	Brown-out Reset Enable bits
   200                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   201                           ;	Brown Out Reset Voltage bits
   202                           ;	BORV = 1, 
   203   300002                     	org	3145730
   204   300002  09                 	db	9
   205                           
   206                           ;Config register CONFIG2H @ 0x300003
   207                           ;	Watchdog Timer Enable bit
   208                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   209                           ;	Watchdog Timer Postscale Select bits
   210                           ;	WDTPS = 32768, 1:32768
   211   300003                     	org	3145731
   212   300003  1E                 	db	30
   213                           
   214                           ; Padding undefined space
   215   300004                     	org	3145732
   216   300004  FF                 	db	255
   217                           
   218                           ;Config register CONFIG3H @ 0x300005
   219                           ;	CCP2 MUX bit
   220                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   221                           ;	PORTB A/D Enable bit
   222                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   223                           ;	Low-Power Timer1 Oscillator Enable bit
   224                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   225                           ;	MCLR Pin Enable bit
   226                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   227   300005                     	org	3145733
   228   300005  81                 	db	129
   229                           
   230                           ;Config register CONFIG4L @ 0x300006
   231                           ;	Stack Full/Underflow Reset Enable bit
   232                           ;	STVREN = ON, Stack full/underflow will cause Reset
   233                           ;	Single-Supply ICSP Enable bit
   234                           ;	LVP = OFF, Single-Supply ICSP disabled
   235                           ;	Extended Instruction Set Enable bit
   236                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   237                           ;	Background Debugger Enable bit
   238                           ;	DEBUG = 0x1, unprogrammed default
   239   300006                     	org	3145734
   240   300006  81                 	db	129
   241                           
   242                           ; Padding undefined space
   243   300007                     	org	3145735
   244   300007  FF                 	db	255
   245                           
   246                           ;Config register CONFIG5L @ 0x300008
   247                           ;	Code Protection bit
   248                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   249                           ;	Code Protection bit
   250                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   251                           ;	Code Protection bit
   252                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   253                           ;	Code Protection bit
   254                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   255   300008                     	org	3145736
   256   300008  0F                 	db	15
   257                           
   258                           ;Config register CONFIG5H @ 0x300009
   259                           ;	Boot Block Code Protection bit
   260                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   261                           ;	Data EEPROM Code Protection bit
   262                           ;	CPD = OFF, Data EEPROM not code-protected
   263   300009                     	org	3145737
   264   300009  C0                 	db	192
   265                           
   266                           ;Config register CONFIG6L @ 0x30000A
   267                           ;	Write Protection bit
   268                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   269                           ;	Write Protection bit
   270                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   271                           ;	Write Protection bit
   272                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   273                           ;	Write Protection bit
   274                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   275   30000A                     	org	3145738
   276   30000A  0F                 	db	15
   277                           
   278                           ;Config register CONFIG6H @ 0x30000B
   279                           ;	Configuration Register Write Protection bit
   280                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   281                           ;	Boot Block Write Protection bit
   282                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   283                           ;	Data EEPROM Write Protection bit
   284                           ;	WRTD = OFF, Data EEPROM not write-protected
   285   30000B                     	org	3145739
   286   30000B  E0                 	db	224
   287                           
   288                           ;Config register CONFIG7L @ 0x30000C
   289                           ;	Table Read Protection bit
   290                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   291                           ;	Table Read Protection bit
   292                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   293                           ;	Table Read Protection bit
   294                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   295                           ;	Table Read Protection bit
   296                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   297   30000C                     	org	3145740
   298   30000C  0F                 	db	15
   299                           
   300                           ;Config register CONFIG7H @ 0x30000D
   301                           ;	Boot Block Table Read Protection bit
   302                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   303   30000D                     	org	3145741
   304   30000D  40                 	db	64
   305                           tosu	equ	0xFFF
   306                           tosh	equ	0xFFE
   307                           tosl	equ	0xFFD
   308                           stkptr	equ	0xFFC
   309                           pclatu	equ	0xFFB
   310                           pclath	equ	0xFFA
   311                           pcl	equ	0xFF9
   312                           tblptru	equ	0xFF8
   313                           tblptrh	equ	0xFF7
   314                           tblptrl	equ	0xFF6
   315                           tablat	equ	0xFF5
   316                           prodh	equ	0xFF4
   317                           prodl	equ	0xFF3
   318                           indf0	equ	0xFEF
   319                           postinc0	equ	0xFEE
   320                           postdec0	equ	0xFED
   321                           preinc0	equ	0xFEC
   322                           plusw0	equ	0xFEB
   323                           fsr0h	equ	0xFEA
   324                           fsr0l	equ	0xFE9
   325                           wreg	equ	0xFE8
   326                           indf1	equ	0xFE7
   327                           postinc1	equ	0xFE6
   328                           postdec1	equ	0xFE5
   329                           preinc1	equ	0xFE4
   330                           plusw1	equ	0xFE3
   331                           fsr1h	equ	0xFE2
   332                           fsr1l	equ	0xFE1
   333                           bsr	equ	0xFE0
   334                           indf2	equ	0xFDF
   335                           postinc2	equ	0xFDE
   336                           postdec2	equ	0xFDD
   337                           preinc2	equ	0xFDC
   338                           plusw2	equ	0xFDB
   339                           fsr2h	equ	0xFDA
   340                           fsr2l	equ	0xFD9
   341                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBIGSFRh          6B      0       0      36        0.0%
BITBIGSFRlh          8      0       0      37        0.0%
BITBIGSFRll          B      0       0      38        0.0%
ABS                  0      0       0      39        0.0%
BIGRAM             F7F      0       0      40        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Apr 29 11:23:25 2024

                     l11 1006                       u17 100C                       u27 1018  
                     u37 1024                       u47 1030                       u57 103C  
                    l700 1022                      l702 102A                      l704 102E  
                    l706 1036                      l708 103A                      l690 1002  
                    l692 100A                      l694 1012                      l696 1016  
                    l698 101E                      wreg 0FE8                     _LATC 0F8B  
                   _main 1002                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISC 0F94          __initialization 104A  
           __end_of_main 104A                   ??_main 0000            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 104A            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 104A                  __ramtop 1000                  __ptext0 1002  
   end_of_initialization 104A      start_initialization 104A              __smallconst 1000  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
