Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 18 23:48:44 2023
| Host         : LAPTOP-S87UIBNV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys_timing_summary_routed.rpt -pb basys_timing_summary_routed.pb -rpx basys_timing_summary_routed.rpx -warn_on_violation
| Design       : basys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock_1/clk_16hz_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock_1/clk_3hz_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_1/clk_4hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_1/clk_8hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.314        0.000                      0                   47        0.322        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.314        0.000                      0                   47        0.322        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.688ns  (logic 1.926ns (71.655%)  route 0.762ns (28.345%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 19.857 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  clock_1/clk_3hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    clock_1/clk_3hz_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  clock_1/clk_3hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.624    clock_1/clk_3hz_reg[20]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.847 r  clock_1/clk_3hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.847    clock_1/clk_3hz_reg[24]_i_1_n_7
    SLICE_X0Y11          FDRE                                         r  clock_1/clk_3hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.516    19.857    clock_1/clk
    SLICE_X0Y11          FDRE                                         r  clock_1/clk_3hz_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.065    20.161    clock_1/clk_3hz_reg[24]
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 clock_1/clk_16hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.629     5.150    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  clock_1/clk_16hz_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    clock_1/clk_16hz_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  clock_1/clk_16hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    clock_1/clk_16hz_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  clock_1/clk_16hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    clock_1/clk_16hz_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  clock_1/clk_16hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    clock_1/clk_16hz_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  clock_1/clk_16hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    clock_1/clk_16hz_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  clock_1/clk_16hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    clock_1/clk_16hz_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  clock_1/clk_16hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    clock_1/clk_16hz_reg[20]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    clock_1/clk
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    clock_1/clk_16hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 19.858 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  clock_1/clk_3hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    clock_1/clk_3hz_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.844 r  clock_1/clk_3hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.844    clock_1/clk_3hz_reg[20]_i_1_n_6
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    19.858    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.132    
                         clock uncertainty           -0.035    20.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.065    20.162    clock_1/clk_3hz_reg[21]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.664ns  (logic 1.902ns (71.400%)  route 0.762ns (28.600%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 19.858 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  clock_1/clk_3hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    clock_1/clk_3hz_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.823 r  clock_1/clk_3hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.823    clock_1/clk_3hz_reg[20]_i_1_n_4
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    19.858    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.132    
                         clock uncertainty           -0.035    20.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.065    20.162    clock_1/clk_3hz_reg[23]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.590ns  (logic 1.828ns (70.583%)  route 0.762ns (29.417%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 19.858 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  clock_1/clk_3hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    clock_1/clk_3hz_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.749 r  clock_1/clk_3hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.749    clock_1/clk_3hz_reg[20]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    19.858    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.132    
                         clock uncertainty           -0.035    20.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.065    20.162    clock_1/clk_3hz_reg[22]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 clock_1/clk_16hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.629     5.150    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  clock_1/clk_16hz_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    clock_1/clk_16hz_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  clock_1/clk_16hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    clock_1/clk_16hz_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  clock_1/clk_16hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    clock_1/clk_16hz_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  clock_1/clk_16hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    clock_1/clk_16hz_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  clock_1/clk_16hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    clock_1/clk_16hz_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  clock_1/clk_16hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    clock_1/clk_16hz_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  clock_1/clk_16hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    clock_1/clk_16hz_reg[20]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.505    14.846    clock_1/clk
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    clock_1/clk_16hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.574ns  (logic 1.812ns (70.400%)  route 0.762ns (29.600%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 19.858 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  clock_1/clk_3hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    clock_1/clk_3hz_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.733 r  clock_1/clk_3hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.733    clock_1/clk_3hz_reg[20]_i_1_n_7
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    19.858    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.132    
                         clock uncertainty           -0.035    20.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.065    20.162    clock_1/clk_3hz_reg[20]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clock_1/clk_16hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.629     5.150    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  clock_1/clk_16hz_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    clock_1/clk_16hz_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  clock_1/clk_16hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    clock_1/clk_16hz_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  clock_1/clk_16hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    clock_1/clk_16hz_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  clock_1/clk_16hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    clock_1/clk_16hz_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  clock_1/clk_16hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    clock_1/clk_16hz_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  clock_1/clk_16hz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    clock_1/clk_16hz_reg[16]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  clock_1/clk_16hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.848    clock_1/clk
    SLICE_X0Y21          FDRE                                         r  clock_1/clk_16hz_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    clock_1/clk_16hz_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 clock_1/clk_3hz_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 19.858 - 15.000 ) 
    Source Clock Delay      (SCD):    5.159ns = ( 10.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638    10.159    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    10.618 r  clock_1/clk_3hz_reg[1]/Q
                         net (fo=1, routed)           0.762    11.380    clock_1/clk_3hz_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    12.054 r  clock_1/clk_3hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    clock_1/clk_3hz_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  clock_1/clk_3hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    clock_1/clk_3hz_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  clock_1/clk_3hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    clock_1/clk_3hz_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  clock_1/clk_3hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    clock_1/clk_3hz_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 r  clock_1/clk_3hz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.730    clock_1/clk_3hz_reg[16]_i_1_n_6
    SLICE_X0Y9           FDRE                                         r  clock_1/clk_3hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    19.858    clock_1/clk
    SLICE_X0Y9           FDRE                                         r  clock_1/clk_3hz_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.132    
                         clock uncertainty           -0.035    20.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.065    20.162    clock_1/clk_3hz_reg[17]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 clock_1/clk_16hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.629     5.150    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  clock_1/clk_16hz_reg[1]/Q
                         net (fo=1, routed)           0.762     6.368    clock_1/clk_16hz_reg_n_0_[1]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  clock_1/clk_16hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    clock_1/clk_16hz_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  clock_1/clk_16hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    clock_1/clk_16hz_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  clock_1/clk_16hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    clock_1/clk_16hz_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  clock_1/clk_16hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    clock_1/clk_16hz_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  clock_1/clk_16hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    clock_1/clk_16hz_reg[16]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  clock_1/clk_16hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.848    clock_1/clk
    SLICE_X0Y21          FDRE                                         r  clock_1/clk_16hz_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    clock_1/clk_16hz_reg[19]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.434ns  (logic 0.261ns (60.194%)  route 0.173ns (39.806%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     6.478    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.146     6.624 f  clock_1/clk_3hz_reg[0]/Q
                         net (fo=1, routed)           0.173     6.797    clock_1/clk_3hz_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     6.842 r  clock_1/clk_3hz[0]_i_2/O
                         net (fo=1, routed)           0.000     6.842    clock_1/clk_3hz[0]_i_2_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.912 r  clock_1/clk_3hz_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.912    clock_1/clk_3hz_reg[0]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     6.993    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.112     6.590    clock_1/clk_3hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock_1/clk_16hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  clock_1/clk_16hz_reg[0]/Q
                         net (fo=1, routed)           0.173     1.786    clock_1/clk_16hz_reg_n_0_[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  clock_1/clk_16hz[0]_i_2/O
                         net (fo=1, routed)           0.000     1.831    clock_1/clk_16hz[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  clock_1/clk_16hz_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    clock_1/clk_16hz_reg[0]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    clock_1/clk
    SLICE_X0Y17          FDRE                                         r  clock_1/clk_16hz_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clock_1/clk_16hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     6.476    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  clock_1/clk_3hz_reg[20]/Q
                         net (fo=1, routed)           0.176     6.799    clock_1/clk_3hz_reg_n_0_[20]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.914 r  clock_1/clk_3hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.914    clock_1/clk_3hz_reg[20]_i_1_n_7
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     6.991    clock_1/clk
    SLICE_X0Y10          FDRE                                         r  clock_1/clk_3hz_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.112     6.588    clock_1/clk_3hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.914    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     6.478    clock_1/clk
    SLICE_X0Y6           FDRE                                         r  clock_1/clk_3hz_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.146     6.624 r  clock_1/clk_3hz_reg[4]/Q
                         net (fo=1, routed)           0.176     6.801    clock_1/clk_3hz_reg_n_0_[4]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.916 r  clock_1/clk_3hz_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.916    clock_1/clk_3hz_reg[4]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  clock_1/clk_3hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     6.993    clock_1/clk
    SLICE_X0Y6           FDRE                                         r  clock_1/clk_3hz_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.112     6.590    clock_1/clk_3hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.916    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     6.477    clock_1/clk
    SLICE_X0Y8           FDRE                                         r  clock_1/clk_3hz_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.146     6.623 r  clock_1/clk_3hz_reg[12]/Q
                         net (fo=1, routed)           0.176     6.800    clock_1/clk_3hz_reg_n_0_[12]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.915 r  clock_1/clk_3hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.915    clock_1/clk_3hz_reg[12]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  clock_1/clk_3hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     6.992    clock_1/clk
    SLICE_X0Y8           FDRE                                         r  clock_1/clk_3hz_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.112     6.589    clock_1/clk_3hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     6.477    clock_1/clk
    SLICE_X0Y9           FDRE                                         r  clock_1/clk_3hz_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.146     6.623 r  clock_1/clk_3hz_reg[16]/Q
                         net (fo=1, routed)           0.176     6.800    clock_1/clk_3hz_reg_n_0_[16]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.915 r  clock_1/clk_3hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.915    clock_1/clk_3hz_reg[16]_i_1_n_7
    SLICE_X0Y9           FDRE                                         r  clock_1/clk_3hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     6.992    clock_1/clk
    SLICE_X0Y9           FDRE                                         r  clock_1/clk_3hz_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.477    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.112     6.589    clock_1/clk_3hz_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     6.477    clock_1/clk
    SLICE_X0Y7           FDRE                                         r  clock_1/clk_3hz_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.146     6.623 r  clock_1/clk_3hz_reg[8]/Q
                         net (fo=1, routed)           0.176     6.800    clock_1/clk_3hz_reg_n_0_[8]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.915 r  clock_1/clk_3hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.915    clock_1/clk_3hz_reg[8]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  clock_1/clk_3hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     6.992    clock_1/clk
    SLICE_X0Y7           FDRE                                         r  clock_1/clk_3hz_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.112     6.589    clock_1/clk_3hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_1/clk_16hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_16hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    clock_1/clk
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock_1/clk_16hz_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    clock_1/clk_16hz_reg_n_0_[20]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  clock_1/clk_16hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    clock_1/clk_16hz_reg[20]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    clock_1/clk
    SLICE_X0Y22          FDRE                                         r  clock_1/clk_16hz_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    clock_1/clk_16hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.452ns  (logic 0.261ns (57.768%)  route 0.191ns (42.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     6.476    clock_1/clk
    SLICE_X0Y11          FDRE                                         r  clock_1/clk_3hz_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.146     6.622 r  clock_1/clk_3hz_reg[24]/Q
                         net (fo=3, routed)           0.191     6.813    clock_1/p_1_in
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.928 r  clock_1/clk_3hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.928    clock_1/clk_3hz_reg[24]_i_1_n_7
    SLICE_X0Y11          FDRE                                         r  clock_1/clk_3hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     6.991    clock_1/clk
    SLICE_X0Y11          FDRE                                         r  clock_1/clk_3hz_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.112     6.588    clock_1/clk_3hz_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.928    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clock_1/clk_3hz_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1/clk_3hz_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.470ns  (logic 0.297ns (63.246%)  route 0.173ns (36.754%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     6.478    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.146     6.624 f  clock_1/clk_3hz_reg[0]/Q
                         net (fo=1, routed)           0.173     6.797    clock_1/clk_3hz_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     6.842 r  clock_1/clk_3hz[0]_i_2/O
                         net (fo=1, routed)           0.000     6.842    clock_1/clk_3hz[0]_i_2_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     6.948 r  clock_1/clk_3hz_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.948    clock_1/clk_3hz_reg[0]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     6.993    clock_1/clk
    SLICE_X0Y5           FDRE                                         r  clock_1/clk_3hz_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.112     6.590    clock_1/clk_3hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.948    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clock_1/clk_16hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clock_1/clk_16hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clock_1/clk_16hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clock_1/clk_16hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clock_1/clk_16hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clock_1/clk_16hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clock_1/clk_16hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    clock_1/clk_16hz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    clock_1/clk_16hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clock_1/clk_16hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clock_1/clk_16hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    clock_1/clk_16hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    clock_1/clk_16hz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    clock_1/clk_16hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    clock_1/clk_16hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    clock_1/clk_16hz_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    clock_1/clk_16hz_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    clock_1/clk_16hz_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    clock_1/clk_16hz_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clock_1/clk_16hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clock_1/clk_16hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    clock_1/clk_16hz_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    clock_1/clk_16hz_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clock_1/clk_16hz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clock_1/clk_16hz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     clock_1/clk_3hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     clock_1/clk_3hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clock_1/clk_3hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     clock_1/clk_3hz_reg[13]/C



