"""Atomic operations exposed on the TileLang language surface."""

from __future__ import annotations

import tilelang.language as T
from tvm import ir
from tvm.tirx import PrimExpr, Buffer, BufferLoad, op
from tilelang._typing import BufferLikeType
from tvm import DataType
from tvm.tirx import Var
from tilelang.utils.language import to_buffer_region, legalize_pairwise_extents
from tilelang.language.utils import get_extent

_MEMORY_ORDER_ID_MAP = {
    "relaxed": 0,
    "consume": 1,
    "acquire": 2,
    "release": 3,
    "acq_rel": 4,
    "seq_cst": 5,
}

_ATOMIC_LOAD_MEMORY_ORDERS = frozenset({"relaxed", "consume", "acquire", "seq_cst"})
_ATOMIC_STORE_MEMORY_ORDERS = frozenset({"relaxed", "release", "seq_cst"})


def _vector_atomic_return_dtype(dst: BufferLikeType | Var, lanes: int) -> DataType:
    if isinstance(dst, Var) and T.has_let_value(dst):
        dst = T.get_let_value(dst)
    buffer = dst if isinstance(dst, Buffer) else dst.buffer
    return buffer.dtype.with_lanes(lanes)


def _get_memory_order_id(operation: str, memory_order: str, valid_orders: frozenset[str]) -> int:
    if memory_order not in valid_orders:
        raise ValueError(f"{operation} does not support memory_order={memory_order!r}; expected one of {sorted(valid_orders)}")
    return _MEMORY_ORDER_ID_MAP[memory_order]


def _validate_memory_order(memory_order: str | None) -> int | None:
    if memory_order is None:
        return None
    if memory_order not in _MEMORY_ORDER_ID_MAP:
        raise ValueError(f"Unsupported memory order: {memory_order}")
    return _MEMORY_ORDER_ID_MAP[memory_order]


def _atomic_dtype(value: Buffer | PrimExpr) -> str:
    buffer = getattr(value, "buffer", None)
    return str(buffer.dtype if buffer is not None else value.dtype)


def _require_integer_atomic(dst: Buffer, name: str) -> None:
    dtype = _atomic_dtype(dst)
    if not (dtype.startswith("int") or dtype.startswith("uint")):
        raise ValueError(f"{name} only supports integer dtypes, but got {dtype}")


def _require_exchange_atomic(dst: Buffer) -> None:
    dtype = _atomic_dtype(dst)
    if not dtype.startswith(("int", "uint", "float")):
        raise ValueError(f"atomic_exch only supports int, uint, or float dtypes, but got {dtype}")


def _scalar_atomic_extern(
    dst: Buffer,
    values: tuple[PrimExpr, ...],
    name: str,
    *,
    memory_order: str | None,
    return_prev: bool,
    uint_atomic: bool,
    always_returns_value: bool = False,
) -> PrimExpr:
    """Emit the legacy scalar TANG atomic ABI without weakening tile lowering."""
    func_name = f"{name}Uint" if uint_atomic else name
    args = [dst, *values]
    order = _validate_memory_order(memory_order)
    if order is not None:
        args.append(order)
    return_type = dst.dtype if return_prev or always_returns_value else "handle"
    return T.call_extern(return_type, func_name, *args)


def _extended_atomic(
    dst: Buffer,
    values: tuple[PrimExpr, ...],
    extern_name: str,
    tileop_name: str,
    *,
    memory_order: str | None,
    return_prev: bool,
    uint_atomic: bool,
    is_cas: bool = False,
    always_returns_value: bool = False,
) -> PrimExpr:
    """Select scalar ABI or target-dispatched tile lowering for an atomic op."""
    dst_extent = get_extent(dst)
    value_extents = [get_extent(value) for value in values]
    if dst_extent is None and all(extent is None for extent in value_extents):
        return _scalar_atomic_extern(
            dst,
            values,
            extern_name,
            memory_order=memory_order,
            return_prev=return_prev,
            uint_atomic=uint_atomic,
            always_returns_value=always_returns_value,
        )

    if return_prev:
        raise NotImplementedError(f"return_prev is not supported for tile-region-based {extern_name}")
    if dst_extent is None:
        raise ValueError(f"Can't deduce {extern_name} destination extents from args")

    dst_extent = list(dst_extent)
    dst_region = to_buffer_region(dst, access_type="w", extents=dst_extent)
    annotations = {"uint_atomic": int(uint_atomic)}
    order = _validate_memory_order(memory_order)
    if order is not None:
        annotations["memory_order"] = order

    if is_cas:
        if any(extent is not None for extent in value_extents):
            raise NotImplementedError("tensor-wise atomic_cas requires scalar compare and replacement values")
        return T.call_intrin(
            "handle",
            op.Op.get(tileop_name),
            values[0],
            values[1],
            dst_region,
            annotations=annotations,
        )

    value = values[0]
    src_extent = value_extents[0]
    if src_extent is not None:
        src_extent, dst_extent = legalize_pairwise_extents(list(src_extent), dst_extent)
        value = to_buffer_region(value, access_type="r", extents=src_extent)
        dst_region = to_buffer_region(dst, access_type="w", extents=dst_extent)
    return T.call_intrin(
        "handle",
        op.Op.get(tileop_name),
        value,
        dst_region,
        annotations=annotations,
    )


def atomic_max(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """
    Perform an atomic maximum on the value stored at dst with an optional memory-order.

    Supports scalar/addressed extern atomic max when neither argument exposes extents, or tile-region-based atomic max for Buffer/BufferRegion/BufferLoad inputs. If both arguments are plain Buffers their shapes must be structurally equal. If at least one side exposes extents, extents are aligned (missing dimensions are treated as size 1); an assertion is raised if extents cannot be deduced. The optional `memory_order` (one of "relaxed","consume","acquire","release","acq_rel","seq_cst") is used only for the direct extern `AtomicMax` path when no extents are available — otherwise the tile-region path ignores `memory_order`.

    Parameters:
        dst (Buffer): Destination buffer/address to apply the atomic max.
        value (PrimExpr): Value to compare/store atomically.
        memory_order (Optional[str]): Optional memory-order name (e.g. "relaxed", "acquire", "seq_cst").
            If provided, it is translated to the corresponding numeric memory-order id before the call.
        return_prev (bool): If True, return the previous value; if False, return handle (default False).

    Returns:
        PrimExpr: A handle/expression representing the issued atomic maximum operation, or the previous value if return_prev is True.

    Examples:
        >>> # Basic atomic max operation
        >>> counter = T.Tensor([1], "float32", name="counter")
        >>> atomic_max(counter, 42.0)

        >>> # With memory ordering
        >>> atomic_max(counter, 100.0, memory_order="acquire")

        >>> # Get the previous value
        >>> prev_value = atomic_max(counter, 50.0, return_prev=True)
        >>> # prev_value now contains the value that was in counter before the max operation

        >>> # Use in parallel reduction to find global maximum
        >>> @T.prim_func
        >>> def find_max(data: T.Buffer, result: T.Buffer):
        >>>     for i in T.thread_binding(128, "threadIdx.x"):
        >>>         atomic_max(result, data[i])

        >>> # Tensor-to-tensor atomic max (tile-region based)
        >>> src_tensor = T.Tensor([128, 64], "float32", name="src")
        >>> dst_tensor = T.Tensor([128, 64], "float32", name="dst")
        >>> atomic_max(dst_tensor, src_tensor)  # Max entire tensors atomically
    """

    src_extent = get_extent(value)
    dst_extent = get_extent(dst)

    if dst_extent is None and src_extent is None:
        if uint_atomic:
            return _scalar_atomic_extern(
                dst,
                (value,),
                "atomicMax",
                memory_order=memory_order,
                return_prev=return_prev,
                uint_atomic=True,
            )
        # Scalar path: use atomicmax_elem_op intrinsic
        return_type = dst.dtype if return_prev else "handle"
        atomic_max_op = op.Op.get("tl.atomic_max_ret_elem_op") if return_prev else op.Op.get("tl.atomic_max_elem_op")
        memory_order_id = _MEMORY_ORDER_ID_MAP[memory_order] if memory_order else 0

        return T.call_intrin(
            return_type,
            atomic_max_op,
            T.access_ptr(dst, "rw"),
            value,
            memory_order_id,
        )

    # When both arguments are Buffer, we can check whether they are structural equal.
    if isinstance(dst, Buffer) and isinstance(value, Buffer):
        ir.assert_structural_equal(dst.shape, value.shape)

    assert src_extent or dst_extent, "Can't deduce atomicmax extents from args"

    # If src is BufferLike, we need to first transform it to region
    if src_extent:
        value = to_buffer_region(value, access_type="r", extents=src_extent)

    src_extent = list(src_extent) if src_extent else [1] * len(dst_extent)
    dst_extent = list(dst_extent) if dst_extent else [1] * len(src_extent)
    src_extent, dst_extent = legalize_pairwise_extents(src_extent, dst_extent)

    dst = to_buffer_region(dst, access_type="w", extents=dst_extent)

    if return_prev:
        raise NotImplementedError("return_prev is not supported for tile-region-based atomic operations")

    ann = {}
    if uint_atomic:
        ann["uint_atomic"] = 1
    if memory_order is not None:
        ann["memory_order"] = _MEMORY_ORDER_ID_MAP[memory_order]

    return T.call_intrin("handle", op.Op.get("tl.tileop.atomicmax"), value, dst, annotations=ann if ann else None)


def atomic_min(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """
    Atomically update the value at dst to the minimum of its current value and value.

    Supports scalar/addressed extern atomic min when neither argument exposes extents, or tile-region-based atomic min for Buffer/BufferRegion/BufferLoad inputs. If both arguments are plain Buffers their shapes must be structurally equal. If at least one side exposes extents, extents are aligned (missing dimensions are treated as size 1); an assertion is raised if extents cannot be deduced. The optional `memory_order` (one of "relaxed","consume","acquire","release","acq_rel","seq_cst") is used only for the direct extern `AtomicMin` path when no extents are available — otherwise the tile-region path ignores `memory_order`.

    Parameters:
        dst (Buffer): Destination buffer/address to apply the atomic min.
        value (PrimExpr): Value to compare/store atomically.
        memory_order (Optional[str]): Optional memory-order name controlling the atomic operation's ordering.
        return_prev (bool): If True, return the previous value; if False, return handle (default False).

    Returns:
        PrimExpr: A handle expression representing the atomic-min operation, or the previous value if return_prev is True.

    Examples:
        >>> # Basic atomic min operation
        >>> min_val = T.Tensor([1], "int32", name="min_val")
        >>> atomic_min(min_val, 10)

        >>> # Find minimum across threads
        >>> @T.prim_func
        >>> def find_min(data: T.Buffer, result: T.Buffer):
        >>>     for i in T.thread_binding(256, "threadIdx.x"):
        >>>         atomic_min(result, data[i])

        >>> # Track minimum with previous value
        >>> threshold = T.Tensor([1], "float32", name="threshold")
        >>> old_min = atomic_min(threshold, 3.14, return_prev=True)
        >>> # old_min contains the previous minimum value

        >>> # With relaxed memory ordering for performance
        >>> atomic_min(min_val, 5, memory_order="relaxed")

        >>> # Tensor-to-tensor atomic min (tile-region based)
        >>> src_tensor = T.Tensor([128, 64], "float32", name="src")
        >>> dst_tensor = T.Tensor([128, 64], "float32", name="dst")
        >>> atomic_min(dst_tensor, src_tensor)  # Min entire tensors atomically
    """

    src_extent = get_extent(value)
    dst_extent = get_extent(dst)

    if dst_extent is None and src_extent is None:
        if uint_atomic:
            return _scalar_atomic_extern(
                dst,
                (value,),
                "atomicMin",
                memory_order=memory_order,
                return_prev=return_prev,
                uint_atomic=True,
            )
        # Scalar path: use atomicmin_elem_op intrinsic
        return_type = dst.dtype if return_prev else "handle"
        atomic_min_op = op.Op.get("tl.atomic_min_ret_elem_op") if return_prev else op.Op.get("tl.atomic_min_elem_op")
        memory_order_id = _MEMORY_ORDER_ID_MAP[memory_order] if memory_order else 0

        return T.call_intrin(
            return_type,
            atomic_min_op,
            T.access_ptr(dst, "rw"),
            value,
            memory_order_id,
        )

    # When both arguments are Buffer, we can check whether they are structural equal.
    if isinstance(dst, Buffer) and isinstance(value, Buffer):
        ir.assert_structural_equal(dst.shape, value.shape)

    assert src_extent or dst_extent, "Can't deduce atomicmin extents from args"

    # If src is BufferLike, we need to first transform it to region
    if src_extent:
        value = to_buffer_region(value, access_type="r", extents=src_extent)

    src_extent = list(src_extent) if src_extent else [1] * len(dst_extent)
    dst_extent = list(dst_extent) if dst_extent else [1] * len(src_extent)
    src_extent, dst_extent = legalize_pairwise_extents(src_extent, dst_extent)

    dst = to_buffer_region(dst, access_type="w", extents=dst_extent)

    if return_prev:
        raise NotImplementedError("return_prev is not supported for tile-region-based atomic operations")

    ann = {}
    if uint_atomic:
        ann["uint_atomic"] = 1
    if memory_order is not None:
        ann["memory_order"] = _MEMORY_ORDER_ID_MAP[memory_order]

    return T.call_intrin("handle", op.Op.get("tl.tileop.atomicmin"), value, dst, annotations=ann if ann else None)


def atomic_add(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    use_tma: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """
    Atomically add `value` into `dst`, returning a handle to the operation.

    Supports scalar/addressed extern atomic add when neither argument exposes extents, or tile-region-based atomic add for Buffer/BufferRegion/BufferLoad inputs. If both arguments are plain Buffers their shapes must be structurally equal. If at least one side exposes extents, extents are aligned (missing dimensions are treated as size 1); an assertion is raised if extents cannot be deduced. The optional `memory_order` (one of "relaxed","consume","acquire","release","acq_rel","seq_cst") is used only for the direct extern `AtomicAdd` path when no extents are available — otherwise the tile-region path ignores `memory_order`.

    Parameters:
        dst (Buffer): Destination buffer/address to apply the atomic add.
        value (PrimExpr): Value to add atomically.
        memory_order (Optional[str]): Optional memory-order name controlling the atomic operation's ordering.
        return_prev (bool): If True, return the previous value; if False, return handle (default False).
        use_tma (bool): If True, use TMA (cp.reduce) to perform the atomic add. This is available only for sm90+ (default False).

    Returns:
        PrimExpr: A handle representing the atomic addition operation, or the previous value if return_prev is True.

    Examples:
        >>> # Basic atomic addition
        >>> counter = T.Tensor([1], "int32", name="counter")
        >>> atomic_add(counter, 1)  # Increment counter by 1

        >>> # Parallel sum reduction
        >>> @T.prim_func
        >>> def parallel_sum(data: T.Buffer, result: T.Buffer):
        >>>     for i in T.thread_binding(1024, "threadIdx.x"):
        >>>         atomic_add(result, data[i])

        >>> # Get previous value for debugging
        >>> old_value = atomic_add(counter, 5, return_prev=True)
        >>> # old_value contains the value before adding 5

        >>> # Tensor-to-tensor atomic add (tile-region based)
        >>> src_tensor = T.Tensor([128, 64], "float32", name="src")
        >>> dst_tensor = T.Tensor([128, 64], "float32", name="dst")
        >>> atomic_add(dst_tensor, src_tensor)  # Add entire tensors atomically

        >>> # With memory ordering for scalar operations
        >>> atomic_add(counter, 10, memory_order="acquire")

        >>> # Accumulate gradients in training
        >>> gradients = T.Tensor([1000], "float32", name="gradients")
        >>> global_grad = T.Tensor([1000], "float32", name="global_grad")
        >>> atomic_add(global_grad, gradients)
    """

    src_extent = get_extent(value)
    dst_extent = get_extent(dst)

    # Thread-level atomic add, where both extent can't be inferred
    if dst_extent is None and src_extent is None:
        if uint_atomic:
            return _scalar_atomic_extern(
                dst,
                (value,),
                "atomicAdd",
                memory_order=memory_order,
                return_prev=return_prev,
                uint_atomic=True,
            )
        atomic_add_op = op.Op.get("tl.atomic_add_ret_elem_op") if return_prev else op.Op.get("tl.atomic_add_elem_op")
        return_type = dst.dtype if return_prev else "handle"

        # Pass destination by pointer to match device signature
        if memory_order is None:
            return T.call_intrin(return_type, atomic_add_op, T.access_ptr(dst, "rw"), value)
        else:
            return T.call_intrin(
                return_type,
                atomic_add_op,
                T.access_ptr(dst, "rw"),
                value,
                _MEMORY_ORDER_ID_MAP[memory_order],
            )

    # When both arguments are Buffer, we can check whether they are structural equal.
    if isinstance(dst, Buffer) and isinstance(value, Buffer):
        ir.assert_structural_equal(dst.shape, value.shape)

    assert src_extent or dst_extent, "Can't deduce atomicadd extents from args"

    # If src is BufferLike, we need to first transform it to region
    if src_extent:
        value = to_buffer_region(value, access_type="r", extents=src_extent)

    src_extent = list(src_extent) if src_extent else [1] * len(dst_extent)
    dst_extent = list(dst_extent) if dst_extent else [1] * len(src_extent)
    src_extent, dst_extent = legalize_pairwise_extents(src_extent, dst_extent)

    dst = to_buffer_region(dst, access_type="w", extents=dst_extent)

    # Note: tile-region-based atomic operations don't support return_prev yet
    # This would need to be implemented in the tile runtime
    if return_prev:
        raise NotImplementedError("return_prev is not supported for tile-region-based atomic operations")

    # Build annotations dict
    ann = {}
    if use_tma:
        ann["use_tma"] = 1
    if uint_atomic:
        ann["uint_atomic"] = 1
    if memory_order is not None:
        ann["memory_order"] = _MEMORY_ORDER_ID_MAP[memory_order]

    return T.call_intrin("handle", op.Op.get("tl.tileop.atomicadd"), value, dst, annotations=ann if ann else None)


def atomic_sub(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """Atomically subtract an int32/uint32 value."""
    _require_integer_atomic(dst, "atomic_sub")
    return _extended_atomic(
        dst,
        (value,),
        "atomicSub",
        "tl.tileop.atomicsub",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def atomic_exch(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """Atomically exchange a scalar value and optionally return the old value."""
    _require_exchange_atomic(dst)
    return _extended_atomic(
        dst,
        (value,),
        "atomicExch",
        "tl.tileop.atomicexch",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
        always_returns_value=True,
    )


def atomic_inc(
    dst: Buffer,
    limit: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """Atomically increment with wrap-around at ``limit``."""
    _require_integer_atomic(dst, "atomic_inc")
    return _extended_atomic(
        dst,
        (limit,),
        "atomicInc",
        "tl.tileop.atomicinc",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
        always_returns_value=True,
    )


def atomic_dec(
    dst: Buffer,
    limit: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """Atomically decrement with wrap-around controlled by ``limit``."""
    _require_integer_atomic(dst, "atomic_dec")
    return _extended_atomic(
        dst,
        (limit,),
        "atomicDec",
        "tl.tileop.atomicdec",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
        always_returns_value=True,
    )


def atomic_cas(
    dst: Buffer,
    compare: PrimExpr,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr:
    """Atomically replace ``dst`` when its old value equals ``compare``."""
    _require_integer_atomic(dst, "atomic_cas")
    return _extended_atomic(
        dst,
        (compare, value),
        "atomicCAS",
        "tl.tileop.atomiccas",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
        is_cas=True,
        always_returns_value=True,
    )


def atomic_xor(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = True,
) -> PrimExpr:
    """Atomically XOR an integer scalar address."""
    _require_integer_atomic(dst, "atomic_xor")
    return _extended_atomic(
        dst,
        (value,),
        "atomicXor",
        "tl.tileop.atomicxor",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def atomic_and(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = True,
) -> PrimExpr:
    """Atomically AND an integer scalar address."""
    _require_integer_atomic(dst, "atomic_and")
    return _extended_atomic(
        dst,
        (value,),
        "atomicAnd",
        "tl.tileop.atomicand",
        memory_order=memory_order,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def _scalar_atomic_add_vector(
    dst: Buffer,
    value: PrimExpr,
    *,
    width: int,
    return_prev: bool,
    uint_atomic: bool,
) -> PrimExpr | tuple[PrimExpr, ...]:
    """Expand a scalar-addressed vector atomic into independent lane atomics."""
    if not (isinstance(dst, BufferLoad) and isinstance(value, BufferLoad)):
        raise TypeError("Vector atomic add requires buffer accesses such as A[i, j]")
    if not dst.indices or not value.indices:
        raise ValueError("Vector atomic add requires indexed buffer accesses")
    if dst.buffer.dtype != value.buffer.dtype:
        raise TypeError("dst and value must have the same dtype")

    results = []
    for lane in range(width):
        dst_indices = list(dst.indices)
        value_indices = list(value.indices)
        dst_indices[-1] += lane
        value_indices[-1] += lane
        results.append(
            atomic_add(
                T.BufferLoad(dst.buffer, dst_indices),
                T.BufferLoad(value.buffer, value_indices),
                return_prev=return_prev,
                uint_atomic=uint_atomic,
            )
        )
    return tuple(results) if return_prev else T.tvm_tuple(*results)


def _atomic_add_vector(
    dst: Buffer,
    value: PrimExpr,
    *,
    width: int,
    return_prev: bool,
    uint_atomic: bool,
) -> PrimExpr | tuple[PrimExpr, ...]:
    dst_extent = get_extent(dst)
    value_extent = get_extent(value)
    if dst_extent is not None or value_extent is not None:
        if return_prev:
            # Region-based return values use the CUDA/HIP vector intrinsic.
            # TANG's scalar-addressed path below intentionally remains
            # lane-expanded so its runtime contract is preserved.
            atomic_op = op.Op.get(f"tl.atomic_addx{width}_ret_elem_op")
            return_type = _vector_atomic_return_dtype(dst, width)
            return T.call_intrin(
                return_type,
                atomic_op,
                T.access_ptr(dst, "rw"),
                T.access_ptr(value, "r"),
            )
        # Region operations are lowered by the common tile atomic path.  The
        # backend owns any physical grouping; the public x2/x4 API is a
        # semantic shorthand for consecutive atomic additions when no value
        # is requested back.
        return atomic_add(
            dst,
            value,
            return_prev=return_prev,
            uint_atomic=uint_atomic,
        )
    # TANG expands explicit x2/x4 calls lane by lane for every option
    # combination.
    return _scalar_atomic_add_vector(
        dst,
        value,
        width=width,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def atomic_addx2(
    dst: Buffer,
    value: PrimExpr,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr | tuple[PrimExpr, ...]:
    """Perform an atomic addition operation with double-width operands.

    Args:
        dst (BufferLikeType): Destination buffer where the atomic addition will be performed
        value (BufferLikeType): Value to be atomically added (double-width)
        return_prev (bool): If True, return the previous value; if False, return handle (default False)
        uint_atomic (bool): Use unsigned integer atomic addition for scalar-addressed lanes

    Returns:
        PrimExpr: Handle to the double-width atomic addition operation, or the previous value if return_prev is True

    Examples:
        >>> # Atomic addition with FP16 pairs
        >>> half_dst = T.Tensor([2], "float16", name="half_dst")
        >>> half_val = T.Tensor([2], "float16", name="half_val")
        >>> atomic_addx2(half_dst, half_val)

        >>> # BF16 vectorized atomic add (requires CUDA Arch > 750)
        >>> bf16_dst = T.Tensor([2], "bfloat16", name="bf16_dst")
        >>> bf16_val = T.Tensor([2], "bfloat16", name="bf16_val")
        >>> atomic_addx2(bf16_dst, bf16_val)

        >>> # Get previous paired values
        >>> prev_values = atomic_addx2(half_dst, half_val, return_prev=True)
        >>> # prev_values is a half2 containing the two previous FP16 values

        >>> # Efficient gradient accumulation for mixed precision training
        >>> @T.prim_func
        >>> def accumulate_fp16_gradients(grads: T.Buffer, global_grads: T.Buffer):
        >>>     for i in T.thread_binding(128, "threadIdx.x"):
        >>>         for j in range(0, grads.shape[1], 2):  # Process in pairs
        >>>             atomic_addx2(global_grads[i, j:j+2], grads[i, j:j+2])
    """
    return _atomic_add_vector(
        dst,
        value,
        width=2,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def atomic_addx4(
    dst: Buffer,
    value: PrimExpr,
    return_prev: bool = False,
    uint_atomic: bool = False,
) -> PrimExpr | tuple[PrimExpr, ...]:
    """Perform an atomic addition operation with quad-width operands.

    Args:
        dst (BufferLikeType): Destination buffer where the atomic addition will be performed
        value (BufferLikeType): Value to be atomically added (quad-width)
        return_prev (bool): If True, return the previous value; if False, return handle (default False)
        uint_atomic (bool): Use unsigned integer atomic addition for scalar-addressed lanes

    Returns:
        PrimExpr: Handle to the quad-width atomic addition operation, or the previous value if return_prev is True

    Examples:
        >>> # Atomic addition with float4 (requires CUDA Arch >= 900)
        >>> float4_dst = T.Tensor([4], "float32", name="float4_dst")
        >>> float4_val = T.Tensor([4], "float32", name="float4_val")
        >>> atomic_addx4(float4_dst, float4_val)

        >>> # Get previous float4 values
        >>> prev_float4 = atomic_addx4(float4_dst, float4_val, return_prev=True)
        >>> # prev_float4 is a float4 containing the four previous float32 values

        >>> # High-throughput gradient accumulation for large models
        >>> @T.prim_func
        >>> def accumulate_float4_gradients(grads: T.Buffer, global_grads: T.Buffer):
        >>>     for i in T.thread_binding(256, "threadIdx.x"):
        >>>         for j in range(0, grads.shape[1], 4):  # Process 4 floats at once
        >>>             atomic_addx4(global_grads[i, j:j+4], grads[i, j:j+4])

        >>> # Efficient RGBA pixel blending
        >>> rgba_dst = T.Tensor([4], "float32", name="rgba_dst")  # R, G, B, A channels
        >>> rgba_add = T.Tensor([4], "float32", name="rgba_add")
        >>> atomic_addx4(rgba_dst, rgba_add)  # Atomic blend of all 4 channels
    """
    return _atomic_add_vector(
        dst,
        value,
        width=4,
        return_prev=return_prev,
        uint_atomic=uint_atomic,
    )


def atomic_load(src: Buffer, memory_order: str = "seq_cst") -> PrimExpr:
    """
    Load a value from the given buffer using the specified atomic memory ordering.

    Performs an atomic load from `src` and returns a PrimExpr representing the loaded value.
    memory_order selects the ordering and must be one of: "relaxed", "consume", "acquire",
    or "seq_cst" (default).

    Raises:
        ValueError: If memory_order is not valid for an atomic load.

    Note: atomic_load always returns the loaded value, so no return_prev parameter is needed.

    Examples:
        >>> # Basic atomic load
        >>> shared_var = T.Tensor([1], "int32", name="shared_var")
        >>> value = atomic_load(shared_var)

        >>> # Load with specific memory ordering
        >>> value = atomic_load(shared_var, memory_order="acquire")
        >>> # Ensures all subsequent memory operations happen after this load

        >>> # Relaxed load for performance-critical code
        >>> value = atomic_load(shared_var, memory_order="relaxed")

        >>> # Producer-consumer pattern
        >>> @T.prim_func
        >>> def consumer(flag: T.Buffer, data: T.Buffer, result: T.Buffer):
        >>>     # Wait until producer sets flag
        >>>     while atomic_load(flag, memory_order="acquire") == 0:
        >>>         pass  # Spin wait
        >>>     # Now safely read data
        >>>     result[0] = data[0]

        >>> # Load counter for statistics
        >>> counter = T.Tensor([1], "int64", name="counter")
        >>> current_count = atomic_load(counter, memory_order="relaxed")
    """
    return T.call_intrin(
        src.dtype,
        op.Op.get("tl.atomic_load_elem_op"),
        T.access_ptr(src, "r"),
        _get_memory_order_id("atomic_load", memory_order, _ATOMIC_LOAD_MEMORY_ORDERS),
    )


def atomic_store(dst: Buffer, src: PrimExpr, memory_order: str = "seq_cst") -> PrimExpr:
    """
    Perform an atomic store of `src` into `dst` with the given memory ordering.

    Parameters:
        dst (Buffer): Destination buffer to store into.
        src (PrimExpr): Value to store.
        memory_order (str, optional): Memory ordering name; one of "relaxed", "release",
            or "seq_cst". Defaults to "seq_cst".
            The name is mapped to an internal numeric ID used by the underlying runtime.

    Returns:
        PrimExpr: A handle representing the issued atomic store operation.

    Raises:
        ValueError: If memory_order is not valid for an atomic store.

    Note: atomic_store doesn't return a previous value, so no return_prev parameter is needed.

    Examples:
        >>> # Basic atomic store
        >>> shared_var = T.Tensor([1], "int32", name="shared_var")
        >>> atomic_store(shared_var, 42)

        >>> # Store with release ordering to publish data
        >>> data = T.Tensor([1000], "float32", name="data")
        >>> ready_flag = T.Tensor([1], "int32", name="ready_flag")
        >>> # ... fill data ...
        >>> atomic_store(ready_flag, 1, memory_order="release")
        >>> # Ensures all previous writes are visible before flag is set

        >>> # Relaxed store for performance
        >>> atomic_store(shared_var, 100, memory_order="relaxed")

        >>> # Producer-consumer synchronization
        >>> @T.prim_func
        >>> def producer(data: T.Buffer, flag: T.Buffer):
        >>>     data[0] = 3.14159  # Write data first
        >>>     atomic_store(flag, 1, memory_order="release")
        >>>     # Consumer can now safely read data after seeing flag == 1

        >>> # Update configuration atomically
        >>> config = T.Tensor([1], "int32", name="config")
        >>> new_config = 0x12345678
        >>> atomic_store(config, new_config, memory_order="seq_cst")

        >>> # Thread-safe logging counter
        >>> log_counter = T.Tensor([1], "int64", name="log_counter")
        >>> atomic_store(log_counter, 0)  # Reset counter atomically
    """
    return T.call_intrin(
        "handle",
        op.Op.get("tl.atomic_store_elem_op"),
        T.access_ptr(dst, "w"),
        src,
        _get_memory_order_id("atomic_store", memory_order, _ATOMIC_STORE_MEMORY_ORDERS),
    )


def atomic_or(
    dst: Buffer,
    value: PrimExpr,
    memory_order: str | None = None,
    return_prev: bool = False,
    uint_atomic: bool = True,
) -> PrimExpr:
    """Atomically bitwise-or an integer scalar address."""
    _require_integer_atomic(dst, "atomic_or")
    if uint_atomic or return_prev or get_extent(dst) is not None or get_extent(value) is not None:
        return _extended_atomic(
            dst,
            (value,),
            "atomicOr",
            "tl.tileop.atomicor",
            memory_order=memory_order,
            return_prev=return_prev,
            uint_atomic=uint_atomic,
        )
    memory_order_id = _validate_memory_order(memory_order) or 0
    return T.call_intrin(
        "handle",
        op.Op.get("tl.atomic_or_elem_op"),
        T.access_ptr(dst, "rw"),
        value,
        memory_order_id,
    )
