Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne19.ecn.purdue.edu, pid 6198
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090ba668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090c36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090d66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090de6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090686d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090836d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0908b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0909d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0902f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0904c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090546d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0905c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fe66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ff86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090016d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0900b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f090146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f0901d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fa66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08faf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fb96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fc26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fcb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fd36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08fdd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f656d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f6e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f776d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f816d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f8a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f936d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f9c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f2f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f5c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ee56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08eee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ef76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f0a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08f1c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ea56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08eae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08eb76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ec06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ec96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ed16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08edb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08ee36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08e6d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f3f08e756d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e803c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e80e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e89898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e91320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e91d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e9a7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ea3278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ea3cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e2c748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e351d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e35c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e3d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e46128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e46b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e4f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e59080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e59ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e62550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e62f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08deba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08df34a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08df3ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dfc978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e06400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e06e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e0f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e17358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e17da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08e21828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08daa2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08daacf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08db3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dbc208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dbcc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dc56d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dce160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dceba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08dd6630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ddf0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ddfb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d69588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d69fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d73a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d7c4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d7cf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d849b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d8d438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d8de80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d96908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d9f390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d9fdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d28860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d302e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d30d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d3a7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d43240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d43c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d4b710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f09e010b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f09e01b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08d5b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ce5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08ce5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f3f08cee550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08ceee80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf50f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf5320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf5550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf5780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf59b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf5be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08cf5e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d022b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d024e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f3f08d02fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f3f08cb4ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f3f08cbd550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91096136334000 because a thread reached the max instruction count
