{"2408.15561": {"publish_time": "2024-08-28", "title": "CGRA4ML: A Framework to Implement Modern Neural Networks for Scientific Edge Computing", "paper_summary": "Scientific edge computing increasingly relies on hardware-accelerated neural\nnetworks to implement complex, near-sensor processing at extremely high\nthroughputs and low latencies. Existing frameworks like HLS4ML are effective\nfor smaller models, but struggle with larger, modern neural networks due to\ntheir requirement of spatially implementing the neural network layers and\nstoring all weights in on-chip memory. CGRA4ML is an open-source, modular\nframework designed to bridge the gap between neural network model complexity\nand extreme performance requirements. CGRA4ML extends the capabilities of\nHLS4ML by allowing off-chip data storage and supporting a broader range of\nneural network architectures, including models like ResNet, PointNet, and\ntransformers. Unlike HLS4ML, CGRA4ML generates SystemVerilog RTL, making it\nmore suitable for targeting ASIC and FPGA design flows. We demonstrate the\neffectiveness of our framework by implementing and scaling larger models that\nwere previously unattainable with HLS4ML, showcasing its adaptability and\nefficiency in handling complex computations. CGRA4ML also introduces an\nextensive verification framework, with a generated runtime firmware that\nenables its integration into different SoC platforms. CGRA4ML's minimal and\nmodular infrastructure of Python API, SystemVerilog hardware, Tcl toolflows,\nand C runtime, facilitates easy integration and experimentation, allowing\nscientists to focus on innovation rather than the intricacies of hardware\ndesign and optimization.", "paper_summary_zh": "\u79d1\u5b78\u908a\u7de3\u904b\u7b97\u8d8a\u4f86\u8d8a\u4f9d\u8cf4\u786c\u9ad4\u52a0\u901f\u795e\u7d93\u7db2\u8def\uff0c\u5728\u6975\u9ad8\u7684\u541e\u5410\u91cf\u548c\u4f4e\u5ef6\u9072\u4e0b\u5be6\u4f5c\u8907\u96dc\u7684\u8fd1\u611f\u6e2c\u5668\u8655\u7406\u3002\u73fe\u6709\u7684\u6846\u67b6\uff0c\u4f8b\u5982 HLS4ML\uff0c\u5c0d\u65bc\u8f03\u5c0f\u7684\u6a21\u578b\u5f88\u6709\u6548\uff0c\u4f46\u5c0d\u65bc\u8f03\u5927\u3001\u73fe\u4ee3\u7684\u795e\u7d93\u7db2\u8def\u537b\u96e3\u4ee5\u61c9\u4ed8\uff0c\u56e0\u70ba\u5b83\u5011\u9700\u8981\u5728\u7a7a\u9593\u4e0a\u5be6\u4f5c\u795e\u7d93\u7db2\u8def\u5c64\uff0c\u4e26\u5c07\u6240\u6709\u6b0a\u91cd\u5132\u5b58\u5728\u6676\u7247\u8a18\u61b6\u9ad4\u4e2d\u3002CGRA4ML \u662f\u4e00\u500b\u958b\u6e90\u7684\u6a21\u7d44\u5316\u6846\u67b6\uff0c\u65e8\u5728\u5f4c\u5408\u795e\u7d93\u7db2\u8def\u6a21\u578b\u8907\u96dc\u5ea6\u8207\u6975\u7aef\u6548\u80fd\u9700\u6c42\u4e4b\u9593\u7684\u5dee\u8ddd\u3002CGRA4ML \u900f\u904e\u5141\u8a31\u6676\u7247\u5916\u8cc7\u6599\u5132\u5b58\u548c\u652f\u63f4\u66f4\u5ee3\u6cdb\u7684\u795e\u7d93\u7db2\u8def\u67b6\u69cb\uff08\u5305\u62ec ResNet\u3001PointNet \u548c Transformer \u7b49\u6a21\u578b\uff09\u4f86\u64f4\u5145 HLS4ML \u7684\u529f\u80fd\u3002\u8207 HLS4ML \u4e0d\u540c\u7684\u662f\uff0cCGRA4ML \u6703\u7522\u751f SystemVerilog RTL\uff0c\u4f7f\u5176\u66f4\u9069\u5408\u7528\u65bc ASIC \u548c FPGA \u8a2d\u8a08\u6d41\u7a0b\u3002\u6211\u5011\u900f\u904e\u5be6\u4f5c\u548c\u64f4\u5145\u5148\u524d\u7121\u6cd5\u4f7f\u7528 HLS4ML \u9054\u6210\u7684\u66f4\u5927\u6a21\u578b\u4f86\u5c55\u793a\u6211\u5011\u6846\u67b6\u7684\u6709\u6548\u6027\uff0c\u5c55\u793a\u5176\u5728\u8655\u7406\u8907\u96dc\u904b\u7b97\u6642\u7684\u9069\u61c9\u6027\u548c\u6548\u7387\u3002CGRA4ML \u4e5f\u5f15\u9032\u4e00\u500b\u5ee3\u6cdb\u7684\u9a57\u8b49\u6846\u67b6\uff0c\u4e26\u642d\u914d\u4e00\u500b\u7522\u751f\u7684\u57f7\u884c\u6642\u671f\u97cc\u9ad4\uff0c\u8b93\u5b83\u80fd\u5920\u6574\u5408\u5230\u4e0d\u540c\u7684 SoC \u5e73\u53f0\u3002CGRA4ML \u6700\u5c0f\u4e14\u6a21\u7d44\u5316\u7684\u57fa\u790e\u67b6\u69cb\uff0c\u5305\u542b Python API\u3001SystemVerilog \u786c\u9ad4\u3001Tcl \u5de5\u5177\u6d41\u7a0b\u548c C \u57f7\u884c\u6642\u671f\uff0c\u4fc3\u9032\u4e86\u8f15\u9b06\u7684\u6574\u5408\u548c\u5be6\u9a57\uff0c\u8b93\u79d1\u5b78\u5bb6\u53ef\u4ee5\u5c08\u6ce8\u65bc\u5275\u65b0\uff0c\u800c\u4e0d\u662f\u786c\u9ad4\u8a2d\u8a08\u548c\u6700\u4f73\u5316\u7684\u8907\u96dc\u6027\u3002", "author": "G Abarajithan et.al.", "authors": "G Abarajithan, Zhenghua Ma, Zepeng Li, Shrideep Koparkar, Ravidu Munasinghe, Francesco Restuccia, Ryan Kastner", "id": "2408.15561v2", "paper_url": "http://arxiv.org/abs/2408.15561v2", "repo": "null"}}