Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Oct 15 14:30:18 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.585       -8.390                     32                21125        0.028        0.000                      0                21125        0.345        0.000                       0                 11138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk0           {0.000 5.000}        10.000          100.000         
    CLKFBOUT     {0.000 5.000}        10.000          100.000         
    CLK_100_s    {0.000 5.000}        10.000          100.000         
    CLK_400_N_s  {1.250 2.500}        2.500           400.000         
    CLK_400_s    {0.000 1.250}        2.500           400.000         
  clkdv          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk0                -0.585       -8.390                     32                14777        0.028        0.000                      0                14777        3.000        0.000                       0                 10107  
    CLKFBOUT                                                                                                                                                       7.845        0.000                       0                     3  
    CLK_100_s                                                                                                                                                      7.845        0.000                       0                     3  
    CLK_400_N_s                                                                                                                                                    0.345        0.000                       0                     3  
    CLK_400_s                                                                                                                                                      0.345        0.000                       0                     3  
  clkdv               11.743        0.000                      0                 6232        0.084        0.000                      0                 6232        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_100_s     clk0                6.503        0.000                      0                    4        0.497        0.000                      0                    4  
clkdv         clk0                4.387        0.000                      0                   71        0.043        0.000                      0                   71  
clk0          CLK_100_s           3.543        0.000                      0                    1        2.124        0.000                      0                    1  
clk0          clkdv               0.436        0.000                      0                   94        0.154        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           32  Failing Endpoints,  Worst Slack       -0.585ns,  Total Violation       -8.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 radio_inst_1/t_reg[2][7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg[1]_rep_bsel/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 7.278ns (74.499%)  route 2.491ns (25.501%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.070    -4.355 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.719    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.818    -0.722    radio_inst_1/CLK
    SLICE_X10Y40         FDRE                                         r  radio_inst_1/t_reg[2][7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.204 r  radio_inst_1/t_reg[2][7]_replica_1/Q
                         net (fo=1, routed)           0.378     0.174    radio_inst_1/t_reg[2]_56[7]_repN_1
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     4.210 r  radio_inst_1/wt_reg[2]0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.212    radio_inst_1/wt_reg[2]0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.730 r  radio_inst_1/wt_reg[2]0__1/P[0]
                         net (fo=2, routed)           1.287     7.017    radio_inst_1/wt_reg[2]0__1_n_105
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     7.141 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_39/O
                         net (fo=1, routed)           0.000     7.141    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_39_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.674 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.674    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_28_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.791 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.791    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.908 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.908    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.223 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_4/O[3]
                         net (fo=2, routed)           0.824     9.048    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_4_n_4
    RAMB18_X0Y14         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324     5.249 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.639     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.723     8.703    radio_inst_1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/CLKBWRCLK
                         clock pessimism              0.568     9.271    
                         clock uncertainty           -0.059     9.211    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.749     8.462    radio_inst_1/wt_reg[1]_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 -0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[52][34]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][37]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.313ns (73.159%)  route 0.115ns (26.841%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.499    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.569    -0.595    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X65Y99         FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[52][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[52][34]/Q
                         net (fo=3, routed)           0.114    -0.340    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[52]__0[34]
    SLICE_X66Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.221 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][36]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.220    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][36]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.167 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][40]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.167    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[53]_34[37]
    SLICE_X66Y100        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.835    -0.838    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X66Y100        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][37]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[53][37]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    radio_inst_1/wt_reg[1]_rep_bsel/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   radio_inst_1/BUFG_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  CLK_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   radio_inst_1/BUFG_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_N_s
  To Clock:  CLK_400_N_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_N_s
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2   radio_inst_1/BUFG_inst_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_s
  To Clock:  CLK_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   radio_inst_1/BUFG_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       11.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TX_CRC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.088ns (38.928%)  route 4.845ns (61.072%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.675    -0.865    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X0Y14         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.589 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[0]
                         net (fo=15, routed)          2.743     4.332    ethernet_inst_1/TX_MEMORY_reg_n_84
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.153     4.485 r  ethernet_inst_1/TX_CRC[24]_i_4/O
                         net (fo=1, routed)           1.126     5.611    ethernet_inst_1/TX_CRC[24]_i_4_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.331     5.942 f  ethernet_inst_1/TX_CRC[24]_i_2/O
                         net (fo=1, routed)           0.452     6.394    ethernet_inst_1/TX_CRC[24]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.150     6.544 r  ethernet_inst_1/TX_CRC[24]_i_1/O
                         net (fo=1, routed)           0.524     7.067    ethernet_inst_1/TX_CRC[24]
    SLICE_X6Y82          FDRE                                         r  ethernet_inst_1/TX_CRC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    15.249 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.639    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.595    18.575    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X6Y82          FDRE                                         r  ethernet_inst_1/TX_CRC_reg[24]/C
                         clock pessimism              0.559    19.134    
                         clock uncertainty           -0.089    19.046    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.235    18.811    ethernet_inst_1/TX_CRC_reg[24]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 11.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.549    -0.615    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X51Y128        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[1]_rep/Q
                         net (fo=260, routed)         0.265    -0.209    ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/A1
    SLICE_X50Y128        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.817    -0.856    ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/WCLK
    SLICE_X50Y128        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/DP/CLK
                         clock pessimism              0.254    -0.602    
    SLICE_X50Y128        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    ethernet_inst_1/RX_MEMORY_reg_384_447_15_15/DP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y108    ethernet_inst_1/RX_MEMORY_reg_1024_1087_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y131    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.653ns (21.037%)  route 2.451ns (78.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.070    -4.355 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.719    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.832    -0.708    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -4.646 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -2.634    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.538 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           1.703    -0.835    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653    -0.182 r  radio_inst_1/ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.451     2.269    radio_inst_1/rf_0[0]
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324     5.249 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.639     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.600     8.580    radio_inst_1/CLK
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.480     9.060    
                         clock uncertainty           -0.241     8.819    
    SLICE_X2Y85          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     8.772    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  6.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.177ns (15.787%)  route 0.944ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.499    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.629    -0.535    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -1.851 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.188    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.162 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           0.596    -0.566    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.389 r  radio_inst_1/ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.944     0.555    radio_inst_1/rf_0[1]
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.872    -0.801    radio_inst_1/CLK
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[1]_srl2/CLK
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.241    -0.051    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.058    radio_inst_1/rf_2_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_896_959_15_15/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 2.065ns (39.393%)  route 3.177ns (60.607%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.605    -0.935    ethernet_inst_1/RX_MEMORY_reg_896_959_15_15/WCLK
    SLICE_X56Y135        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_896_959_15_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.379 r  ethernet_inst_1/RX_MEMORY_reg_896_959_15_15/DP/O
                         net (fo=1, routed)           1.173     1.551    ethernet_inst_1/RX_MEMORY_reg_896_959_15_15_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.675 r  ethernet_inst_1/RX[15]_i_15/O
                         net (fo=1, routed)           0.000     1.675    ethernet_inst_1/RX[15]_i_15_n_0
    SLICE_X49Y132        MUXF7 (Prop_muxf7_I1_O)      0.217     1.892 r  ethernet_inst_1/RX_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     1.892    ethernet_inst_1/RX_reg[15]_i_7_n_0
    SLICE_X49Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     1.986 r  ethernet_inst_1/RX_reg[15]_i_3/O
                         net (fo=1, routed)           2.005     3.991    ethernet_inst_1/RX_reg[15]_i_3_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.316     4.307 r  ethernet_inst_1/RX[15]_i_2/O
                         net (fo=1, routed)           0.000     4.307    ethernet_inst_1/RX[15]_i_2_n_0
    SLICE_X47Y104        FDRE                                         r  ethernet_inst_1/RX_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324     5.249 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.639     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.497     8.476    ethernet_inst_1/CLK
    SLICE_X47Y104        FDRE                                         r  ethernet_inst_1/RX_reg[15]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.209     8.663    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)        0.031     8.694    ethernet_inst_1/RX_reg[15]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  4.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.390ns (67.724%)  route 0.186ns (32.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.553    -0.611    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X38Y129        RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.221 r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.186    -0.035    ethernet_inst_1/RX_START_ADDRESS_SYNC0[4]
    SLICE_X40Y129        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.823    -0.850    ethernet_inst_1/CLK
    SLICE_X40Y129        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.209    -0.085    
    SLICE_X40Y129        FDRE (Hold_fdre_C_D)         0.007    -0.078    ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  CLK_100_s

Setup :            0  Failing Endpoints,  Worst Slack        3.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.518ns (9.303%)  route 5.050ns (90.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.070    -4.355 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.719    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.717    -0.823    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  INTERNAL_RST_reg/Q
                         net (fo=331, routed)         5.050     4.746    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324     5.249 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.639     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.705     8.684    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     4.973 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.918     6.891    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.982 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           1.585     8.567    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.242     8.806    
    ILOGIC_X0Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.289    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  3.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (arrival time - required time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.164ns (6.479%)  route 2.367ns (93.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.499    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.597    -0.567    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  INTERNAL_RST_reg/Q
                         net (fo=331, routed)         2.367     1.964    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.903    -0.770    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.416 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.700    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           0.865    -0.805    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.242    -0.054    
    ILOGIC_X0Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -0.160    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  2.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/RX_PHY_STATE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        8.621ns  (logic 0.518ns (6.009%)  route 8.103ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.070     5.645 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.719     7.364    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=10120, routed)       1.717     9.177    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.518     9.695 r  INTERNAL_RST_reg/Q
                         net (fo=331, routed)         8.103    17.798    ethernet_inst_1/INTERNAL_RST_reg
    SLICE_X32Y134        FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    15.249 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.639    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.498    18.477    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X32Y134        FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.209    18.664    
    SLICE_X32Y134        FDRE (Setup_fdre_C_R)       -0.429    18.235    ethernet_inst_1/RX_PHY_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         18.235    
                         arrival time                         -17.798    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.254ns (31.716%)  route 0.547ns (68.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.379    -1.689 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.499    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10120, routed)       0.563    -0.601    ethernet_inst_1/CLK
    SLICE_X8Y73          FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  ethernet_inst_1/TX_PACKET_LENGTH_reg[3]/Q
                         net (fo=6, routed)           0.347    -0.090    ethernet_inst_1/TX_PACKET_LENGTH[3]
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.045    -0.045 r  ethernet_inst_1/TX_OUT_COUNT[5]_i_2/O
                         net (fo=2, routed)           0.200     0.155    ethernet_inst_1/TX_OUT_COUNT[5]_i_2_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.200 r  ethernet_inst_1/TX_OUT_COUNT[5]_i_1/O
                         net (fo=1, routed)           0.000     0.200    ethernet_inst_1/TX_OUT_COUNT0_in[5]
    SLICE_X7Y77          FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.861    -0.812    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X7Y77          FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[5]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.209    -0.047    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.092     0.045    ethernet_inst_1/TX_OUT_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.154    





