.ALIASES
X_AND1A          AND1A(A=N00122 B=N00126 Y=ANDOUTPUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS32@EVAL.7408.Normal(chips)
U_x             x(VCC=$G_DPWR GND=$G_DGND OUT=N00122 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS200@SOURCSTM.DigStim1.Normal(chips)
U_y             y(VCC=$G_DPWR GND=$G_DGND OUT=N00126 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS235@SOURCSTM.DigStim1.Normal(chips)
X_OR1A          OR1A(A=N00122 B=N00126 Y=OROUTPUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS456@EVAL.7432.Normal(chips)
X_NOR1A          NOR1A(A=N00122 B=N00126 Y=NOROUTPUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS542@EVAL.7402.Normal(chips)
X_NAND1A          NAND1A(A=N00122 B=N00126 Y=NANDOUTPUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS606@EVAL.7400.Normal(chips)
X_U5A           U5A(A=N02051 B=N02063 Y=N01964 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS1780@EVAL.7408.Normal(chips)
X_U6A           U6A(A=N02051 B=N02063 Y=N01968 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS1836@EVAL.7432.Normal(chips)
X_U7A           U7A(A=N01964 Y=ANDINVERTED VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS1890@EVAL.7404.Normal(chips)
X_U7B           U7B(A=N01968 Y=ORINVERTED VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS1927@EVAL.7404.Normal(chips)
U_x1            x1(VCC=$G_DPWR GND=$G_DGND OUT=N02051 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS1991@SOURCSTM.DigStim1.Normal(chips)
U_y1            y1(VCC=$G_DPWR GND=$G_DGND OUT=N02063 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS2013@SOURCSTM.DigStim1.Normal(chips)
X_U9A           U9A(A=N00129 B=N00133 Y=NANDOUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS3356@EVAL.7400.Normal(chips)
U_y2            y2(VCC=$G_DPWR GND=$G_DGND OUT=N00133 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS3330@SOURCSTM.DigStim1.Normal(chips)
X_U10A          U10A(A=N00129 B=N00133 Y=NOROUT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB1_THRALL.GATES_thrall(sch_1):INS3298@EVAL.7428.Normal(chips)
U_x2            x2(VCC=$G_DPWR GND=$G_DGND OUT=N00129 ) CN @LAB1_THRALL.GATES_thrall(sch_1):INS3388@SOURCSTM.DigStim1.Normal(chips)
_    _(ANDinverted=ANDINVERTED)
_    _(ANDoutput=ANDOUTPUT)
_    _(NANDout=NANDOUT)
_    _(NANDoutput=NANDOUTPUT)
_    _(NORout=NOROUT)
_    _(NORoutput=NOROUTPUT)
_    _(ORinverted=ORINVERTED)
_    _(ORoutput=OROUTPUT)
.ENDALIASES
