; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_add_max_mul_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %6 = and i32 %5, 31, !dbg !10
  %7 = lshr i32 %5, 5, !dbg !10
  %8 = shl i32 %5, 2, !dbg !10
  %9 = and i32 %8, 252, !dbg !10
  %10 = zext nneg i32 %9 to i64, !dbg !11
  %11 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !11
  %12 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !12
  %13 = extractvalue { i32, i32, i32, i32 } %12, 0, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %12, 1, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %12, 2, !dbg !12
  %16 = extractvalue { i32, i32, i32, i32 } %12, 3, !dbg !12
  %17 = bitcast i32 %13 to float, !dbg !12
  %18 = bitcast i32 %14 to float, !dbg !12
  %19 = bitcast i32 %15 to float, !dbg !12
  %20 = bitcast i32 %16 to float, !dbg !12
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #3, !dbg !13
  %22 = bitcast i32 %21 to float, !dbg !13
  %23 = fcmp ogt float %17, %18, !dbg !14
  %24 = fcmp uno float %17, 0.000000e+00, !dbg !19
  %25 = or i1 %23, %24, !dbg !20
  %26 = select i1 %25, float %17, float %18, !dbg !21
  %27 = fcmp ogt float %26, %19, !dbg !14
  %28 = fcmp uno float %26, 0.000000e+00, !dbg !19
  %29 = or i1 %27, %28, !dbg !20
  %30 = select i1 %29, float %26, float %19, !dbg !21
  %31 = fcmp ogt float %30, %20, !dbg !14
  %32 = fcmp uno float %30, 0.000000e+00, !dbg !19
  %33 = or i1 %31, %32, !dbg !20
  %34 = select i1 %33, float %30, float %20, !dbg !21
  %35 = bitcast float %34 to i32, !dbg !22
  %36 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %35, i32 16, i32 31), !dbg !22
  %37 = bitcast i32 %36 to float, !dbg !22
  %38 = fcmp ogt float %34, %37, !dbg !14
  %39 = fcmp uno float %34, 0.000000e+00, !dbg !19
  %40 = or i1 %38, %39, !dbg !20
  %41 = select i1 %40, float %34, float %37, !dbg !21
  %42 = bitcast float %41 to i32, !dbg !22
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 8, i32 31), !dbg !22
  %44 = bitcast i32 %43 to float, !dbg !22
  %45 = fcmp ogt float %41, %44, !dbg !14
  %46 = fcmp uno float %41, 0.000000e+00, !dbg !19
  %47 = or i1 %45, %46, !dbg !20
  %48 = select i1 %47, float %41, float %44, !dbg !21
  %49 = bitcast float %48 to i32, !dbg !22
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 4, i32 31), !dbg !22
  %51 = bitcast i32 %50 to float, !dbg !22
  %52 = fcmp ogt float %48, %51, !dbg !14
  %53 = fcmp uno float %48, 0.000000e+00, !dbg !19
  %54 = or i1 %52, %53, !dbg !20
  %55 = select i1 %54, float %48, float %51, !dbg !21
  %56 = bitcast float %55 to i32, !dbg !22
  %57 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 2, i32 31), !dbg !22
  %58 = bitcast i32 %57 to float, !dbg !22
  %59 = fcmp ogt float %55, %58, !dbg !14
  %60 = fcmp uno float %55, 0.000000e+00, !dbg !19
  %61 = or i1 %59, %60, !dbg !20
  %62 = select i1 %61, float %55, float %58, !dbg !21
  %63 = bitcast float %62 to i32, !dbg !22
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 1, i32 31), !dbg !22
  %65 = bitcast i32 %64 to float, !dbg !22
  %66 = fcmp ogt float %62, %65, !dbg !14
  %67 = fcmp uno float %62, 0.000000e+00, !dbg !19
  %68 = or i1 %66, %67, !dbg !20
  %69 = icmp eq i32 %6, 0, !dbg !22
  %70 = and i32 %7, 1, !dbg !22
  %71 = zext nneg i32 %70 to i64, !dbg !22
  %72 = getelementptr float, ptr addrspace(3) @global_smem, i64 %71, !dbg !22
  %73 = select i1 %68, i32 %63, i32 %64, !dbg !21
  %74 = insertelement <1 x i32> poison, i32 %73, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %72, <1 x i32> %74, i1 %69) #3, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %75 = icmp slt i32 %5, 2, !dbg !22
  %76 = sext i32 %5 to i64, !dbg !22
  %77 = getelementptr float, ptr addrspace(3) @global_smem, i64 %76, !dbg !22
  %78 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %77, i1 %75) #3, !dbg !22
  %79 = bitcast i32 %78 to float, !dbg !22
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %78, i32 1, i32 31), !dbg !22
  %81 = bitcast i32 %80 to float, !dbg !22
  %82 = fcmp ogt float %79, %81, !dbg !14
  %83 = fcmp uno float %79, 0.000000e+00, !dbg !19
  %84 = or i1 %83, %82, !dbg !20
  %85 = and i32 %5, 1, !dbg !22
  %86 = icmp eq i32 %85, 0, !dbg !22
  %87 = and i1 %75, %86, !dbg !22
  %88 = select i1 %84, i32 %78, i32 %80, !dbg !21
  %89 = insertelement <1 x i32> poison, i32 %88, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %77, <1 x i32> %89, i1 %87) #3, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %90 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !22
  %91 = fadd float %90, 0.000000e+00, !dbg !23
  %92 = fmul float %22, 0x3FECCCCCC0000000, !dbg !25
  %93 = fmul float %91, 0x3FB99999A0000000, !dbg !26
  %94 = fadd float %92, %93, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %urem = and i32 %5, 63, !dbg !29
  %95 = icmp eq i32 %urem, 0, !dbg !29
  %96 = bitcast float %94 to i32, !dbg !29
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %96, ptr addrspace(1) %0, i1 %95) #3, !dbg !29
  ret void, !dbg !30
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ciezfzfk5hm2ffy6whfoe3gsldghtzrx7l7a5dg7f4chrhubr6ap.py", directory: "inductor_cache/ie")
!4 = !{ptr @triton_per_fused_add_max_mul_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_max_mul_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_max_mul_0", linkageName: "triton_per_fused_add_max_mul_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 32, column: 19, scope: !7)
!14 = !DILocation(line: 118, column: 15, scope: !15, inlinedAt: !18)
!15 = distinct !DILexicalBlockFile(scope: !17, file: !16, discriminator: 0)
!16 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!17 = distinct !DILexicalBlockFile(scope: !7, file: !16, discriminator: 0)
!18 = !DILocation(line: 35, column: 70, scope: !7)
!19 = !DILocation(line: 120, column: 21, scope: !15, inlinedAt: !18)
!20 = !DILocation(line: 120, column: 16, scope: !15, inlinedAt: !18)
!21 = !DILocation(line: 121, column: 29, scope: !15, inlinedAt: !18)
!22 = !DILocation(line: 131, column: 29, scope: !17, inlinedAt: !18)
!23 = !DILocation(line: 73, column: 15, scope: !17, inlinedAt: !24)
!24 = !DILocation(line: 35, column: 44, scope: !7)
!25 = !DILocation(line: 37, column: 18, scope: !7)
!26 = !DILocation(line: 39, column: 18, scope: !7)
!27 = !DILocation(line: 40, column: 19, scope: !7)
!28 = !DILocation(line: 41, column: 4, scope: !7)
!29 = !DILocation(line: 42, column: 63, scope: !7)
!30 = !DILocation(line: 42, column: 4, scope: !7)
