{
  "module_name": "si476x-platform.h",
  "hash_id": "9b9eb532db8cfe18d2e215d062a163cd11872718106b67b5061cbf9572cb1b49",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/si476x-platform.h",
  "human_readable_source": " \n \n\n#ifndef __SI476X_PLATFORM_H__\n#define __SI476X_PLATFORM_H__\n\n \n#define SI476X_I2C_ADDR_1\t0x60\n#define SI476X_I2C_ADDR_2\t0x61\n#define SI476X_I2C_ADDR_3\t0x62\n#define SI476X_I2C_ADDR_4\t0x63\n\nenum si476x_iqclk_config {\n\tSI476X_IQCLK_NOOP = 0,\n\tSI476X_IQCLK_TRISTATE = 1,\n\tSI476X_IQCLK_IQ = 21,\n};\nenum si476x_iqfs_config {\n\tSI476X_IQFS_NOOP = 0,\n\tSI476X_IQFS_TRISTATE = 1,\n\tSI476X_IQFS_IQ = 21,\n};\nenum si476x_iout_config {\n\tSI476X_IOUT_NOOP = 0,\n\tSI476X_IOUT_TRISTATE = 1,\n\tSI476X_IOUT_OUTPUT = 22,\n};\nenum si476x_qout_config {\n\tSI476X_QOUT_NOOP = 0,\n\tSI476X_QOUT_TRISTATE = 1,\n\tSI476X_QOUT_OUTPUT = 22,\n};\n\nenum si476x_dclk_config {\n\tSI476X_DCLK_NOOP      = 0,\n\tSI476X_DCLK_TRISTATE  = 1,\n\tSI476X_DCLK_DAUDIO    = 10,\n};\n\nenum si476x_dfs_config {\n\tSI476X_DFS_NOOP      = 0,\n\tSI476X_DFS_TRISTATE  = 1,\n\tSI476X_DFS_DAUDIO    = 10,\n};\n\nenum si476x_dout_config {\n\tSI476X_DOUT_NOOP       = 0,\n\tSI476X_DOUT_TRISTATE   = 1,\n\tSI476X_DOUT_I2S_OUTPUT = 12,\n\tSI476X_DOUT_I2S_INPUT  = 13,\n};\n\nenum si476x_xout_config {\n\tSI476X_XOUT_NOOP        = 0,\n\tSI476X_XOUT_TRISTATE    = 1,\n\tSI476X_XOUT_I2S_INPUT   = 13,\n\tSI476X_XOUT_MODE_SELECT = 23,\n};\n\nenum si476x_icin_config {\n\tSI476X_ICIN_NOOP\t= 0,\n\tSI476X_ICIN_TRISTATE\t= 1,\n\tSI476X_ICIN_GPO1_HIGH\t= 2,\n\tSI476X_ICIN_GPO1_LOW\t= 3,\n\tSI476X_ICIN_IC_LINK\t= 30,\n};\n\nenum si476x_icip_config {\n\tSI476X_ICIP_NOOP\t= 0,\n\tSI476X_ICIP_TRISTATE\t= 1,\n\tSI476X_ICIP_GPO2_HIGH\t= 2,\n\tSI476X_ICIP_GPO2_LOW\t= 3,\n\tSI476X_ICIP_IC_LINK\t= 30,\n};\n\nenum si476x_icon_config {\n\tSI476X_ICON_NOOP\t= 0,\n\tSI476X_ICON_TRISTATE\t= 1,\n\tSI476X_ICON_I2S\t\t= 10,\n\tSI476X_ICON_IC_LINK\t= 30,\n};\n\nenum si476x_icop_config {\n\tSI476X_ICOP_NOOP\t= 0,\n\tSI476X_ICOP_TRISTATE\t= 1,\n\tSI476X_ICOP_I2S\t\t= 10,\n\tSI476X_ICOP_IC_LINK\t= 30,\n};\n\n\nenum si476x_lrout_config {\n\tSI476X_LROUT_NOOP\t= 0,\n\tSI476X_LROUT_TRISTATE\t= 1,\n\tSI476X_LROUT_AUDIO\t= 2,\n\tSI476X_LROUT_MPX\t= 3,\n};\n\n\nenum si476x_intb_config {\n\tSI476X_INTB_NOOP     = 0,\n\tSI476X_INTB_TRISTATE = 1,\n\tSI476X_INTB_DAUDIO   = 10,\n\tSI476X_INTB_IRQ      = 40,\n};\n\nenum si476x_a1_config {\n\tSI476X_A1_NOOP     = 0,\n\tSI476X_A1_TRISTATE = 1,\n\tSI476X_A1_IRQ      = 40,\n};\n\n\nstruct si476x_pinmux {\n\tenum si476x_dclk_config  dclk;\n\tenum si476x_dfs_config   dfs;\n\tenum si476x_dout_config  dout;\n\tenum si476x_xout_config  xout;\n\n\tenum si476x_iqclk_config iqclk;\n\tenum si476x_iqfs_config  iqfs;\n\tenum si476x_iout_config  iout;\n\tenum si476x_qout_config  qout;\n\n\tenum si476x_icin_config  icin;\n\tenum si476x_icip_config  icip;\n\tenum si476x_icon_config  icon;\n\tenum si476x_icop_config  icop;\n\n\tenum si476x_lrout_config lrout;\n\n\tenum si476x_intb_config  intb;\n\tenum si476x_a1_config    a1;\n};\n\nenum si476x_ibias6x {\n\tSI476X_IBIAS6X_OTHER\t\t\t= 0,\n\tSI476X_IBIAS6X_RCVR1_NON_4MHZ_CLK\t= 1,\n};\n\nenum si476x_xstart {\n\tSI476X_XSTART_MULTIPLE_TUNER\t= 0x11,\n\tSI476X_XSTART_NORMAL\t\t= 0x77,\n};\n\nenum si476x_freq {\n\tSI476X_FREQ_4_MHZ\t\t= 0,\n\tSI476X_FREQ_37P209375_MHZ\t= 1,\n\tSI476X_FREQ_36P4_MHZ\t\t= 2,\n\tSI476X_FREQ_37P8_MHZ\t\t=  3,\n};\n\nenum si476x_xmode {\n\tSI476X_XMODE_CRYSTAL_RCVR1\t= 1,\n\tSI476X_XMODE_EXT_CLOCK\t\t= 2,\n\tSI476X_XMODE_CRYSTAL_RCVR2_3\t= 3,\n};\n\nenum si476x_xbiashc {\n\tSI476X_XBIASHC_SINGLE_RECEIVER = 0,\n\tSI476X_XBIASHC_MULTIPLE_RECEIVER = 1,\n};\n\nenum si476x_xbias {\n\tSI476X_XBIAS_RCVR2_3\t= 0,\n\tSI476X_XBIAS_4MHZ_RCVR1 = 3,\n\tSI476X_XBIAS_RCVR1\t= 7,\n};\n\nenum si476x_func {\n\tSI476X_FUNC_BOOTLOADER\t= 0,\n\tSI476X_FUNC_FM_RECEIVER = 1,\n\tSI476X_FUNC_AM_RECEIVER = 2,\n\tSI476X_FUNC_WB_RECEIVER = 3,\n};\n\n\n \nstruct si476x_power_up_args {\n\tenum si476x_ibias6x ibias6x;\n\tenum si476x_xstart  xstart;\n\tu8   xcload;\n\tbool fastboot;\n\tenum si476x_xbiashc xbiashc;\n\tenum si476x_xbias   xbias;\n\tenum si476x_func    func;\n\tenum si476x_freq    freq;\n\tenum si476x_xmode   xmode;\n};\n\n\n \nenum si476x_phase_diversity_mode {\n\tSI476X_PHDIV_DISABLED\t\t\t= 0,\n\tSI476X_PHDIV_PRIMARY_COMBINING\t\t= 1,\n\tSI476X_PHDIV_PRIMARY_ANTENNA\t\t= 2,\n\tSI476X_PHDIV_SECONDARY_ANTENNA\t\t= 3,\n\tSI476X_PHDIV_SECONDARY_COMBINING\t= 5,\n};\n\n\n \nstruct si476x_platform_data {\n\tint gpio_reset;  \n\n\tstruct si476x_power_up_args power_up_parameters;\n\tenum si476x_phase_diversity_mode diversity_mode;\n\n\tstruct si476x_pinmux pinmux;\n};\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}