// Seed: 2966973213
module module_0;
  reg id_0;
  always @(negedge id_0) begin
    id_0 <= id_0;
  end
  logic id_1;
  logic id_2;
  reg   id_3 = (1);
  always @* begin
    id_1 = 0;
  end
  uwire id_4;
  wor   id_5;
  logic id_6;
  assign id_6 = id_6;
  type_18 id_7 (
      .id_0(id_5[1]),
      .id_1(id_3),
      .id_2(),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_4[1]),
      .id_6(id_5),
      .id_7(1)
  );
  assign id_0 = id_3;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
endmodule
