{"core": {
  "data": [
    {"id": "node0","text":"VHDL In for Virtuoso Design Environment User Guide and Reference","parent":"#","href":"vhdlinuserTOC.html","pdfref":"vhdlinuser.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-1017954","text":"Preface","parent":"node0","href":"preface.html#pgfId-1017954","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021822","text":"Scope","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021822","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1020961","text":"Licensing Requirements","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1020961","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021150","text":"Related Documentation","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021150","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021152","text":"What&#8217;s New and KPNS","parent":"preface.html#pgfId-1021150","href":"preface.html#pgfId-1021152","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021262","text":"Installation, Environment, and Infrastructure","parent":"preface.html#pgfId-1021150","href":"preface.html#pgfId-1021262","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021166","text":"Technology Information","parent":"preface.html#pgfId-1021150","href":"preface.html#pgfId-1021166","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1022423","text":"Virtuoso Tools","parent":"preface.html#pgfId-1021150","href":"preface.html#pgfId-1022423","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021541","text":"SKILL Reference","parent":"preface.html#pgfId-1021150","href":"preface.html#pgfId-1021541","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021573","text":"Additional Learning Resources","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021573","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021575","text":"Video Library","parent":"preface.html#pgfId-1021573","href":"preface.html#pgfId-1021575","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021580","text":"Virtuoso Videos Book","parent":"preface.html#pgfId-1021573","href":"preface.html#pgfId-1021580","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021583","text":"Rapid Adoption Kits","parent":"preface.html#pgfId-1021573","href":"preface.html#pgfId-1021583","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1021595","text":"Help and Support Facilities","parent":"preface.html#pgfId-1021573","href":"preface.html#pgfId-1021595","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021605","text":"Customer Support","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021605","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021615","text":"Feedback about Documentation","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021615","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1021627","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-1017954","href":"preface.html#pgfId-1021627","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-1014265","text":"Introducing VHDL In","parent":"node0","href":"chap1.html#pgfId-1014265","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1015446","text":"Uses of VHDL In","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1015446","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014319","text":"Other Cadence Products Used with VHDL In","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1014319","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015582","text":"The ncvhdl Parser","parent":"chap1.html#pgfId-1014319","href":"chap1.html#pgfId-1015582","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1017105","text":"Design Flow Using VHDL In","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1017105","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014415","text":"VHDL In Software Directory","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1014415","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014431","text":"Starting Options and Requirements","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1014431","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014433","text":"Starting Options","parent":"chap1.html#pgfId-1014431","href":"chap1.html#pgfId-1014433","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014446","text":"Input Requirements","parent":"chap1.html#pgfId-1014431","href":"chap1.html#pgfId-1014446","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014461","text":"Conversion Limitations","parent":"chap1.html#pgfId-1014265","href":"chap1.html#pgfId-1014461","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-1032500","text":"Getting Started with VHDL In","parent":"node0","href":"chap2.html#pgfId-1032500","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1032519","text":"Introduction","parent":"chap2.html#pgfId-1032500","href":"chap2.html#pgfId-1032519","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1032530","text":"Setting Up the Library Environment ","parent":"chap2.html#pgfId-1032500","href":"chap2.html#pgfId-1032530","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1032532","text":"Setting Up the cds.lib File","parent":"chap2.html#pgfId-1032530","href":"chap2.html#pgfId-1032532","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1032551","text":"Using the Text Editor","parent":"chap2.html#pgfId-1032530","href":"chap2.html#pgfId-1032551","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1032578","text":"Using the CIW","parent":"chap2.html#pgfId-1032530","href":"chap2.html#pgfId-1032578","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1032705","text":"Starting VHDL In in Standalone Mode","parent":"chap2.html#pgfId-1032500","href":"chap2.html#pgfId-1032705","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1032723","text":"Starting VHDL In with Virtuoso Design Environment","parent":"chap2.html#pgfId-1032500","href":"chap2.html#pgfId-1032723","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1032730","text":"CIW Menu Options","parent":"chap2.html#pgfId-1032723","href":"chap2.html#pgfId-1032730","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1038759","text":"Using SKILL APIs","parent":"chap2.html#pgfId-1032500","href":"chap2.html#pgfId-1038759","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1014264","text":"VHDL In Forms","parent":"node0","href":"chap3.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1015584","text":"VHDL Import Form","parent":"chap3.html#pgfId-1014264","href":"chap3.html#pgfId-1015584","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1014315","text":"Import Options","parent":"chap3.html#pgfId-1015584","href":"chap3.html#pgfId-1014315","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1014386","text":"Power","parent":"chap3.html#pgfId-1015584","href":"chap3.html#pgfId-1014386","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1014409","text":"Ground","parent":"chap3.html#pgfId-1015584","href":"chap3.html#pgfId-1014409","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1014433","text":"Schematic Generation Options Tab Page","parent":"chap3.html#pgfId-1014264","href":"chap3.html#pgfId-1014433","state":{"selected":false,"opened":false}},
        {"id":"chap4.html#pgfId-1014264","text":"Importing a Simple VHDL Design","parent":"node0","href":"chap4.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014291","text":"Introduction to the Example Design","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014291","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014303","text":"Checklist Before Importing a Design","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014303","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014337","text":"Setting Up the Library Environment","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014337","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014378","text":"Importing to VHDL Cells","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014378","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014383","text":"Setting Up the VHDL Import Form","parent":"chap4.html#pgfId-1014378","href":"chap4.html#pgfId-1014383","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014479","text":"Creating a New Target Library","parent":"chap4.html#pgfId-1014378","href":"chap4.html#pgfId-1014479","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014499","text":"Viewing the Results","parent":"chap4.html#pgfId-1014378","href":"chap4.html#pgfId-1014499","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014583","text":"Importing to a Netlist","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014583","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014589","text":"Setting Up the VHDL Import Form","parent":"chap4.html#pgfId-1014583","href":"chap4.html#pgfId-1014589","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014634","text":"Creating a New Target Library","parent":"chap4.html#pgfId-1014583","href":"chap4.html#pgfId-1014634","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014649","text":"Viewing the Results","parent":"chap4.html#pgfId-1014583","href":"chap4.html#pgfId-1014649","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014722","text":"Importing to a Schematic","parent":"chap4.html#pgfId-1014264","href":"chap4.html#pgfId-1014722","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014725","text":"Setting Up the VHDL Import Form","parent":"chap4.html#pgfId-1014722","href":"chap4.html#pgfId-1014725","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014750","text":"Creating a New Target Library","parent":"chap4.html#pgfId-1014722","href":"chap4.html#pgfId-1014750","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014758","text":"Viewing the Results","parent":"chap4.html#pgfId-1014722","href":"chap4.html#pgfId-1014758","state":{"selected":false,"opened":false}},
        {"id":"chap5.html#pgfId-1014264","text":"Importing a Complex VHDL Design (RISC Processor Unit)","parent":"node0","href":"chap5.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014295","text":"Overview","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014295","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014308","text":"RPU Design Structure","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014308","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014330","text":"Setting Up the VHDL Import Form","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014330","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014435","text":"Specifying Schematic Generation Options","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014435","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014488","text":"Creating a Target Library","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014488","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014505","text":"Viewing Error and Log Files","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014505","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014521","text":"Viewing the Results","parent":"chap5.html#pgfId-1014264","href":"chap5.html#pgfId-1014521","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014526","text":"Accessing the Symbol Editor","parent":"chap5.html#pgfId-1014521","href":"chap5.html#pgfId-1014526","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014563","text":"Viewing the Schematic","parent":"chap5.html#pgfId-1014521","href":"chap5.html#pgfId-1014563","state":{"selected":false,"opened":false}},
        {"id":"chap6.html#pgfId-1015708","text":"Conversion Issues","parent":"node0","href":"chap6.html#pgfId-1015708","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014288","text":"Introduction","parent":"chap6.html#pgfId-1015708","href":"chap6.html#pgfId-1014288","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014296","text":"Binding Issues","parent":"chap6.html#pgfId-1015708","href":"chap6.html#pgfId-1014296","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014315","text":"One Component, Multiple Entity/Architecture Pairs","parent":"chap6.html#pgfId-1014296","href":"chap6.html#pgfId-1014315","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014329","text":"One Entity, Multiple Components","parent":"chap6.html#pgfId-1014296","href":"chap6.html#pgfId-1014329","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014360","text":"Case Sensitivity Issues","parent":"chap6.html#pgfId-1015708","href":"chap6.html#pgfId-1014360","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014369","text":"Possible VHDL Design Import Errors","parent":"chap6.html#pgfId-1014360","href":"chap6.html#pgfId-1014369","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014385","text":"Object Search in OA","parent":"chap6.html#pgfId-1014360","href":"chap6.html#pgfId-1014385","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014457","text":"Other Issues","parent":"chap6.html#pgfId-1015708","href":"chap6.html#pgfId-1014457","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014458","text":"Signal Declarations","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014458","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016045","text":"Vector Nets","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1016045","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014477","text":"Noninteger Vector Indices","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014477","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014509","text":"Buffer Ports","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014509","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014516","text":"Port Conversion Functions","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014516","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014531","text":"Attribute Specifications","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014531","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014538","text":"Importing Generics","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014538","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014559","text":"Component Declarations","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014559","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014569","text":"Port Maps","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014569","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014579","text":"Concurrent Assignment Statements","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014579","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014600","text":"Behavioral View for Continuous Signal Assignment Statements","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014600","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014606","text":"Power and Ground Signals","parent":"chap6.html#pgfId-1014457","href":"chap6.html#pgfId-1014606","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014620","text":"Nontranslatable Structural VHDL Constructs","parent":"chap6.html#pgfId-1015708","href":"chap6.html#pgfId-1014620","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014623","text":"Port Subtypes and Modes","parent":"chap6.html#pgfId-1014620","href":"chap6.html#pgfId-1014623","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014663","text":"Constructs in Architectures","parent":"chap6.html#pgfId-1014620","href":"chap6.html#pgfId-1014663","state":{"selected":false,"opened":false}},
        {"id":"chap7.html#pgfId-1014265","text":"Error Messages","parent":"node0","href":"chap7.html#pgfId-1014265","state":{"selected":false,"opened":false}},
            {"id":"chap7.html#pgfId-1014281","text":"Dialog Boxes","parent":"chap7.html#pgfId-1014265","href":"chap7.html#pgfId-1014281","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014285","text":"File Name Does Not Exist","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014285","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014291","text":"No Target Library Name Specified","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014291","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014297","text":"Library Name Not Found","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014297","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014303","text":"Import Completed Successfully","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014303","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014310","text":"Import Completed with Errors/Warnings","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014310","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014316","text":"Import Aborted When Reached Maximum Errors","parent":"chap7.html#pgfId-1014281","href":"chap7.html#pgfId-1014316","state":{"selected":false,"opened":false}},
            {"id":"chap7.html#pgfId-1014323","text":"Text String Error Messages","parent":"chap7.html#pgfId-1014265","href":"chap7.html#pgfId-1014323","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014326","text":"Overview","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014326","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014336","text":"Line Command Errors","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014336","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014344","text":"Analyzer Errors","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014344","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014352","text":"Parameter File Parsing","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014352","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014367","text":"Virtuoso Design Library","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014367","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014374","text":"Memory","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014374","state":{"selected":false,"opened":false}},
                {"id":"chap7.html#pgfId-1014382","text":"General Errors","parent":"chap7.html#pgfId-1014323","href":"chap7.html#pgfId-1014382","state":{"selected":false,"opened":false}},
            {"id":"chap7.html#pgfId-1014389","text":"Using the VHDL Tool Box Status Window","parent":"chap7.html#pgfId-1014265","href":"chap7.html#pgfId-1014389","state":{"selected":false,"opened":false}},
        {"id":"chap8.html#pgfId-1014265","text":"Creating a Parameter File","parent":"node0","href":"chap8.html#pgfId-1014265","state":{"selected":false,"opened":false}},
            {"id":"chap8.html#pgfId-1014277","text":"Parameter File Structure","parent":"chap8.html#pgfId-1014265","href":"chap8.html#pgfId-1014277","state":{"selected":false,"opened":false}},
            {"id":"chap8.html#pgfId-1014286","text":"Description of Parameters","parent":"chap8.html#pgfId-1014265","href":"chap8.html#pgfId-1014286","state":{"selected":false,"opened":false}},
        {"id":"chap9.html#pgfId-1014264","text":"VHDL In Standalone Options","parent":"node0","href":"chap9.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014319","text":"Introduction","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014319","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014341","text":"Getting Help on a VHDL In Command","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014341","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014369","text":"Displaying the Version Number of VHDL In","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014369","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014378","text":"Suppressing Printing of the Copyright Banner","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014378","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014388","text":"Hiding the Display of Schematic Extraction Errors","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014388","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014405","text":"Specifying a cds.lib File","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014405","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014417","text":"Compiling Functional Cellviews","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014417","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014435","text":"Specifying the VHDL WORK Library","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014435","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014443","text":"Ignore Extra Pins on Symbols","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014443","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014450","text":"Speeding Up Run Time","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014450","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014469","text":"Specifying a Schematic Parameter File","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014469","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1015936","text":"Specifying Multiple VHDL Source Files","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1015936","state":{"selected":false,"opened":false}},
            {"id":"chap9.html#pgfId-1014501","text":"TDM and Imported VHDL Design Libraries","parent":"chap9.html#pgfId-1014264","href":"chap9.html#pgfId-1014501","state":{"selected":false,"opened":false}},
                {"id":"chap9.html#pgfId-1016044","text":"VHDL In operation in TDM Mode","parent":"chap9.html#pgfId-1014501","href":"chap9.html#pgfId-1016044","state":{"selected":false,"opened":false}},
                {"id":"chap9.html#pgfId-1014509","text":"Checking a Library into TDM","parent":"chap9.html#pgfId-1014501","href":"chap9.html#pgfId-1014509","state":{"selected":false,"opened":false}},
                {"id":"chap9.html#pgfId-1016000","text":"Enabling VHDL93 features","parent":"chap9.html#pgfId-1014501","href":"chap9.html#pgfId-1016000","state":{"selected":false,"opened":false}},
        {"id":"glossary.html#pgfId-1015541","text":"Glossary","parent":"node0","href":"glossary.html#pgfId-1015541","state":{"selected":false,"opened":false}}
  ]
 }
}