<profile>

<section name = "Vitis HLS Report for 'scale'" level="0">
<item name = "Date">Wed Jul 23 15:31:11 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">scale</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96">scale_Pipeline_VITIS_LOOP_23_1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 850, 673, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 146, -</column>
<column name="Register">-, -, 189, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 182, 296, 0</column>
<column name="mul_32s_32s_32_2_1_U18">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96">scale_Pipeline_VITIS_LOOP_23_1, 0, 0, 503, 327, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ch_out_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ch_in_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ch_out_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="ch_out_TDEST_int_regslice">9, 2, 6, 12</column>
<column name="ch_out_TID_int_regslice">9, 2, 5, 10</column>
<column name="ch_out_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="ch_out_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="ch_out_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="ch_out_TUSER_int_regslice">9, 2, 2, 4</column>
<column name="grp_fu_130_ce">9, 2, 1, 2</column>
<column name="grp_fu_130_p0">14, 3, 32, 96</column>
<column name="grp_fu_130_p1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ch_out_TDATA_reg">32, 0, 32, 0</column>
<column name="ch_out_TDEST_reg">6, 0, 6, 0</column>
<column name="ch_out_TID_reg">5, 0, 5, 0</column>
<column name="ch_out_TKEEP_reg">4, 0, 4, 0</column>
<column name="ch_out_TLAST_reg">1, 0, 1, 0</column>
<column name="ch_out_TSTRB_reg">4, 0, 4, 0</column>
<column name="ch_out_TUSER_reg">2, 0, 2, 0</column>
<column name="grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ap_start_reg">1, 0, 1, 0</column>
<column name="height_read_reg_134">32, 0, 32, 0</column>
<column name="scale_factor_read_reg_144">32, 0, 32, 0</column>
<column name="total_data_reg_149">32, 0, 32, 0</column>
<column name="width_read_reg_139">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, scale, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, scale, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, scale, return value</column>
<column name="ch_in_TDATA">in, 32, axis, ch_in_V_data_V, pointer</column>
<column name="ch_in_TVALID">in, 1, axis, ch_in_V_dest_V, pointer</column>
<column name="ch_in_TREADY">out, 1, axis, ch_in_V_dest_V, pointer</column>
<column name="ch_in_TDEST">in, 6, axis, ch_in_V_dest_V, pointer</column>
<column name="ch_in_TKEEP">in, 4, axis, ch_in_V_keep_V, pointer</column>
<column name="ch_in_TSTRB">in, 4, axis, ch_in_V_strb_V, pointer</column>
<column name="ch_in_TUSER">in, 2, axis, ch_in_V_user_V, pointer</column>
<column name="ch_in_TLAST">in, 1, axis, ch_in_V_last_V, pointer</column>
<column name="ch_in_TID">in, 5, axis, ch_in_V_id_V, pointer</column>
<column name="ch_out_TDATA">out, 32, axis, ch_out_V_data_V, pointer</column>
<column name="ch_out_TVALID">out, 1, axis, ch_out_V_dest_V, pointer</column>
<column name="ch_out_TREADY">in, 1, axis, ch_out_V_dest_V, pointer</column>
<column name="ch_out_TDEST">out, 6, axis, ch_out_V_dest_V, pointer</column>
<column name="ch_out_TKEEP">out, 4, axis, ch_out_V_keep_V, pointer</column>
<column name="ch_out_TSTRB">out, 4, axis, ch_out_V_strb_V, pointer</column>
<column name="ch_out_TUSER">out, 2, axis, ch_out_V_user_V, pointer</column>
<column name="ch_out_TLAST">out, 1, axis, ch_out_V_last_V, pointer</column>
<column name="ch_out_TID">out, 5, axis, ch_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
