{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 05:01:13 2016 " "Info: Processing started: Sat Feb 20 05:01:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab5 -c lab5 " "Info: Command: quartus_map --generate_functional_sim_netlist lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/LAB5/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/LAB5/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/LAB5/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/LAB5/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X0 x0 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X0\" differs only in case from object \"x0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y0 y0 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y0\" differs only in case from object \"y0\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 LDA_CIRCUIT.v(22) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(22): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 LDA_CIRCUIT.v(23) " "Info (10281): Verilog HDL Declaration information at LDA_CIRCUIT.v(23): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LDA_CIRCUIT LDA_CIRCUIT.v(18) " "Warning (10238): Verilog Module Declaration warning at LDA_CIRCUIT.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LDA_CIRCUIT\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda_circuit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lda_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_CIRCUIT " "Info (12023): Found entity 1: LDA_CIRCUIT" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Info (12023): Found entity 1: lab5" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Colour LDA_CIRCUIT.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at LDA_CIRCUIT.v(45): created implicit net for \"Colour\"" {  } { { "LDA_CIRCUIT.v" "" { Text "W:/LAB5/LDA_CIRCUIT.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Info (12127): Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R lab5.v(33) " "Warning (10034): Output port \"VGA_R\" at lab5.v(33) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G lab5.v(34) " "Warning (10034): Output port \"VGA_G\" at lab5.v(34) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B lab5.v(35) " "Warning (10034): Output port \"VGA_B\" at lab5.v(35) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS lab5.v(36) " "Warning (10034): Output port \"VGA_HS\" at lab5.v(36) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS lab5.v(37) " "Warning (10034): Output port \"VGA_VS\" at lab5.v(37) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK lab5.v(38) " "Warning (10034): Output port \"VGA_BLANK\" at lab5.v(38) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC lab5.v(39) " "Warning (10034): Output port \"VGA_SYNC\" at lab5.v(39) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK lab5.v(40) " "Warning (10034): Output port \"VGA_CLK\" at lab5.v(40) has no driver" {  } { { "lab5.v" "" { Text "W:/LAB5/lab5.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASC ASC:drawline_controller " "Info (12128): Elaborating entity \"ASC\" for hierarchy \"ASC:drawline_controller\"" {  } { { "lab5.v" "drawline_controller" { Text "W:/LAB5/lab5.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Info (278001): Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux0 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux0\"" {  } { { "ASC.v" "Mux0" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux1 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux1\"" {  } { { "ASC.v" "Mux1" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux2 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux2\"" {  } { { "ASC.v" "Mux2" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux3 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux3\"" {  } { { "ASC.v" "Mux3" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux4 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux4\"" {  } { { "ASC.v" "Mux4" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux5 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux5\"" {  } { { "ASC.v" "Mux5" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux6 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux6\"" {  } { { "ASC.v" "Mux6" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux7 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux7\"" {  } { { "ASC.v" "Mux7" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux8 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux8\"" {  } { { "ASC.v" "Mux8" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux9 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux9\"" {  } { { "ASC.v" "Mux9" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux10 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux10\"" {  } { { "ASC.v" "Mux10" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux11 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux11\"" {  } { { "ASC.v" "Mux11" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux12 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux12\"" {  } { { "ASC.v" "Mux12" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux13 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux13\"" {  } { { "ASC.v" "Mux13" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux14 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux14\"" {  } { { "ASC.v" "Mux14" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux15 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux15\"" {  } { { "ASC.v" "Mux15" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux16 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux16\"" {  } { { "ASC.v" "Mux16" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux17 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux17\"" {  } { { "ASC.v" "Mux17" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux18 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux18\"" {  } { { "ASC.v" "Mux18" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux19 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux19\"" {  } { { "ASC.v" "Mux19" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux20 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux20\"" {  } { { "ASC.v" "Mux20" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux21 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux21\"" {  } { { "ASC.v" "Mux21" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux22 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux22\"" {  } { { "ASC.v" "Mux22" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux23 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux23\"" {  } { { "ASC.v" "Mux23" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux24 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux24\"" {  } { { "ASC.v" "Mux24" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux25 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux25\"" {  } { { "ASC.v" "Mux25" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux26 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux26\"" {  } { { "ASC.v" "Mux26" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux27 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux27\"" {  } { { "ASC.v" "Mux27" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux28 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux28\"" {  } { { "ASC.v" "Mux28" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux29 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux29\"" {  } { { "ASC.v" "Mux29" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux30 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux30\"" {  } { { "ASC.v" "Mux30" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ASC:drawline_controller\|Mux31 lpm_mux " "Info (278007): Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ASC:drawline_controller\|Mux31\"" {  } { { "ASC.v" "Mux31" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ASC:drawline_controller\|lpm_mux:Mux0 " "Info (12130): Elaborated megafunction instantiation \"ASC:drawline_controller\|lpm_mux:Mux0\"" {  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASC:drawline_controller\|lpm_mux:Mux0 " "Info (12133): Instantiated megafunction \"ASC:drawline_controller\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info (12134): Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info (12134): Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info (12134): Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ASC.v" "" { Text "W:/LAB5/ASC.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info (12023): Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "W:/LAB5/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 05:01:15 2016 " "Info: Processing ended: Sat Feb 20 05:01:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
