<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>FPGA Simulation &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.e5638.css rel=stylesheet><script>(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)})(window,document,'script','//www.google-analytics.com/analytics.js','ga');ga('create','UA-53520714-1','auto');ga('send','pageview');</script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>FPGA Simulation</h1><p>An FPGA simulation is provided using the Xilinx ISim simulator. However, due to the lack of behavioural models for all peripherals, this FPGA simulation covers only part of the whole SoC.</p><ul><li>All parts of the Rocket cores, L1/L2 caches and on-chip interconnects are simulated.</li><li>A full DDR RAM simulation model is available from Xilinx (disabled by default) but extremely slow.</li><li>A behavioural RAM simulation model is provided using SystemVerilog DPI interfaces (enabled by default).</li><li>In simulation, both UART and SD (SPI) I/Os are constantly driven or open.</li></ul><p>Normally FPGA simulation is used only for debugging the initialization of
peripherals.</p><h3 id=run-fpga-simulation:c057090508fd11d2cb578566d1670105>Run FPGA simulation</h3><p>Use the hello world test as an example:</p><pre><code>cd $TOP/fpga/board/$FPGA_BOARD
# compile and load the test
make hello
# run the simulation
make simulation
</code></pre><p>The result of simulation is recorded in <code>$TOP/fpga/board/$FPGA_BOARD/simulate.log</code>.</p><p>Also, the waveform of the simulation is automatically recorded to<br><code>$TOP/fpga/board/$FPGA_BOARD/lowrisc-chip-imp/lowrisc-chip-imp.sim/sim_1/behav/lowrisc-chip.vcd</code>.
If no VCD is needed, remove related lines in
<code>$TOP/fpga/board/$FPGA_BOARD/script/simulate.tcl</code>. When VCD is enabled, be
careful with disk space as the VCD file can grow very large.</p><h3 id=simulate-other-programs:c057090508fd11d2cb578566d1670105>Simulate other programs</h3><p>The program to be executed in simulation is stored in the on-chip boot BRAM (<code>src/boot.mem</code>). To load simulation with an arbitrary program, it is needed to compile the program and replace the BRAM image. <code>elf2hex</code> should be used to translate an executable into a memory image. See <a href=../vsim#elf2hex>[RTL simulation]</a> for more information.</p><h3 id=enable-the-full-ddr-simulation-model:c057090508fd11d2cb578566d1670105>Enable the full DDR simulation model</h3><p>It is possible to simulate the actual behaviour of the DDR interface but it is extremely slow.</p><p>To enable the full DDR simulation model, revise <code>script/make_project.tcl</code>,
changing</p><pre><code>#set_property verilog_define [list FPGA FPGA_FULL KC705] $obj
set_property verilog_define [list FPGA] $obj
</code></pre><p>into</p><pre><code>set_property verilog_define [list FPGA FPGA_FULL KC705] $obj
#set_property verilog_define [list FPGA] $obj
</code></pre><p>which effectively defines the <code>FPGA_FULL</code> and <code>KC705</code> macros for FPGA simulation. For NEXYS4-DDR, replace macro <code>KC705</code> with <code>NEXYS4</code>.</p><p>Please rebuild the whole FPGA project to update the change:</p><pre><code>make cleanall
make project
</code></pre><p>Unless the DDR interface is the debugging target, it is strongly suggested NOT
to enable this option.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</p><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.e5638.js></script></body></html>