
---------- Begin Simulation Statistics ----------
final_tick                               13973695371945                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253915                       # Simulator instruction rate (inst/s)
host_mem_usage                               17156228                       # Number of bytes of host memory used
host_op_rate                                   301807                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3931.76                       # Real time elapsed on the host
host_tick_rate                                7258052                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998331829                       # Number of instructions simulated
sim_ops                                    1186633386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028537                       # Number of seconds simulated
sim_ticks                                 28536939828                       # Number of ticks simulated
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1275694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         5067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2539529                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         5067                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu0.num_fp_insts                           21                       # number of float instructions
system.cpu0.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1276341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         5135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2540834                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         5135                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu1.num_fp_insts                           21                       # number of float instructions
system.cpu1.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1279765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2547708                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4982                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu2.num_fp_insts                           21                       # number of float instructions
system.cpu2.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1280554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         4912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2549301                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         4912                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu3.num_fp_insts                           21                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       579856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1168326                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        682791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45005161                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54181020                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249211268                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            296219228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343871                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343871                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        402902195                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       197706560                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  20475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153145                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2758539                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.490455                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98045066                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23545457                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12106455                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75111200                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        64483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23626621                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    302212624                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74499609                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245306                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    299119757                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        210186                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       500641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153225                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       778461                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4123                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        453982206                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299000037                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525718                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        238666635                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.489058                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             299071265                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       311071285                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       72990372                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.908069                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.908069                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53135      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86301067     28.83%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30099      0.01%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187220      0.06%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55539773     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3355721      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55757304     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10839389      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4002244      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63745842     21.29%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19552532      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     299365070                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      232727580                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    452172704                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219239094                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    223830772                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13858598                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046293                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          76195      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           617      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2957598     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           39      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6622266     47.78%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        284798      2.06%     71.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167995      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3694056     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55034      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80442953                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246228785                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79760943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84379241                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         302212624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        299365070                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5993335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       136748                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9320574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85676010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.494153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.822387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22027182     25.71%     25.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5881801      6.87%     32.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7736231      9.03%     41.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6898774      8.05%     49.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9635428     11.25%     60.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8666328     10.12%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8824192     10.30%     81.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5552611      6.48%     87.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10453463     12.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85676010                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.493318                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5152694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1894222                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75111200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23626621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      103835194                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85696485                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45023465                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54203764                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249317905                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            296345344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.343724                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.343724                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        403076535                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       197791981                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  20142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153183                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2759503                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.491934                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98086772                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23555409                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       12139739                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75142920                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        65545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23636378                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    302339412                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74531363                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245174                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    299246446                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        210578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       490394                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153254                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       768723                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4101                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        454196316                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299126614                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        238778905                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.490535                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             299197825                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       311201330                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73019747                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.909313                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.909313                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53147      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86336251     28.83%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30105      0.01%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187236      0.06%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55563753     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3357144      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55781585     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10843536      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4003718      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63773399     21.29%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19561004      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     299491622                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      232827993                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    452367985                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219333831                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    223925992                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13864223                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046293                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76550      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           621      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2958773     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           35      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6624874     47.78%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        284752      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168083      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3695615     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        54920      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80474705                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    246292624                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79792783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84411451                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         302339412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        299491622                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5993999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136801                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9321012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85676343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.495616                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.822754                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     22019733     25.70%     25.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5871268      6.85%     32.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7737553      9.03%     41.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6900363      8.05%     49.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9630964     11.24%     60.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8669392     10.12%     71.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8826363     10.30%     81.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5550491      6.48%     87.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10470216     12.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85676343                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.494795                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5155149                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1878888                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75142920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23636378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      103878890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85696485                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45105796                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54305325                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249802581                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            296917719                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.343057                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.343057                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        403875548                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198183776                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  21567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153309                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2763789                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.498649                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98276322                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23600242                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12084970                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75288346                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23681163                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    302917767                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74676080                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245346                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    299821917                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       481026                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153359                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       759838                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4088                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455080328                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299701955                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525716                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239243091                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.497249                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             299773291                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       311788162                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73150557                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.914969                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.914969                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53193      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86494128     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30126      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187385      0.06%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55673639     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3363501      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55893289     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10862201      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4010074      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63899474     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19599509      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300067263                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233289792                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453264006                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219767770                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224364620                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13892435                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046298                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          76796      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           618      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2964823     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           36      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6638675     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285151      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168210      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3702987     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55139      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80616713                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    246574822                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79934185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84557052                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         302917767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300067263                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5999886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       136949                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9328930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85674918                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.502393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.821547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21903371     25.57%     25.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5877642      6.86%     32.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7751755      9.05%     41.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6911689      8.07%     49.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9647771     11.26%     60.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8685771     10.14%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8842571     10.32%     81.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5559105      6.49%     87.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10495243     12.25%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85674918                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.501512                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5165138                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1872982                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75288346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23681163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104077223                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85696485                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137962                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54346012                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.342786                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.342786                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404201186                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198343646                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  20698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153367                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765517                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.501375                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98353479                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618303                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12033877                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75347349                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699265                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303151904                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74735176                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245264                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300055570                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        210885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       478027                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153417                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       756743                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4097                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455426087                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299935540                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525720                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239426779                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.499975                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300006860                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312025665                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73203022                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.917273                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.917273                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53211      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86557511     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187450      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718316     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366031      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55939112     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869724      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012485      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950989     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615128      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300300836                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233478066                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453629183                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219944727                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224542135                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13904261                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          76826      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           615      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967417     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           37      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6644507     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        285469      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168286      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705934     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55170      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673820                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    246689493                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79990813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84614610                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303151904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300300836                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       136958                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85675787                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.505084                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.820819                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21851569     25.50%     25.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5882631      6.87%     32.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7758638      9.06%     41.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6918433      8.08%     49.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9657646     11.27%     60.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8693462     10.15%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8848230     10.33%     81.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5563068      6.49%     87.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10502110     12.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85675787                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.504237                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5168947                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1879254                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75347349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157952                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85696485                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89266565                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89266571                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89266565                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89266571                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5007105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5007107                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5007106                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5007108                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  39440863656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39440863656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  39440863656                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39440863656                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94273670                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94273678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94273671                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94273679                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053112                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053112                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.250000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053112                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053112                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7876.979543                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7876.976397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7876.977970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7876.974824                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          213                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1263187                       # number of writebacks
system.cpu0.dcache.writebacks::total          1263187                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3730907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3730907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3730907                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3730907                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1276198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1276198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1276199                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1276199                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14150648853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14150648853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14150748753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14150748753                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013537                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013537                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013537                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013537                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11088.129626                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11088.129626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11088.199217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11088.199217                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1263187                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     65833766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65833770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4964908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4964909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39224996073                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39224996073                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70798674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70798679                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.200000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7900.447717                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7900.446126                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3730899                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3730899                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1234009                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1234009                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13948844526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13948844526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017430                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11303.681356                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11303.681356                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23432799                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23432801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        42197                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    215867583                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    215867583                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23474996                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23474999                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5115.709245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5115.588014                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        42189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        42189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    201804327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    201804327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4783.339899                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4783.339899                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.772884                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90544356                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1263699                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.650255                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.001711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.771173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999556                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        755453131                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       755453131                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20589010                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20589035                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20589010                       # number of overall hits
system.cpu0.icache.overall_hits::total       20589035                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          148                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          148                       # number of overall misses
system.cpu0.icache.overall_misses::total          151                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     12700287                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     12700287                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     12700287                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     12700287                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20589158                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20589186                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20589158                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20589186                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 85812.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84107.860927                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 85812.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84107.860927                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     11880108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11880108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     11880108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11880108                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89324.120301                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89324.120301                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89324.120301                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89324.120301                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20589010                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20589035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     12700287                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     12700287                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20589158                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20589186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 85812.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84107.860927                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     11880108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11880108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89324.120301                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89324.120301                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.593835                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20589171                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151390.963235                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   129.593835                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.253113                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        164713624                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       164713624                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1234147                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       309977                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1103212                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        12502                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        12502                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29688                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29688                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1234147                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3815589                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3815861                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    161720704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           161729408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       150002                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                9600128                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1426339                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003634                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060171                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1421156     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5183      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1426339                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1686945690                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1266596469                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1116660                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1116661                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1116660                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1116661                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       147037                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       147174                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       147037                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       147174                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     11784870                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9050705901                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9062490771                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     11784870                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9050705901                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9062490771                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1263697                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1263835                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1263697                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1263835                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.116355                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.116450                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.116355                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.116450                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89279.318182                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 61553.934731                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61576.710363                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89279.318182                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 61553.934731                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61576.710363                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       150002                       # number of writebacks
system.cpu0.l2cache.writebacks::total          150002                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       147037                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       147169                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       147037                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       147169                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11740914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9001742580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9013483494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11740914                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9001742580                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9013483494                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.116355                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.116446                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.116355                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.116446                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88946.318182                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 61220.934731                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61245.802404                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88946.318182                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 61220.934731                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61245.802404                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               150002                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       288016                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       288016                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       288016                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       288016                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       975055                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       975055                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       975055                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       975055                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        12502                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12502                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        12502                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        12502                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29001                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29001                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          686                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     16972344                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     16972344                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29687                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29688                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.023108                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.023141                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 24741.026239                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 24705.013100                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     16743906                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     16743906                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.023108                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.023107                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 24408.026239                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 24408.026239                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1087659                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1087660                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       146351                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       146487                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11784870                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9033733557                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9045518427                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1234010                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1234147                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118598                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.118695                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89279.318182                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61726.490130                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61749.632575                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       146351                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       146483                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11740914                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8984998674                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8996739588                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118598                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118692                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 88946.318182                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61393.490130                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61418.318767                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2123.529917                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2539408                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          152137                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           16.691587                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   181.460040                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.027460                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    74.937708                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1864.104709                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.044302                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.018295                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.455104                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518440                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1432                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40782665                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40782665                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28536929505                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28757.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28757.numOps                      0                       # Number of Ops committed
system.cpu0.thread28757.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89304093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89304099                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89304093                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89304099                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5010110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5010112                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5010111                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5010113                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  39457214955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39457214955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  39457214955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39457214955                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94314203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94314211                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94314204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94314212                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053121                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053121                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053121                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053122                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7875.518692                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7875.515548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7875.517120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7875.513976                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1263845                       # number of writebacks
system.cpu1.dcache.writebacks::total          1263845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3733260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3733260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3733260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3733260                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1276850                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1276850                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1276851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1276851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  14155519311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14155519311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  14155701462                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14155701462                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013538                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013538                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013538                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013538                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 11086.282109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11086.282109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11086.416083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11086.416083                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1263845                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            4                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     65861394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       65861398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4967911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4967912                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39241348371                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39241348371                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70829305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70829310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7898.963643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7898.962053                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3733249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3733249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1234662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1234662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  13953721977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13953721977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017432                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017432                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11301.653389                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11301.653389                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23442699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23442701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        42199                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        42200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    215866584                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    215866584                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23484898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23484901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5115.443115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5115.321896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        42188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    201797334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    201797334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4783.287523                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4783.287523                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       182151                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       182151                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       182151                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       182151                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.772560                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90582532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1264357                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.643161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.001711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.770849                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997599                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999556                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        755778053                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       755778053                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20597508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20597533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20597508                       # number of overall hits
system.cpu1.icache.overall_hits::total       20597533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          148                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          148                       # number of overall misses
system.cpu1.icache.overall_misses::total          151                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13275711                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13275711                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13275711                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13275711                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           28                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20597656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20597684                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           28                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20597656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20597684                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.107143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.107143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 89700.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 87918.615894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 89700.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 87918.615894                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12305349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12305349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12305349                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12305349                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92521.421053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92521.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92521.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92521.421053                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20597508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20597533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          148                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13275711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13275711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20597656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20597684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 89700.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 87918.615894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12305349                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12305349                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92521.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92521.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.592488                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20597669                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151453.448529                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   129.592488                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.253110                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.258970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        164781608                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       164781608                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1234800                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       310102                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1104015                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12496                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12496                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29693                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29693                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1234800                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3817551                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3817823                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    161804928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           161813632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       150272                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                9617408                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1427261                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003679                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.060544                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1422010     99.63%     99.63% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                5251      0.37%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1427261                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1687816827                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1267251813                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1117135                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1117136                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1117135                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1117136                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       147220                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       147357                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       147220                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       147357                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     12210444                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9053529408                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9065739852                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     12210444                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9053529408                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9065739852                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1264355                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1264493                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1264355                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1264493                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.116439                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.116534                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.116439                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.116534                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 92503.363636                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 61496.599701                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61522.288402                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 92503.363636                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 61496.599701                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61522.288402                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       150272                       # number of writebacks
system.cpu1.l2cache.writebacks::total          150272                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       147220                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       147352                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       147220                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147352                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     12166488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   9004505148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   9016671636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     12166488                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   9004505148                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   9016671636                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116439                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.116530                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116439                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.116530                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92170.363636                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 61163.599701                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61191.375998                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92170.363636                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 61163.599701                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61191.375998                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               150272                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       288140                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       288140                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       288140                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       288140                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       975589                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       975589                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       975589                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       975589                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12496                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12496                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12496                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12496                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29005                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29005                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          687                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          688                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     16997319                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     16997319                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29692                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29693                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.023138                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.023170                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 24741.366812                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 24705.405523                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     16768548                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     16768548                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.023138                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.023137                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 24408.366812                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 24408.366812                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1088130                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1088131                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       146533                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       146669                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12210444                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9036532089                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9048742533                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1234663                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1234800                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.118683                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.118780                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 92503.363636                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61668.921601                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61694.990305                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       146533                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       146665                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12166488                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8987736600                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8999903088                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118683                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118776                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 92170.363636                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61335.921601                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61363.672914                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2123.549809                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2540718                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          152407                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           16.670612                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   181.251624                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.027460                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    75.044272                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1864.226453                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.044251                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.018321                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.455133                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.518445                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1414                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40803895                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40803895                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28536929505                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-29078.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-29078.numOps                     0                       # Number of Ops committed
system.cpu1.thread-29078.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89473123                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89473129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89473123                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89473129                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5023594                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5023596                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5023595                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5023597                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39416765445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39416765445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39416765445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39416765445                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94496717                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94496725                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94496718                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94496726                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053162                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053162                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053162                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053162                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7846.327837                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7846.324713                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7846.326275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7846.323152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1267297                       # number of writebacks
system.cpu2.dcache.writebacks::total          1267297                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3743319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3743319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3743319                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3743319                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1280275                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1280275                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1280276                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1280276                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14120115417                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14120115417                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14120343855                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14120343855                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013548                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013548                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013548                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013548                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11028.970664                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11028.970664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11029.140478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11029.140478                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1267297                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            4                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     65985724                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       65985728                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4981338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4981339                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39200971122                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39200971122                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70967062                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70967067                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.200000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7869.566595                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7869.565015                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3743308                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3743308                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238030                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238030                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13918409325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13918409325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017445                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017445                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11242.384534                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11242.384534                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23487399                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23487401                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        42256                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        42257                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    215794323                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    215794323                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23529655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23529658                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001796                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001796                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5106.832710                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5106.711858                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        42245                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42245                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    201706092                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    201706092                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4774.673737                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4774.673737                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       228438                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       228438                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       228438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       228438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.772077                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90754988                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1267809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.584117                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.001711                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.770366                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997598                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999555                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          398                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757241617                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757241617                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           25                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20636288                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20636313                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           25                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20636288                       # number of overall hits
system.cpu2.icache.overall_hits::total       20636313                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          146                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          146                       # number of overall misses
system.cpu2.icache.overall_misses::total          149                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13927059                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13927059                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13927059                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13927059                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           28                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20636434                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20636462                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           28                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20636434                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20636462                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.107143                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.107143                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95390.815068                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 93470.194631                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95390.815068                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 93470.194631                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12889098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12889098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12889098                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12889098                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99146.907692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99146.907692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99146.907692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99146.907692                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           25                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20636288                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20636313                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          146                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13927059                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13927059                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20636434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20636462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95390.815068                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 93470.194631                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12889098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12889098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 99146.907692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99146.907692                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.898897                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20636446                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         155161.248120                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   126.898897                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.247849                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253709                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165091829                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165091829                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238164                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       310848                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1106187                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        12468                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        12468                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29778                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29778                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238165                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          266                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3827852                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3828118                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162246784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162255296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       149738                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                9583232                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1430149                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003565                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059598                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1425051     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5098      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1430149                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1692404901                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1270691037                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1120983                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1120984                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1120983                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1120984                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       146825                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       146959                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       146825                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       146959                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12795858                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   9001448541                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   9014244399                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12795858                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   9001448541                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   9014244399                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1267808                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1267943                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1267808                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1267943                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.115810                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.115903                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.115810                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.115903                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 99192.697674                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 61307.328731                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61338.498486                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 99192.697674                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 61307.328731                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61338.498486                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       149738                       # number of writebacks
system.cpu2.l2cache.writebacks::total          149738                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       146825                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       146954                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       146825                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       146954                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12752901                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8952556149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8965309050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12752901                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8952556149                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8965309050                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.115810                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.115900                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.115810                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.115900                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98859.697674                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 60974.330999                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61007.587749                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98859.697674                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 60974.330999                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61007.587749                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               149738                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       288910                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       288910                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       288910                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       288910                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978271                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978271                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978271                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978271                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        12468                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        12468                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        12468                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        12468                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29094                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29094                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          683                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          684                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     16610706                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     16610706                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29777                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29778                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.022937                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.022970                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 24320.213763                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 24284.657895                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     16383267                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     16383267                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.022937                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.022936                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 23987.213763                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 23987.213763                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1091889                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1091890                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       146142                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       146275                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12795858                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   8984837835                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   8997633693                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238031                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238165                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118044                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.118139                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 99192.697674                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61480.189371                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61511.766830                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       146142                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       146271                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12752901                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8936172882                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8948925783                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118044                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118135                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98859.697674                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61147.191649                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61180.451238                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2106.791294                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2547591                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          151853                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           16.776692                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   178.126508                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.033875                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.026558                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    52.153393                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1876.450959                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.043488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012733                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.458118                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.514353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1448                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40913325                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40913325                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28536929505                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28757.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28757.numOps                      0                       # Number of Ops committed
system.cpu2.thread28757.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            6                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89544424                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89544430                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            6                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89544424                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89544430                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5026989                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5026991                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5026990                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5026992                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  39351761514                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39351761514                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  39351761514                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39351761514                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94571413                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94571421                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94571414                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94571422                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.250000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053156                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7828.097797                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7828.094682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7828.096239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7828.093125                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268097                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268097                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3745924                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3745924                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3745924                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3745924                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1281065                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1281065                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1281066                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1281066                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  14079502737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14079502737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  14079600306                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14079600306                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 10990.467101                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10990.467101                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 10990.534684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10990.534684                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268097                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66038945                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66038949                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984735                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  39135981510                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39135981510                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71023680                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71023685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7851.165912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7851.164336                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3745915                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3745915                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13877805969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13877805969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11202.439393                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11202.439393                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23505479                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23505481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        42254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    215780004                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    215780004                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547733                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5106.735552                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5106.614696                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        42245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    201696768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    201696768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4774.453024                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4774.453024                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        97569                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        97569                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        97569                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        97569                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.771690                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90827078                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268609                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.595801                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.001712                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.769978                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001956                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999554                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757839985                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757839985                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           25                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20652041                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20652066                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           25                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20652041                       # number of overall hits
system.cpu3.icache.overall_hits::total       20652066                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          149                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          149                       # number of overall misses
system.cpu3.icache.overall_misses::total          152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13698621                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13698621                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13698621                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13698621                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           28                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20652190                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20652218                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           28                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20652190                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20652218                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.107143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.107143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 91937.053691                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 90122.506579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 91937.053691                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 90122.506579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     12545775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12545775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     12545775                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12545775                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94329.135338                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94329.135338                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94329.135338                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94329.135338                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           25                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20652041                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20652066                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13698621                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13698621                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20652190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20652218                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 91937.053691                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 90122.506579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     12545775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12545775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 94329.135338                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94329.135338                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.594891                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20652202                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151854.426471                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   129.594891                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.253115                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.258974                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165217880                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165217880                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238956                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       310985                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1106725                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238958                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3830231                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3830503                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162349184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162357888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       149613                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                9575232                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1430817                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003514                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059175                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1425789     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5028      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1430817                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1693468170                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1271486574                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1121837                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1121838                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1121837                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1121838                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       146772                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       146909                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       146772                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       146909                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     12450870                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8957003364                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8969454234                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     12450870                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8957003364                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8969454234                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268609                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268747                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268609                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268747                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.115695                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.115791                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.115695                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.115791                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 94324.772727                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 61026.649252                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61054.491107                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 94324.772727                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 61026.649252                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61054.491107                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       149613                       # number of writebacks
system.cpu3.l2cache.writebacks::total          149613                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       146772                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       146904                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       146772                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       146904                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     12406914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8908128288                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8920535202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     12406914                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8908128288                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8920535202                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.115695                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.115787                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.115695                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.115787                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93991.772727                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 60693.649252                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 60723.569147                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93991.772727                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 60693.649252                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 60723.569147                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               149613                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289047                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289047                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289047                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289047                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978934                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978934                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978934                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978934                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          686                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     16586064                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     16586064                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.023029                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.023062                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 24177.935860                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 24142.742358                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     16357626                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     16357626                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 23844.935860                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 23844.935860                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1092735                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1092736                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       146086                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       146222                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     12450870                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   8940417300                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   8952868170                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238821                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238958                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.117923                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.118020                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94324.772727                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61199.685802                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61227.914883                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       146086                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       146218                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     12406914                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8891770662                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   8904177576                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.117923                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118017                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93991.772727                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 60866.685802                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60896.589859                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2106.631134                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2549185                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          151728                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           16.801019                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   178.139234                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.023321                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.027500                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    51.859186                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1876.581893                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.043491                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.012661                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.458150                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.514314                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1472                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40938688                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40938688                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28536929505                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              585652                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        116023                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        491730                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            276467                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2746                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2746                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         585653                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       439283                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       439851                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       438673                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       438519                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1756326                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     18694976                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     18719616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     18669696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     18663040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 74747328                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            304691                       # Total snoops (count)
system.l3bus.snoopTraffic                     1806336                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             893236                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   893236    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               893236                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            582148575                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            98085601                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            98209804                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            97934109                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            97897160                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        52710                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        52883                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        52402                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        52304                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              210299                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        52710                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        52883                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        52402                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        52304                       # number of overall hits
system.l3cache.overall_hits::total             210299                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94327                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        94337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        94423                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        94468                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            378100                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94327                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        94337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        94423                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        94468                       # number of overall misses
system.l3cache.overall_misses::total           378100                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     11211777                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7673001302                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11638017                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7672521114                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     12236085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7630301053                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11876445                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7587963763                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30610749556                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     11211777                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7673001302                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11638017                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7672521114                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     12236085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7630301053                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11876445                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7587963763                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30610749556                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       147037                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       147220                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       146825                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       146772                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          588399                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       147037                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       147220                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       146825                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       146772                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         588399                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.641519                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.640789                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.643099                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.643638                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.642591                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.641519                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.640789                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.643099                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.643638                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.642591                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 84937.704545                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81344.697722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 88166.795455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 81330.984810                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 94853.372093                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 80809.771486                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89973.068182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 80323.112197                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80959.401100                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 84937.704545                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81344.697722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 88166.795455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 81330.984810                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 94853.372093                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 80809.771486                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89973.068182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 80323.112197                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80959.401100                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          28224                       # number of writebacks
system.l3cache.writebacks::total                28224                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94327                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        94337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        94423                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        94468                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       378080                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94327                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        94337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        94423                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        94468                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       378080                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     10332657                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7044783482                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10758897                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7044236694                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     11376945                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7001450533                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10997325                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6958806883                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28092743416                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     10332657                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7044783482                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10758897                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7044236694                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     11376945                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7001450533                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10997325                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6958806883                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28092743416                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.641519                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.640789                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.643099                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.643638                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.642557                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.641519                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.640789                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.643099                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.643638                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.642557                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78277.704545                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74684.697722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 81506.795455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 74670.984810                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88193.372093                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 74149.842019                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83313.068182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 73663.112197                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74303.701375                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78277.704545                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74684.697722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 81506.795455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 74670.984810                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88193.372093                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 74149.842019                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83313.068182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 73663.112197                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74303.701375                       # average overall mshr miss latency
system.l3cache.replacements                    304691                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        87799                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        87799                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        87799                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        87799                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       491730                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       491730                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       491730                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       491730                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          634                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2546                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            200                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      5048280                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      5050611                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      4743252                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      4701960                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     19544103                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          687                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          683                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2746                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.071325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.071742                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.072833                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103026.122449                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103073.693878                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96801.061224                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 95958.367347                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 97720.515000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4721940                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4724271                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      4416912                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      4375620                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18238743                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.071325                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.071742                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.071377                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96366.122449                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96413.693878                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90141.061224                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89298.367347                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 93054.811224                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        52073                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        52245                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        51768                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        51667                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       207753                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        94288                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        94374                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        94419                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       377900                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11211777                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7667953022                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11638017                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7667470503                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12236085                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7625557801                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11876445                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7583261803                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30591205453                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       146351                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       146533                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       146142                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       146086                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       585653                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.644191                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.643459                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.645769                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.646325                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.645263                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84937.704545                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81333.429029                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88166.795455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81319.685464                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94853.372093                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80801.468635                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89973.068182                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80314.998072                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 80950.530439                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        94288                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        94374                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        94419                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       377884                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10332657                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7040061542                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10758897                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7039512423                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11376945                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6997033621                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10997325                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6954431263                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28074504673                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.644191                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.643459                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.645769                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.646325                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.645235                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 78277.704545                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74673.429029                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 81506.795455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74659.685464                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88193.372093                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74141.539206                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83313.068182                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73654.998072                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74293.975593                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58733.094582                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 789828                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               579529                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.362879                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945288094658                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58733.094582                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.896196                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.896196                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64539                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1306                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        15316                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47784                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.984787                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             19266377                       # Number of tag accesses
system.l3cache.tags.data_accesses            19266377                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     94333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     94419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     94464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001370221424                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1703                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1703                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26648                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28224                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378080                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28224                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  215501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     221.962419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.752533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1463.958041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1698     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.23%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1703                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.539636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1284     75.40%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      2.17%     77.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              288     16.91%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               76      4.46%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.88%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1703                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24197120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1806336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    847.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28536803964                       # Total gap between requests
system.mem_ctrls.avgGap                      70235.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6036672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6037312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6042816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6045696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1802688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 296037.348465477524                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 211538869.843251794577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 296037.348465477524                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 211561296.915105223656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 289309.226909443969                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 211754169.733044862747                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 296037.348465477524                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 211855091.556385368109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63170333.289599284530                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94327                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        94337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        94423                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        94468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28224                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5384632                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3508970201                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5811969                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3508161091                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6542581                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3462565171                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      6048833                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   3418084929                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1401249044297                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     40792.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     37200.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     44030.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     37187.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     50717.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     36670.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45824.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     36182.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49647429.29                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            78200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6272                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    955                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6036928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6037568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6043072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6045952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24198400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1806336                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1806336                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        94337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        94423                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        94468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         378100                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28224                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28224                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       296037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    211547841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       296037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    211570268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       289309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    211763141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       296037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    211864062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        847967587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       296037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       296037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       289309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       296037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1204334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63298168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63298168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63298168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       296037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    211547841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       296037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    211570268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       289309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    211763141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       296037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    211864062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       911265754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               378064                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28167                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        11157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        11675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        11635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        11604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        12495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        11948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          758                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7308473919                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1259709248                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13921569407                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19331.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36823.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              316868                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              11070                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           39.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        78289                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   332.070968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.113385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.190013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22881     29.23%     29.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20475     26.15%     55.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8397     10.73%     66.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5405      6.90%     73.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         4624      5.91%     78.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3950      5.05%     83.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2652      3.39%     87.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1920      2.45%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7985     10.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        78289                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24196096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1802688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              847.886849                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.170333                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    244176450.335995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    324612874.891204                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1590256954.675228                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  105865556.832002                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10172827916.529163                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23752563924.500771                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 378299627.596759                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36568603305.360046                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1281.447959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    369640804                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2570050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25597238701                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             377899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28224                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276467                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         377900                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1060890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1060890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1060890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     26004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     26004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378100                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           264957158                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          691645778                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3141420                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2920112                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149513                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2768676                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2768385                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989490                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111646                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5993502                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149491                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84833375                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.491777                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420242                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24588243     28.98%     28.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15243128     17.97%     46.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5949684      7.01%     53.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5491124      6.47%     60.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1415297      1.67%     62.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1020600      1.20%     63.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2762201      3.26%     66.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1638818      1.93%     68.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26724280     31.50%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84833375                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249211268                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     296219228                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97540098                       # Number of memory references committed
system.switch_cpus0.commit.loads             74065102                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2641348                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         218588309                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          160624036                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88453                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50121      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84087780     28.39%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30099      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       164888      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55334678     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3355111      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55655715     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10523067      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3950183      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63542035     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19524813      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    296219228                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26724280                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5435947                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41345109                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27851009                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10890718                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153225                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2683047                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     304831744                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74499600                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23545457                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4878                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             258439191                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3141420                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2880153                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85405209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306494                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20589158                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85676010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.595608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37255187     43.48%     43.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2277668      2.66%     46.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2411626      2.81%     48.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1450614      1.69%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7031807      8.21%     58.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1067735      1.25%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3361225      3.92%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3589878      4.19%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27230270     31.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85676010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036658                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.015750                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20589158                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3700901                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1046084                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4123                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151623                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28536939828                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153225                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10445050                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14573864                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33649722                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26854147                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     303834625                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       468968                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8566791                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14981189                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         74033                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    330526998                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          876270473                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       316244832                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        408097675                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    321147437                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9379477                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57270737                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               360321825                       # The number of ROB reads
system.switch_cpus0.rob.writes              605273964                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249211268                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          296219228                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3142526                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2921169                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149551                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2769669                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2769378                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989493                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111681                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          331                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          121                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      5994170                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84833739                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.493249                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420644                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24581214     28.98%     28.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15250395     17.98%     46.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5933371      6.99%     53.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5476668      6.46%     60.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1416680      1.67%     62.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1036298      1.22%     63.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2761660      3.26%     66.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1639591      1.93%     68.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26737862     31.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84833739                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249317905                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     296345344                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97581663                       # Number of memory references committed
system.switch_cpus1.commit.loads             74096761                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2642312                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         218683088                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          160691310                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88471                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50133      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84122553     28.39%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30105      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       164930      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55358667     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3356530      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55680025     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10527217      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3951642      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63569544     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19533260      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    296345344                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26737862                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5433979                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     41330480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27872523                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10886105                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153254                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2683987                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     304960258                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74531354                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23555409                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258548172                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3142526                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2881180                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85405338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306552                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20597656                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85676343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.597101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.576872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37233884     43.46%     43.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2276262      2.66%     46.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2417408      2.82%     48.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1449588      1.69%     50.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7037600      8.21%     58.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1068964      1.25%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3360526      3.92%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3588672      4.19%     68.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27243439     31.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85676343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.036670                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.017022                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20597656                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3702024                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1046138                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4101                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151476                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28536939828                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153254                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10443450                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14591295                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33666074                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26822268                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     303962310                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       454303                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8554475                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14958567                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         75225                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    330666174                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          876639565                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       316375575                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        408273717                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    321284194                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9381878                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57257657                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               360435391                       # The number of ROB reads
system.switch_cpus1.rob.writes              605527497                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249317905                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          296345344                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3147097                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2925580                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149671                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2774009                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2773717                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989474                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111763                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          327                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          119                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          208                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      6000051                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149650                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     84831576                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.500085                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.420602                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24467052     28.84%     28.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15280538     18.01%     46.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5940133      7.00%     53.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5482307      6.46%     60.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419709      1.67%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1042638      1.23%     63.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2766410      3.26%     66.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1642804      1.94%     68.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26789985     31.58%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     84831576                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249802581                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     296917719                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97770634                       # Number of memory references committed
system.switch_cpus2.commit.loads             74240979                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2646455                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219116285                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          160994778                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88534                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50174      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84278227     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30126      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165050      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55468246     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3362896      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55791628     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10545584      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3957895      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63695395     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19571760      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    296917719                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26789985                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5442428                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     41246908                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27927591                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10904630                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153359                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2688281                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305541247                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74676083                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23600242                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259041308                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3147097                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2885599                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             85404071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306760                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20636434                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85674918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.603967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.576804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        37140645     43.35%     43.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2278167      2.66%     46.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2425637      2.83%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1450812      1.69%     50.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7052458      8.23%     58.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1070031      1.25%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3368467      3.93%     63.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3592656      4.19%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27296045     31.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85674918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036724                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.022776                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20636434                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3709002                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047339                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4088                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151492                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28536939828                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153359                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10462111                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14494458                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33729250                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26835738                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304541849                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       455935                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8565992                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14955800                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         72579                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331295370                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878317112                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       316966849                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409077041                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    321904470                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9390696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57367842                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               360959361                       # The number of ROB reads
system.switch_cpus2.rob.writes              606684841                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249802581                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          296917719                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148957                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927369                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149731                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775787                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775495                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111796                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      6000976                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149709                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84832321                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.502804                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.420432                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24415621     28.78%     28.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15292397     18.03%     46.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5949909      7.01%     53.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5490852      6.47%     60.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1420443      1.67%     61.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1039482      1.23%     63.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2768923      3.26%     66.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644032      1.94%     68.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26810662     31.60%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84832321                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151011                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847750                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300014                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293269                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118281                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341234     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512959     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553040      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746974     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587405      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151011                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26810662                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5447444                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     41212649                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27947035                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10915240                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153417                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2690007                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305775997                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74735167                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618303                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259240685                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148957                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887411                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85405029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306878                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20652190                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85675787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.606683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.576753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        37103817     43.31%     43.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2279875      2.66%     45.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2427697      2.83%     48.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1452180      1.69%     50.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7058557      8.24%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1070417      1.25%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3371702      3.94%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3595236      4.20%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27316306     31.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85675787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036745                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               3.025103                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20652190                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973695371945                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3711462                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047308                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4097                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151526                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28536939828                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153417                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10470761                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       14460942                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33755772                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26834893                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304776286                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       446729                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8580549                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14941950                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         73553                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331549480                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878995695                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317204798                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409404213                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157055                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9392314                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57416240                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               361173646                       # The number of ROB reads
system.switch_cpus3.rob.writes              607153330                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151011                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
