Analysis & Synthesis report for proc_uniciclo
Mon Nov 16 02:06:33 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for MemInst:MI0|altsyncram:BI_rtl_0|altsyncram_mqd1:auto_generated
 13. Parameter Settings for User Entity Instance: BancoReg:BR0
 14. Parameter Settings for Inferred Entity Instance: MemInst:MI0|altsyncram:BI_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "Add:ADDIMM"
 17. Port Connectivity Checks: "Add:ADD4"
 18. Port Connectivity Checks: "MemDados:MEMD0"
 19. Port Connectivity Checks: "Controlador:CTRL0"
 20. Port Connectivity Checks: "ULA:ULA0"
 21. Port Connectivity Checks: "GerImm:IMMGEN0"
 22. Port Connectivity Checks: "BancoReg:BR0"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 16 02:06:32 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; proc_uniciclo                               ;
; Top-level Entity Name           ; CamDado                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 114                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CamDado            ; proc_uniciclo      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ULA.v                                          ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/ULA.v                                          ;         ;
; GerImm.v                                       ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/GerImm.v                                       ;         ;
; BancoReg.v                                     ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/BancoReg.v                                     ;         ;
; MemDados.v                                     ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v                                     ;         ;
; MemInst.v                                      ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemInst.v                                      ;         ;
; Controlador.v                                  ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/Controlador.v                                  ;         ;
; CamDado.v                                      ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v                                      ;         ;
; Add.v                                          ; yes             ; User Verilog HDL File                                 ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/Add.v                                          ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_mqd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/db/altsyncram_mqd1.tdf                         ;         ;
; db/proc_uniciclo.ram0_meminst_e11cf049.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; X:/GitRepositories/oac-labs/proc_uniciclo_restored/db/proc_uniciclo.ram0_meminst_e11cf049.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 1     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 1     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 1     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 114   ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 64    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; ~GND  ;
; Maximum fan-out                             ; 32    ;
; Total fan-out                               ; 210   ;
; Average fan-out                             ; 0.80  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
; |CamDado                                  ; 1 (1)               ; 0 (0)                     ; 64                ; 0          ; 114  ; 0            ; |CamDado                                                                ; CamDado         ; work         ;
;    |MemInst:MI0|                          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |CamDado|MemInst:MI0                                                    ; MemInst         ; work         ;
;       |altsyncram:BI_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |CamDado|MemInst:MI0|altsyncram:BI_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_mqd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |CamDado|MemInst:MI0|altsyncram:BI_rtl_0|altsyncram_mqd1:auto_generated ; altsyncram_mqd1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; MemInst:MI0|altsyncram:BI_rtl_0|altsyncram_mqd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 32           ; --           ; --           ; 8192 ; db/proc_uniciclo.ram0_MemInst_e11cf049.hdl.mif ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PC[0..31]                              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions           ;
+--------------------------+----------------------+------+
; Register Name            ; Megafunction         ; Type ;
+--------------------------+----------------------+------+
; MemInst:MI0|oInst[0..31] ; MemInst:MI0|BI_rtl_0 ; RAM  ;
+--------------------------+----------------------+------+


+---------------------------------------------------------------------------------------+
; Source assignments for MemInst:MI0|altsyncram:BI_rtl_0|altsyncram_mqd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BancoReg:BR0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SPR            ; 00010 ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemInst:MI0|altsyncram:BI_rtl_0                     ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 8                                              ; Untyped        ;
; NUMWORDS_A                         ; 256                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/proc_uniciclo.ram0_MemInst_e11cf049.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mqd1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; MemInst:MI0|altsyncram:BI_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 256                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Add:ADDIMM"                                                                                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; YOSHIO    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "YOSHIO[31..1]" will be connected to GND. ;
; GUILHERME ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Add:ADD4"                                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; YOSHIO[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; YOSHIO[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; YOSHIO[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; GUILHERME     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemDados:MEMD0"                                                                                                                                                                      ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iEnd   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oDebug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controlador:CTRL0"                                                                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oBranch    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; oMemPraReg ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; oJump      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; oULActrl   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; branch     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA0"                                                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iControl ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iA       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iA[31..1]" will be connected to GND.                                     ;
; oZero    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GerImm:IMMGEN0"                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; oSaida ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "oSaida[31..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BancoReg:BR0"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oDado1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 114                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 16 02:06:09 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc_uniciclo -c proc_uniciclo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gerimm.v
    Info (12023): Found entity 1: GerImm File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/GerImm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoreg.v
    Info (12023): Found entity 1: BancoReg File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/BancoReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memdados.v
    Info (12023): Found entity 1: MemDados File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file meminst.v
    Info (12023): Found entity 1: MemInst File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemInst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlador.v
    Info (12023): Found entity 1: Controlador File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/Controlador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camdado.v
    Info (12023): Found entity 1: CamDado File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 3
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus Prime megafunction library File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: MUX File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: Add File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/Add.v Line: 1
Warning (12018): Entity "AND" will be ignored because it conflicts with Quartus Prime primitive name File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/AND.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and.v
Warning (10236): Verilog HDL Implicit Net warning at CamDado.v(63): created implicit net for "wImmediate" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at CamDado.v(73): created implicit net for "wOrigAULA" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at CamDado.v(160): created implicit net for "oBranch" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 160
Info (12127): Elaborating entity "CamDado" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CamDado.v(35): object "wBranchPC" assigned a value but never read File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at CamDado.v(40): object "wFunct3" assigned a value but never read File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 40
Warning (10270): Verilog HDL Case Statement warning at CamDado.v(133): incomplete case statement has no default case item File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Warning (10240): Verilog HDL Always Construct warning at CamDado.v(133): inferring latch(es) for variable "wRegWrite", which holds its previous value in one or more paths through the always construct File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Warning (10230): Verilog HDL assignment warning at CamDado.v(165): truncated value with size 32 to match size of target (1) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 165
Warning (10030): Net "oBranch" at CamDado.v(160) has no driver or initial value, using a default initial value '0' File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 160
Info (10041): Inferred latch for "wRegWrite[0]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[1]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[2]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[3]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[4]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[5]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[6]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[7]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[8]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[9]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[10]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[11]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[12]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[13]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[14]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[15]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[16]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[17]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[18]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[19]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[20]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[21]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[22]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[23]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[24]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[25]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[26]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[27]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[28]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[29]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[30]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (10041): Inferred latch for "wRegWrite[31]" at CamDado.v(133) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 133
Info (12128): Elaborating entity "BancoReg" for hierarchy "BancoReg:BR0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 57
Info (12128): Elaborating entity "GerImm" for hierarchy "GerImm:IMMGEN0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at GerImm.v(7): object "FUNCT3" assigned a value but never read File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/GerImm.v Line: 7
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 77
Info (12128): Elaborating entity "Controlador" for hierarchy "Controlador:CTRL0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 93
Warning (10270): Verilog HDL Case Statement warning at Controlador.v(27): incomplete case statement has no default case item File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/Controlador.v Line: 27
Warning (10270): Verilog HDL Case Statement warning at Controlador.v(25): incomplete case statement has no default case item File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/Controlador.v Line: 25
Info (12128): Elaborating entity "MemInst" for hierarchy "MemInst:MI0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 101
Warning (10030): Net "BI.data_a" at MemInst.v(7) has no driver or initial value, using a default initial value '0' File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemInst.v Line: 7
Warning (10030): Net "BI.waddr_a" at MemInst.v(7) has no driver or initial value, using a default initial value '0' File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemInst.v Line: 7
Warning (10030): Net "BI.we_a" at MemInst.v(7) has no driver or initial value, using a default initial value '0' File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemInst.v Line: 7
Info (12128): Elaborating entity "MemDados" for hierarchy "MemDados:MEMD0" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 114
Warning (10240): Verilog HDL Always Construct warning at MemDados.v(22): inferring latch(es) for variable "oDado", which holds its previous value in one or more paths through the always construct File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[0]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[1]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[2]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[3]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[4]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[5]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[6]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[7]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[8]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[9]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[10]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[11]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[12]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[13]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[14]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[15]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[16]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[17]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[18]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[19]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[20]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[21]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[22]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[23]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[24]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[25]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[26]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[27]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[28]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[29]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[30]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (10041): Inferred latch for "oDado[31]" at MemDados.v(22) File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/MemDados.v Line: 22
Info (12128): Elaborating entity "Add" for hierarchy "Add:ADD4" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 144
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemInst:MI0|BI_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/proc_uniciclo.ram0_MemInst_e11cf049.hdl.mif
Info (12130): Elaborated megafunction instantiation "MemInst:MI0|altsyncram:BI_rtl_0"
Info (12133): Instantiated megafunction "MemInst:MI0|altsyncram:BI_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/proc_uniciclo.ram0_MemInst_e11cf049.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mqd1.tdf
    Info (12023): Found entity 1: altsyncram_mqd1 File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/db/altsyncram_mqd1.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mpc[0]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[1]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[2]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[3]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[4]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[5]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[6]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[7]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[8]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[9]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[10]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[11]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[12]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[13]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[14]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[15]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[16]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[17]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[18]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[19]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[20]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[21]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[22]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[23]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[24]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[25]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[26]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[27]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[28]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[29]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[30]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
    Warning (13410): Pin "mpc[31]" is stuck at GND File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 9
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "MemInst:MI0|altsyncram:BI_rtl_0|altsyncram_mqd1:auto_generated|ALTSYNCRAM" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/db/altsyncram_mqd1.tdf Line: 34
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 49 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iRST" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 5
    Warning (15610): No output dependent on input pin "iPCInicial[0]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[1]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[2]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[3]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[4]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[5]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[6]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[7]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[8]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[9]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[10]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[11]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[12]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[13]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[14]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[15]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[16]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[17]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[18]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[19]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[20]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[21]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[22]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[23]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[24]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[25]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[26]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[27]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[28]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[29]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[30]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "iPCInicial[31]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 6
    Warning (15610): No output dependent on input pin "wCRegWrite" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 13
    Warning (15610): No output dependent on input pin "wCMemWrite" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 14
    Warning (15610): No output dependent on input pin "wCMemRead" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 15
    Warning (15610): No output dependent on input pin "wCMem2Reg[0]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 16
    Warning (15610): No output dependent on input pin "wCMem2Reg[1]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 16
    Warning (15610): No output dependent on input pin "wCMem2Reg[2]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 16
    Warning (15610): No output dependent on input pin "wCOrigPC[0]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 17
    Warning (15610): No output dependent on input pin "wCOrigPC[1]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 17
    Warning (15610): No output dependent on input pin "wCOrigPC[2]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 17
    Warning (15610): No output dependent on input pin "wCULAControl[0]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 18
    Warning (15610): No output dependent on input pin "wCULAControl[1]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 18
    Warning (15610): No output dependent on input pin "wCULAControl[2]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 18
    Warning (15610): No output dependent on input pin "wCULAControl[3]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 18
    Warning (15610): No output dependent on input pin "wCULAControl[4]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 18
    Warning (15610): No output dependent on input pin "wCOrigBUla[0]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 20
    Warning (15610): No output dependent on input pin "wCOrigBUla[1]" File: X:/GitRepositories/oac-labs/proc_uniciclo_restored/CamDado.v Line: 20
Info (21057): Implemented 147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 1 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Mon Nov 16 02:06:33 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:36


