$date
	Sat Sep 05 21:49:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var wire 2 " SF [1:0] $end
$var wire 2 # S [1:0] $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module R1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ( S0F $end
$var wire 1 ) S1F $end
$var wire 1 ! Y $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 2 * SF [1:0] $end
$var wire 1 + S1 $end
$var wire 1 , S0 $end
$var wire 2 - S [1:0] $end
$scope module T1 $end
$var wire 1 ) D $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 1 + Q $end
$upscope $end
$scope module T2 $end
$var wire 1 ( D $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
x,
x+
b0 *
0)
0(
0'
0&
0%
0$
bx #
b0 "
0!
$end
#1
0+
b0 #
b0 -
0,
1'
#2
0'
#5
1&
#7
b1 "
b1 *
1(
1$
#10
0&
#15
b0 "
b0 *
0(
b1 #
b1 -
1,
1&
#17
b10 "
b10 *
1)
1%
#20
0&
#25
1!
0,
b10 #
b10 -
1+
1&
#30
0&
#35
1&
#40
0&
#45
1&
#50
0&
#52
b0 "
b0 *
0)
0!
0$
#55
b0 #
b0 -
0+
1&
#60
0&
#65
1&
#70
0&
#75
1&
#77
b1 "
b1 *
1(
1$
#80
0&
#85
0(
b10 "
b10 *
1)
b1 #
b1 -
1,
1&
#90
0&
#95
1!
b10 "
b10 *
1)
1+
b10 #
b10 -
0,
1&
#100
0&
#105
1&
#107
b0 "
b0 *
0)
0!
0%
#110
0&
#115
b1 "
b1 *
1(
b0 #
b0 -
0+
1&
#120
0&
#125
b0 "
b0 *
0(
b1 #
b1 -
1,
1&
#130
0&
#135
b1 "
b1 *
1(
b0 #
b0 -
0,
1&
#140
0&
#145
b0 "
b0 *
0(
b1 #
b1 -
1,
1&
#150
0&
#155
b1 "
b1 *
1(
b0 #
b0 -
0,
1&
#160
0&
#165
b0 "
b0 *
0(
b1 #
b1 -
1,
1&
#170
0&
#175
b1 "
b1 *
1(
b0 #
b0 -
0,
1&
#180
0&
#182
b0 "
b0 *
0(
1%
0$
#185
1&
#190
0&
#195
1&
#200
0&
#205
1&
#210
0&
#215
1&
#220
0&
#225
1&
#230
0&
#232
