
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xczu2cg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4544 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 430.570 ; gain = 98.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.816 ; gain = 154.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.816 ; gain = 154.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.816 ; gain = 154.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu2cg-sfva625-1-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 486.816 ; gain = 154.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 14    
+---Registers : 
	                4 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 14    
+---Registers : 
	                4 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'FF_reg[1][0]' (FDRE) to 'FF_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[1][1]' (FDRE) to 'FF_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[1][2]' (FDRE) to 'FF_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[2][3]' (FDRE) to 'FF_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[2][0]' (FDRE) to 'FF_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[2][1]' (FDRE) to 'FF_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[2][2]' (FDRE) to 'FF_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[3][0]' (FDRE) to 'FF_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[3][1]' (FDRE) to 'FF_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[3][2]' (FDRE) to 'FF_reg[3][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[4][0]' (FDRE) to 'FF_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[4][1]' (FDRE) to 'FF_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[4][2]' (FDRE) to 'FF_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[4][3]' (FDRE) to 'FF_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[3][3]' (FDRE) to 'FF_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[5][0]' (FDRE) to 'FF_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[5][1]' (FDRE) to 'FF_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[5][2]' (FDRE) to 'FF_reg[5][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[5][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[6][0]' (FDRE) to 'FF_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[6][1]' (FDRE) to 'FF_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[6][2]' (FDRE) to 'FF_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[6][3]' (FDRE) to 'FF_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[5][3]' (FDRE) to 'FF_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[7][0]' (FDRE) to 'FF_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[7][1]' (FDRE) to 'FF_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[7][2]' (FDRE) to 'FF_reg[7][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[7][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[8][0]' (FDRE) to 'FF_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[8][1]' (FDRE) to 'FF_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[8][2]' (FDRE) to 'FF_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[8][3]' (FDRE) to 'FF_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[7][3]' (FDRE) to 'FF_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[9][0]' (FDRE) to 'FF_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[9][1]' (FDRE) to 'FF_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[9][2]' (FDRE) to 'FF_reg[9][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[9][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[10][0]' (FDRE) to 'FF_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[10][1]' (FDRE) to 'FF_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[10][2]' (FDRE) to 'FF_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[10][3]' (FDRE) to 'FF_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[9][3]' (FDRE) to 'FF_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[11][0]' (FDRE) to 'FF_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[11][1]' (FDRE) to 'FF_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[11][2]' (FDRE) to 'FF_reg[11][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[11][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[12][0]' (FDRE) to 'FF_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[12][1]' (FDRE) to 'FF_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[12][2]' (FDRE) to 'FF_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[12][3]' (FDRE) to 'FF_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[11][3]' (FDRE) to 'FF_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[13][0]' (FDRE) to 'FF_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[13][1]' (FDRE) to 'FF_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[13][2]' (FDRE) to 'FF_reg[13][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[13][3] )
INFO: [Synth 8-3886] merging instance 'FF_reg[14][0]' (FDRE) to 'FF_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[14][1]' (FDRE) to 'FF_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[14][2]' (FDRE) to 'FF_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[14][3]' (FDRE) to 'FF_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[13][3]' (FDRE) to 'FF_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'FF_reg[15][0]' (FDRE) to 'FF_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[15][1]' (FDRE) to 'FF_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'FF_reg[15][2]' (FDRE) to 'FF_reg[15][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FF_reg[15][3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[3] with 1st driver pin 'FF_reg[0][3]/Q' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:73]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[3] with 2nd driver pin 'X[3]' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[2] with 1st driver pin 'FF_reg[0][2]/Q' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:73]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[2] with 2nd driver pin 'X[2]' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[1] with 1st driver pin 'FF_reg[0][1]/Q' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:73]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[1] with 2nd driver pin 'X[1]' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[0] with 1st driver pin 'FF_reg[0][0]/Q' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:73]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin X[0] with 2nd driver pin 'X[0]' [D:/general/University/VHDL/filter/filter.srcs/sources_1/new/main.vhd:34]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.828 ; gain = 1019.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.828 ; gain = 1032.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/general/University/VHDL/filter/filter.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 20:00:30 2025...
