@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\median_filter.vhd":72:8:72:9|Found inferred clock Median_Filter|PCLK which controls 38 sequential elements including filtered_value[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
