var group__CM3__nvic__isrprototypes__STM32L0 =
[
    [ "adc_comp_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga6c11cc2251708310d5a0f7a96d90dfe1", null ],
    [ "dma1_channel1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gacc34fa263a599cb6855e72fc9eedd603", null ],
    [ "dma1_channel2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad0d2bce0ba4ae1e21da16925e446fe81", null ],
    [ "dma1_channel4_5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac3d49dfd1159f5d7bcc167d420b4080c", null ],
    [ "exti0_1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac0487a510459e4a10f42212cbade2fa4", null ],
    [ "exti2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga5ee69dedc2de74f05b9fd3801c280db4", null ],
    [ "exti4_15_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac995cd87ac031e563b357287559e41cf", null ],
    [ "flash_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaacc77bac085bbca010822b41727b5aa2", null ],
    [ "i2c1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga40f200fbb03f767cc491ec28689489f5", null ],
    [ "i2c2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga4c54673b16c7ee7487da3f9af35cc844", null ],
    [ "lcd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaa6481e9fa068653cf68ebad50d3fad13", null ],
    [ "lptim1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaef2152f6d05ed209c67202c35b83620b", null ],
    [ "lpuart1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aa3fe714b057b80fbacb17f4164218b", null ],
    [ "pvd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga7e6ec4b872ce87d8b15cc5abccd6e7f5", null ],
    [ "rcc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gac23cd003dda54ecdcdeddab64e3bb742", null ],
    [ "reserved1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga58397e7701f0656f61b461dfd42b95cc", null ],
    [ "reserved2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga85ff9f520285638c882ed6f6233b3836", null ],
    [ "reserved3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga88b946af0ccd9bfc7ad957d501109f0d", null ],
    [ "reserved4_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaf82a8f3f8e3bd4e4a13634fdaaf9bb3e", null ],
    [ "reserved5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga1ae6bcd7cac0563525ba78671991a246", null ],
    [ "rtc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aac539d8cd80c163b7d986d10e53ced", null ],
    [ "spi1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad680d21d3e734ad7ce84e5a9dce5af5c", null ],
    [ "spi2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gabe80c6cda580ec6a1e915e9f7e192879", null ],
    [ "tim21_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gadaa95980d3f4d48ae40801a63112f571", null ],
    [ "tim22_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga2fd76553b6a3bda905f4e59c0bca51b2", null ],
    [ "tim2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0aba6ee424f1f97854fe0c95d6f0a0eb", null ],
    [ "tim6_dac_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga38838a5c3b94db4268786eb6e660916d", null ],
    [ "tsc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga625d405a4aee2ad05712abad6f443d66", null ],
    [ "usart1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga01e213db04e2a767f83d6239443bb904", null ],
    [ "usart2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gad68c9c11b13d464642036e930c6f6a8f", null ],
    [ "usb_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga18f62338e4fd609b77bba042aa402fdb", null ],
    [ "wwdg_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gab7d8139ab2eebc9bcb8f912d59b5e6bf", null ]
];