
assignment05_que2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000124c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  0800142c  0800142c  0000242c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080015cc  080015cc  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080015cc  080015cc  000025cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080015d4  080015d4  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015d4  080015d4  000025d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080015d8  080015d8  000025d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080015dc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   000011a0  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005a7  00000000  00000000  0000421e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000120  00000000  00000000  000047c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000be  00000000  00000000  000048e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000184e1  00000000  00000000  000049a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000019a9  00000000  00000000  0001ce87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bdb6  00000000  00000000  0001e830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aa5e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000099c  00000000  00000000  000aa62c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000aafc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007b  00000000  00000000  000aafe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000054 	.word	0x20000054
 80001fc:	00000000 	.word	0x00000000
 8000200:	08001414 	.word	0x08001414

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000058 	.word	0x20000058
 800021c:	08001414 	.word	0x08001414

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80002d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000314 <DelayMs+0x44>)
 80002da:	685b      	ldr	r3, [r3, #4]
 80002dc:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80002de:	4b0e      	ldr	r3, [pc, #56]	@ (8000318 <DelayMs+0x48>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a0e      	ldr	r2, [pc, #56]	@ (800031c <DelayMs+0x4c>)
 80002e4:	fba2 2303 	umull	r2, r3, r2, r3
 80002e8:	099b      	lsrs	r3, r3, #6
 80002ea:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	fb02 f303 	mul.w	r3, r2, r3
 80002f4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80002f6:	bf00      	nop
 80002f8:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <DelayMs+0x44>)
 80002fa:	685a      	ldr	r2, [r3, #4]
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	1ad2      	subs	r2, r2, r3
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	429a      	cmp	r2, r3
 8000304:	d3f8      	bcc.n	80002f8 <DelayMs+0x28>
}
 8000306:	bf00      	nop
 8000308:	bf00      	nop
 800030a:	3714      	adds	r7, #20
 800030c:	46bd      	mov	sp, r7
 800030e:	bc80      	pop	{r7}
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e0001000 	.word	0xe0001000
 8000318:	20000000 	.word	0x20000000
 800031c:	10624dd3 	.word	0x10624dd3

08000320 <LedInit>:
 */


#include "led.h"

void LedInit(uint32_t pin) {
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	// enable GPIOD clock -- RCC AHB1ENR[GPIO_CLKEN] = 1
	RCC->AHB1ENR |= BV(GPIO_LED_CLKEN);
 8000328:	4b28      	ldr	r3, [pc, #160]	@ (80003cc <LedInit+0xac>)
 800032a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800032c:	4a27      	ldr	r2, [pc, #156]	@ (80003cc <LedInit+0xac>)
 800032e:	f043 0308 	orr.w	r3, r3, #8
 8000332:	6313      	str	r3, [r2, #48]	@ 0x30
	// config GPIOD.pin as output -- MODER[2*pin+1:2*pin] - 01
	GPIO_LED->MODER &= ~BV(pin*2+1);
 8000334:	4b26      	ldr	r3, [pc, #152]	@ (80003d0 <LedInit+0xb0>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	687a      	ldr	r2, [r7, #4]
 800033a:	0052      	lsls	r2, r2, #1
 800033c:	3201      	adds	r2, #1
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f202 	lsl.w	r2, r1, r2
 8000344:	43d2      	mvns	r2, r2
 8000346:	4611      	mov	r1, r2
 8000348:	4a21      	ldr	r2, [pc, #132]	@ (80003d0 <LedInit+0xb0>)
 800034a:	400b      	ands	r3, r1
 800034c:	6013      	str	r3, [r2, #0]
	GPIO_LED->MODER |= BV(pin*2);
 800034e:	4b20      	ldr	r3, [pc, #128]	@ (80003d0 <LedInit+0xb0>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	0052      	lsls	r2, r2, #1
 8000356:	2101      	movs	r1, #1
 8000358:	fa01 f202 	lsl.w	r2, r1, r2
 800035c:	4611      	mov	r1, r2
 800035e:	4a1c      	ldr	r2, [pc, #112]	@ (80003d0 <LedInit+0xb0>)
 8000360:	430b      	orrs	r3, r1
 8000362:	6013      	str	r3, [r2, #0]
	// config GPIOD.pin as pushpull -- OTYPER[pin] - 0
	GPIO_LED->OTYPER &= ~BV(pin);
 8000364:	4b1a      	ldr	r3, [pc, #104]	@ (80003d0 <LedInit+0xb0>)
 8000366:	685b      	ldr	r3, [r3, #4]
 8000368:	2101      	movs	r1, #1
 800036a:	687a      	ldr	r2, [r7, #4]
 800036c:	fa01 f202 	lsl.w	r2, r1, r2
 8000370:	43d2      	mvns	r2, r2
 8000372:	4611      	mov	r1, r2
 8000374:	4a16      	ldr	r2, [pc, #88]	@ (80003d0 <LedInit+0xb0>)
 8000376:	400b      	ands	r3, r1
 8000378:	6053      	str	r3, [r2, #4]
	// config GPIOD.pin as low-speed -- OSPEEDR[2*pin+1:2*pin] - 00
	GPIO_LED->OSPEEDR &= ~(BV(pin*2+1) | BV(pin*2));
 800037a:	4b15      	ldr	r3, [pc, #84]	@ (80003d0 <LedInit+0xb0>)
 800037c:	689b      	ldr	r3, [r3, #8]
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	0052      	lsls	r2, r2, #1
 8000382:	3201      	adds	r2, #1
 8000384:	2101      	movs	r1, #1
 8000386:	4091      	lsls	r1, r2
 8000388:	687a      	ldr	r2, [r7, #4]
 800038a:	0052      	lsls	r2, r2, #1
 800038c:	2001      	movs	r0, #1
 800038e:	fa00 f202 	lsl.w	r2, r0, r2
 8000392:	430a      	orrs	r2, r1
 8000394:	43d2      	mvns	r2, r2
 8000396:	4611      	mov	r1, r2
 8000398:	4a0d      	ldr	r2, [pc, #52]	@ (80003d0 <LedInit+0xb0>)
 800039a:	400b      	ands	r3, r1
 800039c:	6093      	str	r3, [r2, #8]
	// config GPIOD.pin with no pullup & pulldown resistor PUPDR[2*pin+1:2*pin] -- 00
	GPIO_LED->PUPDR &= ~(BV(pin*2+1) | BV(pin*2));
 800039e:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <LedInit+0xb0>)
 80003a0:	68db      	ldr	r3, [r3, #12]
 80003a2:	687a      	ldr	r2, [r7, #4]
 80003a4:	0052      	lsls	r2, r2, #1
 80003a6:	3201      	adds	r2, #1
 80003a8:	2101      	movs	r1, #1
 80003aa:	4091      	lsls	r1, r2
 80003ac:	687a      	ldr	r2, [r7, #4]
 80003ae:	0052      	lsls	r2, r2, #1
 80003b0:	2001      	movs	r0, #1
 80003b2:	fa00 f202 	lsl.w	r2, r0, r2
 80003b6:	430a      	orrs	r2, r1
 80003b8:	43d2      	mvns	r2, r2
 80003ba:	4611      	mov	r1, r2
 80003bc:	4a04      	ldr	r2, [pc, #16]	@ (80003d0 <LedInit+0xb0>)
 80003be:	400b      	ands	r3, r1
 80003c0:	60d3      	str	r3, [r2, #12]
}
 80003c2:	bf00      	nop
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr
 80003cc:	40023800 	.word	0x40023800
 80003d0:	40020c00 	.word	0x40020c00

080003d4 <LedOn>:

void LedOn(uint32_t pin) {
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
	// GPIOD.pin -- ODR[pin] = 1
	GPIO_LED->ODR |= BV(pin);
 80003dc:	4b07      	ldr	r3, [pc, #28]	@ (80003fc <LedOn+0x28>)
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	2101      	movs	r1, #1
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	fa01 f202 	lsl.w	r2, r1, r2
 80003e8:	4611      	mov	r1, r2
 80003ea:	4a04      	ldr	r2, [pc, #16]	@ (80003fc <LedOn+0x28>)
 80003ec:	430b      	orrs	r3, r1
 80003ee:	6153      	str	r3, [r2, #20]

}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40020c00 	.word	0x40020c00

08000400 <LedOff>:

void LedOff(uint32_t pin) {
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	// GPIOD.pin -- ODR[pin] = 0
	GPIO_LED->ODR &= ~BV(pin);
 8000408:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <LedOff+0x28>)
 800040a:	695b      	ldr	r3, [r3, #20]
 800040c:	2101      	movs	r1, #1
 800040e:	687a      	ldr	r2, [r7, #4]
 8000410:	fa01 f202 	lsl.w	r2, r1, r2
 8000414:	43d2      	mvns	r2, r2
 8000416:	4611      	mov	r1, r2
 8000418:	4a03      	ldr	r2, [pc, #12]	@ (8000428 <LedOff+0x28>)
 800041a:	400b      	ands	r3, r1
 800041c:	6153      	str	r3, [r2, #20]
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	40020c00 	.word	0x40020c00

0800042c <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delayMs) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 8000436:	6878      	ldr	r0, [r7, #4]
 8000438:	f7ff ffcc 	bl	80003d4 <LedOn>
	DelayMs(delayMs);
 800043c:	6838      	ldr	r0, [r7, #0]
 800043e:	f7ff ff47 	bl	80002d0 <DelayMs>
	LedOff(pin);
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	f7ff ffdc 	bl	8000400 <LedOff>
}
 8000448:	bf00      	nop
 800044a:	3708      	adds	r7, #8
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b08a      	sub	sp, #40	@ 0x28
 8000454:	af00      	add	r7, sp, #0
	SystemInit();
 8000456:	f000 f88d 	bl	8000574 <SystemInit>
	char str[32];
	int choice;
	UartInit(9600);
 800045a:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800045e:	f000 f8bf 	bl	80005e0 <UartInit>
	LedInit(LED_RED_PIN);
 8000462:	200e      	movs	r0, #14
 8000464:	f7ff ff5c 	bl	8000320 <LedInit>
	LedInit(LED_BLUE_PIN);
 8000468:	200f      	movs	r0, #15
 800046a:	f7ff ff59 	bl	8000320 <LedInit>
	LedInit(LED_ORANGE_PIN);
 800046e:	200d      	movs	r0, #13
 8000470:	f7ff ff56 	bl	8000320 <LedInit>
	LedInit(LED_GREEN_PIN);
 8000474:	200c      	movs	r0, #12
 8000476:	f7ff ff53 	bl	8000320 <LedInit>
	UartPuts("ENTER WHICH LED YOU WANT TO GLOW \r\n");
 800047a:	4820      	ldr	r0, [pc, #128]	@ (80004fc <main+0xac>)
 800047c:	f000 f92a 	bl	80006d4 <UartPuts>
	UartPuts("1. RED LED ON \r\n 2. BLUE LED ON \r\n 3. ORANGE LED ON \r\n 4. GREENLED ON \r\n");
 8000480:	481f      	ldr	r0, [pc, #124]	@ (8000500 <main+0xb0>)
 8000482:	f000 f927 	bl	80006d4 <UartPuts>
	while(1)
	{

		UartGets(str);
 8000486:	f107 0308 	add.w	r3, r7, #8
 800048a:	4618      	mov	r0, r3
 800048c:	f000 f954 	bl	8000738 <UartGets>
		sscanf(str,"%d",&choice);
 8000490:	1d3a      	adds	r2, r7, #4
 8000492:	f107 0308 	add.w	r3, r7, #8
 8000496:	491b      	ldr	r1, [pc, #108]	@ (8000504 <main+0xb4>)
 8000498:	4618      	mov	r0, r3
 800049a:	f000 f99d 	bl	80007d8 <siscanf>
		UartPuts(str);
 800049e:	f107 0308 	add.w	r3, r7, #8
 80004a2:	4618      	mov	r0, r3
 80004a4:	f000 f916 	bl	80006d4 <UartPuts>
		switch(choice)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	3b01      	subs	r3, #1
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d81f      	bhi.n	80004f0 <main+0xa0>
 80004b0:	a201      	add	r2, pc, #4	@ (adr r2, 80004b8 <main+0x68>)
 80004b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b6:	bf00      	nop
 80004b8:	080004c9 	.word	0x080004c9
 80004bc:	080004d3 	.word	0x080004d3
 80004c0:	080004dd 	.word	0x080004dd
 80004c4:	080004e7 	.word	0x080004e7
		{
		case 1 : LedBlink(LED_RED_PIN,100);
 80004c8:	2164      	movs	r1, #100	@ 0x64
 80004ca:	200e      	movs	r0, #14
 80004cc:	f7ff ffae 	bl	800042c <LedBlink>
		         break;
 80004d0:	e00e      	b.n	80004f0 <main+0xa0>
		case 2 : LedBlink(LED_BLUE_PIN,100);
 80004d2:	2164      	movs	r1, #100	@ 0x64
 80004d4:	200f      	movs	r0, #15
 80004d6:	f7ff ffa9 	bl	800042c <LedBlink>
                 break;
 80004da:	e009      	b.n	80004f0 <main+0xa0>
		case 3 : LedBlink(LED_ORANGE_PIN,100) ;
 80004dc:	2164      	movs	r1, #100	@ 0x64
 80004de:	200d      	movs	r0, #13
 80004e0:	f7ff ffa4 	bl	800042c <LedBlink>
		         break;
 80004e4:	e004      	b.n	80004f0 <main+0xa0>
		case 4 : LedBlink(LED_GREEN_PIN,100) ;
 80004e6:	2164      	movs	r1, #100	@ 0x64
 80004e8:	200c      	movs	r0, #12
 80004ea:	f7ff ff9f 	bl	800042c <LedBlink>
		         break;
 80004ee:	bf00      	nop
		}
		UartPuts(str);
 80004f0:	f107 0308 	add.w	r3, r7, #8
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 f8ed 	bl	80006d4 <UartPuts>
		UartGets(str);
 80004fa:	e7c4      	b.n	8000486 <main+0x36>
 80004fc:	0800142c 	.word	0x0800142c
 8000500:	08001450 	.word	0x08001450
 8000504:	0800149c 	.word	0x0800149c

08000508 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000510:	4a14      	ldr	r2, [pc, #80]	@ (8000564 <_sbrk+0x5c>)
 8000512:	4b15      	ldr	r3, [pc, #84]	@ (8000568 <_sbrk+0x60>)
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800051c:	4b13      	ldr	r3, [pc, #76]	@ (800056c <_sbrk+0x64>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d102      	bne.n	800052a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000524:	4b11      	ldr	r3, [pc, #68]	@ (800056c <_sbrk+0x64>)
 8000526:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <_sbrk+0x68>)
 8000528:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800052a:	4b10      	ldr	r3, [pc, #64]	@ (800056c <_sbrk+0x64>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	693a      	ldr	r2, [r7, #16]
 8000534:	429a      	cmp	r2, r3
 8000536:	d207      	bcs.n	8000548 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000538:	f000 f97a 	bl	8000830 <__errno>
 800053c:	4603      	mov	r3, r0
 800053e:	220c      	movs	r2, #12
 8000540:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000542:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000546:	e009      	b.n	800055c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000548:	4b08      	ldr	r3, [pc, #32]	@ (800056c <_sbrk+0x64>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800054e:	4b07      	ldr	r3, [pc, #28]	@ (800056c <_sbrk+0x64>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	4a05      	ldr	r2, [pc, #20]	@ (800056c <_sbrk+0x64>)
 8000558:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800055a:	68fb      	ldr	r3, [r7, #12]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20020000 	.word	0x20020000
 8000568:	00000400 	.word	0x00000400
 800056c:	20000070 	.word	0x20000070
 8000570:	200001c0 	.word	0x200001c0

08000574 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  DWT_Init();
 8000578:	f000 f802 	bl	8000580 <DWT_Init>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000584:	4b14      	ldr	r3, [pc, #80]	@ (80005d8 <DWT_Init+0x58>)
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	4a13      	ldr	r2, [pc, #76]	@ (80005d8 <DWT_Init+0x58>)
 800058a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800058e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000590:	4b11      	ldr	r3, [pc, #68]	@ (80005d8 <DWT_Init+0x58>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	4a10      	ldr	r2, [pc, #64]	@ (80005d8 <DWT_Init+0x58>)
 8000596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800059a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800059c:	4b0f      	ldr	r3, [pc, #60]	@ (80005dc <DWT_Init+0x5c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a0e      	ldr	r2, [pc, #56]	@ (80005dc <DWT_Init+0x5c>)
 80005a2:	f023 0301 	bic.w	r3, r3, #1
 80005a6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80005a8:	4b0c      	ldr	r3, [pc, #48]	@ (80005dc <DWT_Init+0x5c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a0b      	ldr	r2, [pc, #44]	@ (80005dc <DWT_Init+0x5c>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80005b4:	4b09      	ldr	r3, [pc, #36]	@ (80005dc <DWT_Init+0x5c>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80005ba:	bf00      	nop
    __ASM volatile ("NOP");
 80005bc:	bf00      	nop
    __ASM volatile ("NOP");
 80005be:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <DWT_Init+0x5c>)
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	bf0c      	ite	eq
 80005c8:	2301      	moveq	r3, #1
 80005ca:	2300      	movne	r3, #0
 80005cc:	b2db      	uxtb	r3, r3
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000edf0 	.word	0xe000edf0
 80005dc:	e0001000 	.word	0xe0001000

080005e0 <UartInit>:
 */


#include "uart.h"

void UartInit(uint32_t baud) {
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	// enable gpio clock -- AHB1ENR.0
	RCC->AHB1ENR |= BV(GPIO_UART_CLKEN);
 80005e8:	4b2b      	ldr	r3, [pc, #172]	@ (8000698 <UartInit+0xb8>)
 80005ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ec:	4a2a      	ldr	r2, [pc, #168]	@ (8000698 <UartInit+0xb8>)
 80005ee:	f043 0301 	orr.w	r3, r3, #1
 80005f2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pins to alt fn 7 (AF7) -- AFRL = 0111
	GPIO_UART->AFR[0] |= BV(14) | BV(13) | BV(12) | BV(10) | BV(9) | BV(8);
 80005f4:	4b29      	ldr	r3, [pc, #164]	@ (800069c <UartInit+0xbc>)
 80005f6:	6a1b      	ldr	r3, [r3, #32]
 80005f8:	4a28      	ldr	r2, [pc, #160]	@ (800069c <UartInit+0xbc>)
 80005fa:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80005fe:	6213      	str	r3, [r2, #32]
	GPIO_UART->AFR[0] &= ~(BV(15) | BV(11));
 8000600:	4b26      	ldr	r3, [pc, #152]	@ (800069c <UartInit+0xbc>)
 8000602:	6a1b      	ldr	r3, [r3, #32]
 8000604:	4a25      	ldr	r2, [pc, #148]	@ (800069c <UartInit+0xbc>)
 8000606:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 800060a:	6213      	str	r3, [r2, #32]
	// set gpio pins mode to alt fn	-- MODER = 10
	GPIO_UART->MODER &= ~(BV(UART_TX_PIN*2) | BV(UART_RX_PIN*2));
 800060c:	4b23      	ldr	r3, [pc, #140]	@ (800069c <UartInit+0xbc>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a22      	ldr	r2, [pc, #136]	@ (800069c <UartInit+0xbc>)
 8000612:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000616:	6013      	str	r3, [r2, #0]
	GPIO_UART->MODER |= (BV(UART_TX_PIN*2+1) | BV(UART_RX_PIN*2+1));
 8000618:	4b20      	ldr	r3, [pc, #128]	@ (800069c <UartInit+0xbc>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <UartInit+0xbc>)
 800061e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000622:	6013      	str	r3, [r2, #0]

	// enable uart clock -- APB1ENR.17
	RCC->APB1ENR |= BV(UART_CLKEN);
 8000624:	4b1c      	ldr	r3, [pc, #112]	@ (8000698 <UartInit+0xb8>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000628:	4a1b      	ldr	r2, [pc, #108]	@ (8000698 <UartInit+0xb8>)
 800062a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800062e:	6413      	str	r3, [r2, #64]	@ 0x40
	// enable transmission and reception on uart
	UART->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000630:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <UartInit+0xc0>)
 8000632:	220c      	movs	r2, #12
 8000634:	60da      	str	r2, [r3, #12]
	// set word length in CR1 -- M bit = 8-bit data len, Over8 = 0
	UART->CR1 &= ~(BV(USART_CR1_M_Pos) | BV(USART_CR1_OVER8_Pos));
 8000636:	4b1a      	ldr	r3, [pc, #104]	@ (80006a0 <UartInit+0xc0>)
 8000638:	68db      	ldr	r3, [r3, #12]
 800063a:	4a19      	ldr	r2, [pc, #100]	@ (80006a0 <UartInit+0xc0>)
 800063c:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 8000640:	60d3      	str	r3, [r2, #12]
	// set stop bits in CR2 -- 1 stop bit
	UART->CR2 &= ~(USART_CR2_STOP_0 | USART_CR2_STOP_1);
 8000642:	4b17      	ldr	r3, [pc, #92]	@ (80006a0 <UartInit+0xc0>)
 8000644:	691b      	ldr	r3, [r3, #16]
 8000646:	4a16      	ldr	r2, [pc, #88]	@ (80006a0 <UartInit+0xc0>)
 8000648:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800064c:	6113      	str	r3, [r2, #16]
	// set baud rate -- UBRR
	if(baud == 9600)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000654:	d104      	bne.n	8000660 <UartInit+0x80>
		UART->BRR = UBRR_9600;
 8000656:	4b12      	ldr	r3, [pc, #72]	@ (80006a0 <UartInit+0xc0>)
 8000658:	f240 6283 	movw	r2, #1667	@ 0x683
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	e00f      	b.n	8000680 <UartInit+0xa0>
	else if(baud == 38400)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000666:	d104      	bne.n	8000672 <UartInit+0x92>
		UART->BRR = UBRR_38400;
 8000668:	4b0d      	ldr	r3, [pc, #52]	@ (80006a0 <UartInit+0xc0>)
 800066a:	f240 12a1 	movw	r2, #417	@ 0x1a1
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	e006      	b.n	8000680 <UartInit+0xa0>
	else if(baud == 115200)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000678:	d102      	bne.n	8000680 <UartInit+0xa0>
			UART->BRR = UBRR_115200;
 800067a:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <UartInit+0xc0>)
 800067c:	228b      	movs	r2, #139	@ 0x8b
 800067e:	609a      	str	r2, [r3, #8]
	// enable uart in CR1 -- UE bit
        UART->CR1 |= BV(USART_CR1_UE_Pos);
 8000680:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <UartInit+0xc0>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	4a06      	ldr	r2, [pc, #24]	@ (80006a0 <UartInit+0xc0>)
 8000686:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800068a:	60d3      	str	r3, [r2, #12]
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40020000 	.word	0x40020000
 80006a0:	40004400 	.word	0x40004400

080006a4 <UartPutch>:

void UartPutch(uint8_t ch) {
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	// write a byte in data register
	UART->DR = ch;
 80006ae:	4a08      	ldr	r2, [pc, #32]	@ (80006d0 <UartPutch+0x2c>)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	6053      	str	r3, [r2, #4]
	// wait until TXE bit is 1 i.e. while TXE = 0
	while( (UART->SR & BV(USART_SR_TXE_Pos)) == 0)
 80006b4:	bf00      	nop
 80006b6:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <UartPutch+0x2c>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d0f9      	beq.n	80006b6 <UartPutch+0x12>
		;
}
 80006c2:	bf00      	nop
 80006c4:	bf00      	nop
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40004400 	.word	0x40004400

080006d4 <UartPuts>:

void UartPuts(char str[]) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	for(int i=0; str[i]!='\0'; i++)
 80006dc:	2300      	movs	r3, #0
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	e009      	b.n	80006f6 <UartPuts+0x22>
		UartPutch((uint8_t)str[i]);
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffda 	bl	80006a4 <UartPutch>
	for(int i=0; str[i]!='\0'; i++)
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3301      	adds	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	4413      	add	r3, r2
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d1ef      	bne.n	80006e2 <UartPuts+0xe>
}
 8000702:	bf00      	nop
 8000704:	bf00      	nop
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <UartGetch>:

uint8_t UartGetch(void) {
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
	// wait until next char is received
	while((UART->SR & BV(USART_SR_RXNE_Pos)) == 0)
 8000712:	bf00      	nop
 8000714:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <UartGetch+0x28>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f003 0320 	and.w	r3, r3, #32
 800071c:	2b00      	cmp	r3, #0
 800071e:	d0f9      	beq.n	8000714 <UartGetch+0x8>
		;
	// read next char and return
	uint8_t ch = UART->DR;
 8000720:	4b04      	ldr	r3, [pc, #16]	@ (8000734 <UartGetch+0x28>)
 8000722:	685b      	ldr	r3, [r3, #4]
 8000724:	71fb      	strb	r3, [r7, #7]
	return ch;
 8000726:	79fb      	ldrb	r3, [r7, #7]
}
 8000728:	4618      	mov	r0, r3
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40004400 	.word	0x40004400

08000738 <UartGets>:

void UartGets(char str[]) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
	char ch;
	int i = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	60fb      	str	r3, [r7, #12]
	do {
		ch = UartGetch();
 8000744:	f7ff ffe2 	bl	800070c <UartGetch>
 8000748:	4603      	mov	r3, r0
 800074a:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	4413      	add	r3, r2
 8000752:	7afa      	ldrb	r2, [r7, #11]
 8000754:	701a      	strb	r2, [r3, #0]
		i++;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	3301      	adds	r3, #1
 800075a:	60fb      	str	r3, [r7, #12]
	}while(ch != '\r');
 800075c:	7afb      	ldrb	r3, [r7, #11]
 800075e:	2b0d      	cmp	r3, #13
 8000760:	d1f0      	bne.n	8000744 <UartGets+0xc>
	str[i++] = '\n';
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	1c5a      	adds	r2, r3, #1
 8000766:	60fa      	str	r2, [r7, #12]
 8000768:	461a      	mov	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4413      	add	r3, r2
 800076e:	220a      	movs	r2, #10
 8000770:	701a      	strb	r2, [r3, #0]
	str[i] = '\0';
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	4413      	add	r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000784:	480d      	ldr	r0, [pc, #52]	@ (80007bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000786:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000788:	f7ff fef4 	bl	8000574 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800078c:	480c      	ldr	r0, [pc, #48]	@ (80007c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800078e:	490d      	ldr	r1, [pc, #52]	@ (80007c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000790:	4a0d      	ldr	r2, [pc, #52]	@ (80007c8 <LoopForever+0xe>)
  movs r3, #0
 8000792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000794:	e002      	b.n	800079c <LoopCopyDataInit>

08000796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079a:	3304      	adds	r3, #4

0800079c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800079c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800079e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a0:	d3f9      	bcc.n	8000796 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a2:	4a0a      	ldr	r2, [pc, #40]	@ (80007cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a4:	4c0a      	ldr	r4, [pc, #40]	@ (80007d0 <LoopForever+0x16>)
  movs r3, #0
 80007a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a8:	e001      	b.n	80007ae <LoopFillZerobss>

080007aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007ac:	3204      	adds	r2, #4

080007ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b0:	d3fb      	bcc.n	80007aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007b2:	f000 f843 	bl	800083c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007b6:	f7ff fe4b 	bl	8000450 <main>

080007ba <LoopForever>:

LoopForever:
  b LoopForever
 80007ba:	e7fe      	b.n	80007ba <LoopForever>
  ldr   r0, =_estack
 80007bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c4:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80007c8:	080015dc 	.word	0x080015dc
  ldr r2, =_sbss
 80007cc:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80007d0:	200001bc 	.word	0x200001bc

080007d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d4:	e7fe      	b.n	80007d4 <ADC1_2_IRQHandler>
	...

080007d8 <siscanf>:
 80007d8:	b40e      	push	{r1, r2, r3}
 80007da:	b530      	push	{r4, r5, lr}
 80007dc:	b09c      	sub	sp, #112	@ 0x70
 80007de:	ac1f      	add	r4, sp, #124	@ 0x7c
 80007e0:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80007e4:	f854 5b04 	ldr.w	r5, [r4], #4
 80007e8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80007ec:	9002      	str	r0, [sp, #8]
 80007ee:	9006      	str	r0, [sp, #24]
 80007f0:	f7ff fd16 	bl	8000220 <strlen>
 80007f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <siscanf+0x4c>)
 80007f6:	9003      	str	r0, [sp, #12]
 80007f8:	9007      	str	r0, [sp, #28]
 80007fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80007fc:	480a      	ldr	r0, [pc, #40]	@ (8000828 <siscanf+0x50>)
 80007fe:	9401      	str	r4, [sp, #4]
 8000800:	2300      	movs	r3, #0
 8000802:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000804:	9314      	str	r3, [sp, #80]	@ 0x50
 8000806:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800080a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800080e:	462a      	mov	r2, r5
 8000810:	4623      	mov	r3, r4
 8000812:	a902      	add	r1, sp, #8
 8000814:	6800      	ldr	r0, [r0, #0]
 8000816:	f000 f987 	bl	8000b28 <__ssvfiscanf_r>
 800081a:	b01c      	add	sp, #112	@ 0x70
 800081c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000820:	b003      	add	sp, #12
 8000822:	4770      	bx	lr
 8000824:	0800082d 	.word	0x0800082d
 8000828:	20000004 	.word	0x20000004

0800082c <__seofread>:
 800082c:	2000      	movs	r0, #0
 800082e:	4770      	bx	lr

08000830 <__errno>:
 8000830:	4b01      	ldr	r3, [pc, #4]	@ (8000838 <__errno+0x8>)
 8000832:	6818      	ldr	r0, [r3, #0]
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	20000004 	.word	0x20000004

0800083c <__libc_init_array>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	4d0d      	ldr	r5, [pc, #52]	@ (8000874 <__libc_init_array+0x38>)
 8000840:	4c0d      	ldr	r4, [pc, #52]	@ (8000878 <__libc_init_array+0x3c>)
 8000842:	1b64      	subs	r4, r4, r5
 8000844:	10a4      	asrs	r4, r4, #2
 8000846:	2600      	movs	r6, #0
 8000848:	42a6      	cmp	r6, r4
 800084a:	d109      	bne.n	8000860 <__libc_init_array+0x24>
 800084c:	4d0b      	ldr	r5, [pc, #44]	@ (800087c <__libc_init_array+0x40>)
 800084e:	4c0c      	ldr	r4, [pc, #48]	@ (8000880 <__libc_init_array+0x44>)
 8000850:	f000 fde0 	bl	8001414 <_init>
 8000854:	1b64      	subs	r4, r4, r5
 8000856:	10a4      	asrs	r4, r4, #2
 8000858:	2600      	movs	r6, #0
 800085a:	42a6      	cmp	r6, r4
 800085c:	d105      	bne.n	800086a <__libc_init_array+0x2e>
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f855 3b04 	ldr.w	r3, [r5], #4
 8000864:	4798      	blx	r3
 8000866:	3601      	adds	r6, #1
 8000868:	e7ee      	b.n	8000848 <__libc_init_array+0xc>
 800086a:	f855 3b04 	ldr.w	r3, [r5], #4
 800086e:	4798      	blx	r3
 8000870:	3601      	adds	r6, #1
 8000872:	e7f2      	b.n	800085a <__libc_init_array+0x1e>
 8000874:	080015d4 	.word	0x080015d4
 8000878:	080015d4 	.word	0x080015d4
 800087c:	080015d4 	.word	0x080015d4
 8000880:	080015d8 	.word	0x080015d8

08000884 <__retarget_lock_acquire_recursive>:
 8000884:	4770      	bx	lr

08000886 <__retarget_lock_release_recursive>:
 8000886:	4770      	bx	lr

08000888 <_free_r>:
 8000888:	b538      	push	{r3, r4, r5, lr}
 800088a:	4605      	mov	r5, r0
 800088c:	2900      	cmp	r1, #0
 800088e:	d041      	beq.n	8000914 <_free_r+0x8c>
 8000890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000894:	1f0c      	subs	r4, r1, #4
 8000896:	2b00      	cmp	r3, #0
 8000898:	bfb8      	it	lt
 800089a:	18e4      	addlt	r4, r4, r3
 800089c:	f000 f8e0 	bl	8000a60 <__malloc_lock>
 80008a0:	4a1d      	ldr	r2, [pc, #116]	@ (8000918 <_free_r+0x90>)
 80008a2:	6813      	ldr	r3, [r2, #0]
 80008a4:	b933      	cbnz	r3, 80008b4 <_free_r+0x2c>
 80008a6:	6063      	str	r3, [r4, #4]
 80008a8:	6014      	str	r4, [r2, #0]
 80008aa:	4628      	mov	r0, r5
 80008ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80008b0:	f000 b8dc 	b.w	8000a6c <__malloc_unlock>
 80008b4:	42a3      	cmp	r3, r4
 80008b6:	d908      	bls.n	80008ca <_free_r+0x42>
 80008b8:	6820      	ldr	r0, [r4, #0]
 80008ba:	1821      	adds	r1, r4, r0
 80008bc:	428b      	cmp	r3, r1
 80008be:	bf01      	itttt	eq
 80008c0:	6819      	ldreq	r1, [r3, #0]
 80008c2:	685b      	ldreq	r3, [r3, #4]
 80008c4:	1809      	addeq	r1, r1, r0
 80008c6:	6021      	streq	r1, [r4, #0]
 80008c8:	e7ed      	b.n	80008a6 <_free_r+0x1e>
 80008ca:	461a      	mov	r2, r3
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	b10b      	cbz	r3, 80008d4 <_free_r+0x4c>
 80008d0:	42a3      	cmp	r3, r4
 80008d2:	d9fa      	bls.n	80008ca <_free_r+0x42>
 80008d4:	6811      	ldr	r1, [r2, #0]
 80008d6:	1850      	adds	r0, r2, r1
 80008d8:	42a0      	cmp	r0, r4
 80008da:	d10b      	bne.n	80008f4 <_free_r+0x6c>
 80008dc:	6820      	ldr	r0, [r4, #0]
 80008de:	4401      	add	r1, r0
 80008e0:	1850      	adds	r0, r2, r1
 80008e2:	4283      	cmp	r3, r0
 80008e4:	6011      	str	r1, [r2, #0]
 80008e6:	d1e0      	bne.n	80008aa <_free_r+0x22>
 80008e8:	6818      	ldr	r0, [r3, #0]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	6053      	str	r3, [r2, #4]
 80008ee:	4408      	add	r0, r1
 80008f0:	6010      	str	r0, [r2, #0]
 80008f2:	e7da      	b.n	80008aa <_free_r+0x22>
 80008f4:	d902      	bls.n	80008fc <_free_r+0x74>
 80008f6:	230c      	movs	r3, #12
 80008f8:	602b      	str	r3, [r5, #0]
 80008fa:	e7d6      	b.n	80008aa <_free_r+0x22>
 80008fc:	6820      	ldr	r0, [r4, #0]
 80008fe:	1821      	adds	r1, r4, r0
 8000900:	428b      	cmp	r3, r1
 8000902:	bf04      	itt	eq
 8000904:	6819      	ldreq	r1, [r3, #0]
 8000906:	685b      	ldreq	r3, [r3, #4]
 8000908:	6063      	str	r3, [r4, #4]
 800090a:	bf04      	itt	eq
 800090c:	1809      	addeq	r1, r1, r0
 800090e:	6021      	streq	r1, [r4, #0]
 8000910:	6054      	str	r4, [r2, #4]
 8000912:	e7ca      	b.n	80008aa <_free_r+0x22>
 8000914:	bd38      	pop	{r3, r4, r5, pc}
 8000916:	bf00      	nop
 8000918:	200001b8 	.word	0x200001b8

0800091c <sbrk_aligned>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	4e0f      	ldr	r6, [pc, #60]	@ (800095c <sbrk_aligned+0x40>)
 8000920:	460c      	mov	r4, r1
 8000922:	6831      	ldr	r1, [r6, #0]
 8000924:	4605      	mov	r5, r0
 8000926:	b911      	cbnz	r1, 800092e <sbrk_aligned+0x12>
 8000928:	f000 fc34 	bl	8001194 <_sbrk_r>
 800092c:	6030      	str	r0, [r6, #0]
 800092e:	4621      	mov	r1, r4
 8000930:	4628      	mov	r0, r5
 8000932:	f000 fc2f 	bl	8001194 <_sbrk_r>
 8000936:	1c43      	adds	r3, r0, #1
 8000938:	d103      	bne.n	8000942 <sbrk_aligned+0x26>
 800093a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800093e:	4620      	mov	r0, r4
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	1cc4      	adds	r4, r0, #3
 8000944:	f024 0403 	bic.w	r4, r4, #3
 8000948:	42a0      	cmp	r0, r4
 800094a:	d0f8      	beq.n	800093e <sbrk_aligned+0x22>
 800094c:	1a21      	subs	r1, r4, r0
 800094e:	4628      	mov	r0, r5
 8000950:	f000 fc20 	bl	8001194 <_sbrk_r>
 8000954:	3001      	adds	r0, #1
 8000956:	d1f2      	bne.n	800093e <sbrk_aligned+0x22>
 8000958:	e7ef      	b.n	800093a <sbrk_aligned+0x1e>
 800095a:	bf00      	nop
 800095c:	200001b4 	.word	0x200001b4

08000960 <_malloc_r>:
 8000960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000964:	1ccd      	adds	r5, r1, #3
 8000966:	f025 0503 	bic.w	r5, r5, #3
 800096a:	3508      	adds	r5, #8
 800096c:	2d0c      	cmp	r5, #12
 800096e:	bf38      	it	cc
 8000970:	250c      	movcc	r5, #12
 8000972:	2d00      	cmp	r5, #0
 8000974:	4606      	mov	r6, r0
 8000976:	db01      	blt.n	800097c <_malloc_r+0x1c>
 8000978:	42a9      	cmp	r1, r5
 800097a:	d904      	bls.n	8000986 <_malloc_r+0x26>
 800097c:	230c      	movs	r3, #12
 800097e:	6033      	str	r3, [r6, #0]
 8000980:	2000      	movs	r0, #0
 8000982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000a5c <_malloc_r+0xfc>
 800098a:	f000 f869 	bl	8000a60 <__malloc_lock>
 800098e:	f8d8 3000 	ldr.w	r3, [r8]
 8000992:	461c      	mov	r4, r3
 8000994:	bb44      	cbnz	r4, 80009e8 <_malloc_r+0x88>
 8000996:	4629      	mov	r1, r5
 8000998:	4630      	mov	r0, r6
 800099a:	f7ff ffbf 	bl	800091c <sbrk_aligned>
 800099e:	1c43      	adds	r3, r0, #1
 80009a0:	4604      	mov	r4, r0
 80009a2:	d158      	bne.n	8000a56 <_malloc_r+0xf6>
 80009a4:	f8d8 4000 	ldr.w	r4, [r8]
 80009a8:	4627      	mov	r7, r4
 80009aa:	2f00      	cmp	r7, #0
 80009ac:	d143      	bne.n	8000a36 <_malloc_r+0xd6>
 80009ae:	2c00      	cmp	r4, #0
 80009b0:	d04b      	beq.n	8000a4a <_malloc_r+0xea>
 80009b2:	6823      	ldr	r3, [r4, #0]
 80009b4:	4639      	mov	r1, r7
 80009b6:	4630      	mov	r0, r6
 80009b8:	eb04 0903 	add.w	r9, r4, r3
 80009bc:	f000 fbea 	bl	8001194 <_sbrk_r>
 80009c0:	4581      	cmp	r9, r0
 80009c2:	d142      	bne.n	8000a4a <_malloc_r+0xea>
 80009c4:	6821      	ldr	r1, [r4, #0]
 80009c6:	1a6d      	subs	r5, r5, r1
 80009c8:	4629      	mov	r1, r5
 80009ca:	4630      	mov	r0, r6
 80009cc:	f7ff ffa6 	bl	800091c <sbrk_aligned>
 80009d0:	3001      	adds	r0, #1
 80009d2:	d03a      	beq.n	8000a4a <_malloc_r+0xea>
 80009d4:	6823      	ldr	r3, [r4, #0]
 80009d6:	442b      	add	r3, r5
 80009d8:	6023      	str	r3, [r4, #0]
 80009da:	f8d8 3000 	ldr.w	r3, [r8]
 80009de:	685a      	ldr	r2, [r3, #4]
 80009e0:	bb62      	cbnz	r2, 8000a3c <_malloc_r+0xdc>
 80009e2:	f8c8 7000 	str.w	r7, [r8]
 80009e6:	e00f      	b.n	8000a08 <_malloc_r+0xa8>
 80009e8:	6822      	ldr	r2, [r4, #0]
 80009ea:	1b52      	subs	r2, r2, r5
 80009ec:	d420      	bmi.n	8000a30 <_malloc_r+0xd0>
 80009ee:	2a0b      	cmp	r2, #11
 80009f0:	d917      	bls.n	8000a22 <_malloc_r+0xc2>
 80009f2:	1961      	adds	r1, r4, r5
 80009f4:	42a3      	cmp	r3, r4
 80009f6:	6025      	str	r5, [r4, #0]
 80009f8:	bf18      	it	ne
 80009fa:	6059      	strne	r1, [r3, #4]
 80009fc:	6863      	ldr	r3, [r4, #4]
 80009fe:	bf08      	it	eq
 8000a00:	f8c8 1000 	streq.w	r1, [r8]
 8000a04:	5162      	str	r2, [r4, r5]
 8000a06:	604b      	str	r3, [r1, #4]
 8000a08:	4630      	mov	r0, r6
 8000a0a:	f000 f82f 	bl	8000a6c <__malloc_unlock>
 8000a0e:	f104 000b 	add.w	r0, r4, #11
 8000a12:	1d23      	adds	r3, r4, #4
 8000a14:	f020 0007 	bic.w	r0, r0, #7
 8000a18:	1ac2      	subs	r2, r0, r3
 8000a1a:	bf1c      	itt	ne
 8000a1c:	1a1b      	subne	r3, r3, r0
 8000a1e:	50a3      	strne	r3, [r4, r2]
 8000a20:	e7af      	b.n	8000982 <_malloc_r+0x22>
 8000a22:	6862      	ldr	r2, [r4, #4]
 8000a24:	42a3      	cmp	r3, r4
 8000a26:	bf0c      	ite	eq
 8000a28:	f8c8 2000 	streq.w	r2, [r8]
 8000a2c:	605a      	strne	r2, [r3, #4]
 8000a2e:	e7eb      	b.n	8000a08 <_malloc_r+0xa8>
 8000a30:	4623      	mov	r3, r4
 8000a32:	6864      	ldr	r4, [r4, #4]
 8000a34:	e7ae      	b.n	8000994 <_malloc_r+0x34>
 8000a36:	463c      	mov	r4, r7
 8000a38:	687f      	ldr	r7, [r7, #4]
 8000a3a:	e7b6      	b.n	80009aa <_malloc_r+0x4a>
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	42a3      	cmp	r3, r4
 8000a42:	d1fb      	bne.n	8000a3c <_malloc_r+0xdc>
 8000a44:	2300      	movs	r3, #0
 8000a46:	6053      	str	r3, [r2, #4]
 8000a48:	e7de      	b.n	8000a08 <_malloc_r+0xa8>
 8000a4a:	230c      	movs	r3, #12
 8000a4c:	6033      	str	r3, [r6, #0]
 8000a4e:	4630      	mov	r0, r6
 8000a50:	f000 f80c 	bl	8000a6c <__malloc_unlock>
 8000a54:	e794      	b.n	8000980 <_malloc_r+0x20>
 8000a56:	6005      	str	r5, [r0, #0]
 8000a58:	e7d6      	b.n	8000a08 <_malloc_r+0xa8>
 8000a5a:	bf00      	nop
 8000a5c:	200001b8 	.word	0x200001b8

08000a60 <__malloc_lock>:
 8000a60:	4801      	ldr	r0, [pc, #4]	@ (8000a68 <__malloc_lock+0x8>)
 8000a62:	f7ff bf0f 	b.w	8000884 <__retarget_lock_acquire_recursive>
 8000a66:	bf00      	nop
 8000a68:	200001b0 	.word	0x200001b0

08000a6c <__malloc_unlock>:
 8000a6c:	4801      	ldr	r0, [pc, #4]	@ (8000a74 <__malloc_unlock+0x8>)
 8000a6e:	f7ff bf0a 	b.w	8000886 <__retarget_lock_release_recursive>
 8000a72:	bf00      	nop
 8000a74:	200001b0 	.word	0x200001b0

08000a78 <_sungetc_r>:
 8000a78:	b538      	push	{r3, r4, r5, lr}
 8000a7a:	1c4b      	adds	r3, r1, #1
 8000a7c:	4614      	mov	r4, r2
 8000a7e:	d103      	bne.n	8000a88 <_sungetc_r+0x10>
 8000a80:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8000a84:	4628      	mov	r0, r5
 8000a86:	bd38      	pop	{r3, r4, r5, pc}
 8000a88:	8993      	ldrh	r3, [r2, #12]
 8000a8a:	f023 0320 	bic.w	r3, r3, #32
 8000a8e:	8193      	strh	r3, [r2, #12]
 8000a90:	6853      	ldr	r3, [r2, #4]
 8000a92:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000a94:	b2cd      	uxtb	r5, r1
 8000a96:	b18a      	cbz	r2, 8000abc <_sungetc_r+0x44>
 8000a98:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	dd08      	ble.n	8000ab0 <_sungetc_r+0x38>
 8000a9e:	6823      	ldr	r3, [r4, #0]
 8000aa0:	1e5a      	subs	r2, r3, #1
 8000aa2:	6022      	str	r2, [r4, #0]
 8000aa4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8000aa8:	6863      	ldr	r3, [r4, #4]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	6063      	str	r3, [r4, #4]
 8000aae:	e7e9      	b.n	8000a84 <_sungetc_r+0xc>
 8000ab0:	4621      	mov	r1, r4
 8000ab2:	f000 fb34 	bl	800111e <__submore>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	d0f1      	beq.n	8000a9e <_sungetc_r+0x26>
 8000aba:	e7e1      	b.n	8000a80 <_sungetc_r+0x8>
 8000abc:	6921      	ldr	r1, [r4, #16]
 8000abe:	6822      	ldr	r2, [r4, #0]
 8000ac0:	b141      	cbz	r1, 8000ad4 <_sungetc_r+0x5c>
 8000ac2:	4291      	cmp	r1, r2
 8000ac4:	d206      	bcs.n	8000ad4 <_sungetc_r+0x5c>
 8000ac6:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8000aca:	42a9      	cmp	r1, r5
 8000acc:	d102      	bne.n	8000ad4 <_sungetc_r+0x5c>
 8000ace:	3a01      	subs	r2, #1
 8000ad0:	6022      	str	r2, [r4, #0]
 8000ad2:	e7ea      	b.n	8000aaa <_sungetc_r+0x32>
 8000ad4:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8000ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000adc:	6363      	str	r3, [r4, #52]	@ 0x34
 8000ade:	2303      	movs	r3, #3
 8000ae0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000ae2:	4623      	mov	r3, r4
 8000ae4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8000ae8:	6023      	str	r3, [r4, #0]
 8000aea:	2301      	movs	r3, #1
 8000aec:	e7de      	b.n	8000aac <_sungetc_r+0x34>

08000aee <__ssrefill_r>:
 8000aee:	b510      	push	{r4, lr}
 8000af0:	460c      	mov	r4, r1
 8000af2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8000af4:	b169      	cbz	r1, 8000b12 <__ssrefill_r+0x24>
 8000af6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000afa:	4299      	cmp	r1, r3
 8000afc:	d001      	beq.n	8000b02 <__ssrefill_r+0x14>
 8000afe:	f7ff fec3 	bl	8000888 <_free_r>
 8000b02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b04:	6063      	str	r3, [r4, #4]
 8000b06:	2000      	movs	r0, #0
 8000b08:	6360      	str	r0, [r4, #52]	@ 0x34
 8000b0a:	b113      	cbz	r3, 8000b12 <__ssrefill_r+0x24>
 8000b0c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000b0e:	6023      	str	r3, [r4, #0]
 8000b10:	bd10      	pop	{r4, pc}
 8000b12:	6923      	ldr	r3, [r4, #16]
 8000b14:	6023      	str	r3, [r4, #0]
 8000b16:	2300      	movs	r3, #0
 8000b18:	6063      	str	r3, [r4, #4]
 8000b1a:	89a3      	ldrh	r3, [r4, #12]
 8000b1c:	f043 0320 	orr.w	r3, r3, #32
 8000b20:	81a3      	strh	r3, [r4, #12]
 8000b22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b26:	e7f3      	b.n	8000b10 <__ssrefill_r+0x22>

08000b28 <__ssvfiscanf_r>:
 8000b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b2c:	460c      	mov	r4, r1
 8000b2e:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000b32:	2100      	movs	r1, #0
 8000b34:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8000b38:	49a5      	ldr	r1, [pc, #660]	@ (8000dd0 <__ssvfiscanf_r+0x2a8>)
 8000b3a:	91a0      	str	r1, [sp, #640]	@ 0x280
 8000b3c:	f10d 0804 	add.w	r8, sp, #4
 8000b40:	49a4      	ldr	r1, [pc, #656]	@ (8000dd4 <__ssvfiscanf_r+0x2ac>)
 8000b42:	4fa5      	ldr	r7, [pc, #660]	@ (8000dd8 <__ssvfiscanf_r+0x2b0>)
 8000b44:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8000b48:	4606      	mov	r6, r0
 8000b4a:	91a1      	str	r1, [sp, #644]	@ 0x284
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	7813      	ldrb	r3, [r2, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	f000 8158 	beq.w	8000e06 <__ssvfiscanf_r+0x2de>
 8000b56:	5cf9      	ldrb	r1, [r7, r3]
 8000b58:	f011 0108 	ands.w	r1, r1, #8
 8000b5c:	f102 0501 	add.w	r5, r2, #1
 8000b60:	d019      	beq.n	8000b96 <__ssvfiscanf_r+0x6e>
 8000b62:	6863      	ldr	r3, [r4, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	dd0f      	ble.n	8000b88 <__ssvfiscanf_r+0x60>
 8000b68:	6823      	ldr	r3, [r4, #0]
 8000b6a:	781a      	ldrb	r2, [r3, #0]
 8000b6c:	5cba      	ldrb	r2, [r7, r2]
 8000b6e:	0712      	lsls	r2, r2, #28
 8000b70:	d401      	bmi.n	8000b76 <__ssvfiscanf_r+0x4e>
 8000b72:	462a      	mov	r2, r5
 8000b74:	e7eb      	b.n	8000b4e <__ssvfiscanf_r+0x26>
 8000b76:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000b78:	3201      	adds	r2, #1
 8000b7a:	9245      	str	r2, [sp, #276]	@ 0x114
 8000b7c:	6862      	ldr	r2, [r4, #4]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	3a01      	subs	r2, #1
 8000b82:	6062      	str	r2, [r4, #4]
 8000b84:	6023      	str	r3, [r4, #0]
 8000b86:	e7ec      	b.n	8000b62 <__ssvfiscanf_r+0x3a>
 8000b88:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000b8a:	4621      	mov	r1, r4
 8000b8c:	4630      	mov	r0, r6
 8000b8e:	4798      	blx	r3
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d0e9      	beq.n	8000b68 <__ssvfiscanf_r+0x40>
 8000b94:	e7ed      	b.n	8000b72 <__ssvfiscanf_r+0x4a>
 8000b96:	2b25      	cmp	r3, #37	@ 0x25
 8000b98:	d012      	beq.n	8000bc0 <__ssvfiscanf_r+0x98>
 8000b9a:	4699      	mov	r9, r3
 8000b9c:	6863      	ldr	r3, [r4, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f340 8093 	ble.w	8000cca <__ssvfiscanf_r+0x1a2>
 8000ba4:	6822      	ldr	r2, [r4, #0]
 8000ba6:	7813      	ldrb	r3, [r2, #0]
 8000ba8:	454b      	cmp	r3, r9
 8000baa:	f040 812c 	bne.w	8000e06 <__ssvfiscanf_r+0x2de>
 8000bae:	6863      	ldr	r3, [r4, #4]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	6063      	str	r3, [r4, #4]
 8000bb4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8000bb6:	3201      	adds	r2, #1
 8000bb8:	3301      	adds	r3, #1
 8000bba:	6022      	str	r2, [r4, #0]
 8000bbc:	9345      	str	r3, [sp, #276]	@ 0x114
 8000bbe:	e7d8      	b.n	8000b72 <__ssvfiscanf_r+0x4a>
 8000bc0:	9141      	str	r1, [sp, #260]	@ 0x104
 8000bc2:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000bc4:	7853      	ldrb	r3, [r2, #1]
 8000bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8000bc8:	bf02      	ittt	eq
 8000bca:	2310      	moveq	r3, #16
 8000bcc:	1c95      	addeq	r5, r2, #2
 8000bce:	9341      	streq	r3, [sp, #260]	@ 0x104
 8000bd0:	220a      	movs	r2, #10
 8000bd2:	46a9      	mov	r9, r5
 8000bd4:	f819 1b01 	ldrb.w	r1, [r9], #1
 8000bd8:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8000bdc:	2b09      	cmp	r3, #9
 8000bde:	d91e      	bls.n	8000c1e <__ssvfiscanf_r+0xf6>
 8000be0:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8000ddc <__ssvfiscanf_r+0x2b4>
 8000be4:	2203      	movs	r2, #3
 8000be6:	4650      	mov	r0, sl
 8000be8:	f7ff fb22 	bl	8000230 <memchr>
 8000bec:	b138      	cbz	r0, 8000bfe <__ssvfiscanf_r+0xd6>
 8000bee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000bf0:	eba0 000a 	sub.w	r0, r0, sl
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	4083      	lsls	r3, r0
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	9341      	str	r3, [sp, #260]	@ 0x104
 8000bfc:	464d      	mov	r5, r9
 8000bfe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000c02:	2b78      	cmp	r3, #120	@ 0x78
 8000c04:	d806      	bhi.n	8000c14 <__ssvfiscanf_r+0xec>
 8000c06:	2b57      	cmp	r3, #87	@ 0x57
 8000c08:	d810      	bhi.n	8000c2c <__ssvfiscanf_r+0x104>
 8000c0a:	2b25      	cmp	r3, #37	@ 0x25
 8000c0c:	d0c5      	beq.n	8000b9a <__ssvfiscanf_r+0x72>
 8000c0e:	d857      	bhi.n	8000cc0 <__ssvfiscanf_r+0x198>
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d065      	beq.n	8000ce0 <__ssvfiscanf_r+0x1b8>
 8000c14:	2303      	movs	r3, #3
 8000c16:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000c18:	230a      	movs	r3, #10
 8000c1a:	9342      	str	r3, [sp, #264]	@ 0x108
 8000c1c:	e078      	b.n	8000d10 <__ssvfiscanf_r+0x1e8>
 8000c1e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8000c20:	fb02 1103 	mla	r1, r2, r3, r1
 8000c24:	3930      	subs	r1, #48	@ 0x30
 8000c26:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000c28:	464d      	mov	r5, r9
 8000c2a:	e7d2      	b.n	8000bd2 <__ssvfiscanf_r+0xaa>
 8000c2c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8000c30:	2a20      	cmp	r2, #32
 8000c32:	d8ef      	bhi.n	8000c14 <__ssvfiscanf_r+0xec>
 8000c34:	a101      	add	r1, pc, #4	@ (adr r1, 8000c3c <__ssvfiscanf_r+0x114>)
 8000c36:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000c3a:	bf00      	nop
 8000c3c:	08000cef 	.word	0x08000cef
 8000c40:	08000c15 	.word	0x08000c15
 8000c44:	08000c15 	.word	0x08000c15
 8000c48:	08000d49 	.word	0x08000d49
 8000c4c:	08000c15 	.word	0x08000c15
 8000c50:	08000c15 	.word	0x08000c15
 8000c54:	08000c15 	.word	0x08000c15
 8000c58:	08000c15 	.word	0x08000c15
 8000c5c:	08000c15 	.word	0x08000c15
 8000c60:	08000c15 	.word	0x08000c15
 8000c64:	08000c15 	.word	0x08000c15
 8000c68:	08000d5f 	.word	0x08000d5f
 8000c6c:	08000d45 	.word	0x08000d45
 8000c70:	08000cc7 	.word	0x08000cc7
 8000c74:	08000cc7 	.word	0x08000cc7
 8000c78:	08000cc7 	.word	0x08000cc7
 8000c7c:	08000c15 	.word	0x08000c15
 8000c80:	08000d01 	.word	0x08000d01
 8000c84:	08000c15 	.word	0x08000c15
 8000c88:	08000c15 	.word	0x08000c15
 8000c8c:	08000c15 	.word	0x08000c15
 8000c90:	08000c15 	.word	0x08000c15
 8000c94:	08000d6f 	.word	0x08000d6f
 8000c98:	08000d09 	.word	0x08000d09
 8000c9c:	08000ce7 	.word	0x08000ce7
 8000ca0:	08000c15 	.word	0x08000c15
 8000ca4:	08000c15 	.word	0x08000c15
 8000ca8:	08000d6b 	.word	0x08000d6b
 8000cac:	08000c15 	.word	0x08000c15
 8000cb0:	08000d45 	.word	0x08000d45
 8000cb4:	08000c15 	.word	0x08000c15
 8000cb8:	08000c15 	.word	0x08000c15
 8000cbc:	08000cef 	.word	0x08000cef
 8000cc0:	3b45      	subs	r3, #69	@ 0x45
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d8a6      	bhi.n	8000c14 <__ssvfiscanf_r+0xec>
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	e021      	b.n	8000d0e <__ssvfiscanf_r+0x1e6>
 8000cca:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000ccc:	4621      	mov	r1, r4
 8000cce:	4630      	mov	r0, r6
 8000cd0:	4798      	blx	r3
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	f43f af66 	beq.w	8000ba4 <__ssvfiscanf_r+0x7c>
 8000cd8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000cda:	2800      	cmp	r0, #0
 8000cdc:	f040 808b 	bne.w	8000df6 <__ssvfiscanf_r+0x2ce>
 8000ce0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ce4:	e08b      	b.n	8000dfe <__ssvfiscanf_r+0x2d6>
 8000ce6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000ce8:	f042 0220 	orr.w	r2, r2, #32
 8000cec:	9241      	str	r2, [sp, #260]	@ 0x104
 8000cee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000cf4:	9241      	str	r2, [sp, #260]	@ 0x104
 8000cf6:	2210      	movs	r2, #16
 8000cf8:	2b6e      	cmp	r3, #110	@ 0x6e
 8000cfa:	9242      	str	r2, [sp, #264]	@ 0x108
 8000cfc:	d902      	bls.n	8000d04 <__ssvfiscanf_r+0x1dc>
 8000cfe:	e005      	b.n	8000d0c <__ssvfiscanf_r+0x1e4>
 8000d00:	2300      	movs	r3, #0
 8000d02:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d04:	2303      	movs	r3, #3
 8000d06:	e002      	b.n	8000d0e <__ssvfiscanf_r+0x1e6>
 8000d08:	2308      	movs	r3, #8
 8000d0a:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000d10:	6863      	ldr	r3, [r4, #4]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	dd39      	ble.n	8000d8a <__ssvfiscanf_r+0x262>
 8000d16:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000d18:	0659      	lsls	r1, r3, #25
 8000d1a:	d404      	bmi.n	8000d26 <__ssvfiscanf_r+0x1fe>
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	5cba      	ldrb	r2, [r7, r2]
 8000d22:	0712      	lsls	r2, r2, #28
 8000d24:	d438      	bmi.n	8000d98 <__ssvfiscanf_r+0x270>
 8000d26:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	dc47      	bgt.n	8000dbc <__ssvfiscanf_r+0x294>
 8000d2c:	466b      	mov	r3, sp
 8000d2e:	4622      	mov	r2, r4
 8000d30:	a941      	add	r1, sp, #260	@ 0x104
 8000d32:	4630      	mov	r0, r6
 8000d34:	f000 f86c 	bl	8000e10 <_scanf_chars>
 8000d38:	2801      	cmp	r0, #1
 8000d3a:	d064      	beq.n	8000e06 <__ssvfiscanf_r+0x2de>
 8000d3c:	2802      	cmp	r0, #2
 8000d3e:	f47f af18 	bne.w	8000b72 <__ssvfiscanf_r+0x4a>
 8000d42:	e7c9      	b.n	8000cd8 <__ssvfiscanf_r+0x1b0>
 8000d44:	220a      	movs	r2, #10
 8000d46:	e7d7      	b.n	8000cf8 <__ssvfiscanf_r+0x1d0>
 8000d48:	4629      	mov	r1, r5
 8000d4a:	4640      	mov	r0, r8
 8000d4c:	f000 f9ae 	bl	80010ac <__sccl>
 8000d50:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d56:	9341      	str	r3, [sp, #260]	@ 0x104
 8000d58:	4605      	mov	r5, r0
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e7d7      	b.n	8000d0e <__ssvfiscanf_r+0x1e6>
 8000d5e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000d60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d64:	9341      	str	r3, [sp, #260]	@ 0x104
 8000d66:	2300      	movs	r3, #0
 8000d68:	e7d1      	b.n	8000d0e <__ssvfiscanf_r+0x1e6>
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	e7cf      	b.n	8000d0e <__ssvfiscanf_r+0x1e6>
 8000d6e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8000d70:	06c3      	lsls	r3, r0, #27
 8000d72:	f53f aefe 	bmi.w	8000b72 <__ssvfiscanf_r+0x4a>
 8000d76:	9b00      	ldr	r3, [sp, #0]
 8000d78:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000d7a:	1d19      	adds	r1, r3, #4
 8000d7c:	9100      	str	r1, [sp, #0]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	07c0      	lsls	r0, r0, #31
 8000d82:	bf4c      	ite	mi
 8000d84:	801a      	strhmi	r2, [r3, #0]
 8000d86:	601a      	strpl	r2, [r3, #0]
 8000d88:	e6f3      	b.n	8000b72 <__ssvfiscanf_r+0x4a>
 8000d8a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000d8c:	4621      	mov	r1, r4
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4798      	blx	r3
 8000d92:	2800      	cmp	r0, #0
 8000d94:	d0bf      	beq.n	8000d16 <__ssvfiscanf_r+0x1ee>
 8000d96:	e79f      	b.n	8000cd8 <__ssvfiscanf_r+0x1b0>
 8000d98:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000d9a:	3201      	adds	r2, #1
 8000d9c:	9245      	str	r2, [sp, #276]	@ 0x114
 8000d9e:	6862      	ldr	r2, [r4, #4]
 8000da0:	3a01      	subs	r2, #1
 8000da2:	2a00      	cmp	r2, #0
 8000da4:	6062      	str	r2, [r4, #4]
 8000da6:	dd02      	ble.n	8000dae <__ssvfiscanf_r+0x286>
 8000da8:	3301      	adds	r3, #1
 8000daa:	6023      	str	r3, [r4, #0]
 8000dac:	e7b6      	b.n	8000d1c <__ssvfiscanf_r+0x1f4>
 8000dae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000db0:	4621      	mov	r1, r4
 8000db2:	4630      	mov	r0, r6
 8000db4:	4798      	blx	r3
 8000db6:	2800      	cmp	r0, #0
 8000db8:	d0b0      	beq.n	8000d1c <__ssvfiscanf_r+0x1f4>
 8000dba:	e78d      	b.n	8000cd8 <__ssvfiscanf_r+0x1b0>
 8000dbc:	2b04      	cmp	r3, #4
 8000dbe:	dc0f      	bgt.n	8000de0 <__ssvfiscanf_r+0x2b8>
 8000dc0:	466b      	mov	r3, sp
 8000dc2:	4622      	mov	r2, r4
 8000dc4:	a941      	add	r1, sp, #260	@ 0x104
 8000dc6:	4630      	mov	r0, r6
 8000dc8:	f000 f87c 	bl	8000ec4 <_scanf_i>
 8000dcc:	e7b4      	b.n	8000d38 <__ssvfiscanf_r+0x210>
 8000dce:	bf00      	nop
 8000dd0:	08000a79 	.word	0x08000a79
 8000dd4:	08000aef 	.word	0x08000aef
 8000dd8:	080014cc 	.word	0x080014cc
 8000ddc:	080014ac 	.word	0x080014ac
 8000de0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <__ssvfiscanf_r+0x2e4>)
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f43f aec5 	beq.w	8000b72 <__ssvfiscanf_r+0x4a>
 8000de8:	466b      	mov	r3, sp
 8000dea:	4622      	mov	r2, r4
 8000dec:	a941      	add	r1, sp, #260	@ 0x104
 8000dee:	4630      	mov	r0, r6
 8000df0:	f3af 8000 	nop.w
 8000df4:	e7a0      	b.n	8000d38 <__ssvfiscanf_r+0x210>
 8000df6:	89a3      	ldrh	r3, [r4, #12]
 8000df8:	065b      	lsls	r3, r3, #25
 8000dfa:	f53f af71 	bmi.w	8000ce0 <__ssvfiscanf_r+0x1b8>
 8000dfe:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000e08:	e7f9      	b.n	8000dfe <__ssvfiscanf_r+0x2d6>
 8000e0a:	bf00      	nop
 8000e0c:	00000000 	.word	0x00000000

08000e10 <_scanf_chars>:
 8000e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e14:	4615      	mov	r5, r2
 8000e16:	688a      	ldr	r2, [r1, #8]
 8000e18:	4680      	mov	r8, r0
 8000e1a:	460c      	mov	r4, r1
 8000e1c:	b932      	cbnz	r2, 8000e2c <_scanf_chars+0x1c>
 8000e1e:	698a      	ldr	r2, [r1, #24]
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	bf14      	ite	ne
 8000e24:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8000e28:	2201      	moveq	r2, #1
 8000e2a:	608a      	str	r2, [r1, #8]
 8000e2c:	6822      	ldr	r2, [r4, #0]
 8000e2e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8000ec0 <_scanf_chars+0xb0>
 8000e32:	06d1      	lsls	r1, r2, #27
 8000e34:	bf5f      	itttt	pl
 8000e36:	681a      	ldrpl	r2, [r3, #0]
 8000e38:	1d11      	addpl	r1, r2, #4
 8000e3a:	6019      	strpl	r1, [r3, #0]
 8000e3c:	6816      	ldrpl	r6, [r2, #0]
 8000e3e:	2700      	movs	r7, #0
 8000e40:	69a0      	ldr	r0, [r4, #24]
 8000e42:	b188      	cbz	r0, 8000e68 <_scanf_chars+0x58>
 8000e44:	2801      	cmp	r0, #1
 8000e46:	d107      	bne.n	8000e58 <_scanf_chars+0x48>
 8000e48:	682b      	ldr	r3, [r5, #0]
 8000e4a:	781a      	ldrb	r2, [r3, #0]
 8000e4c:	6963      	ldr	r3, [r4, #20]
 8000e4e:	5c9b      	ldrb	r3, [r3, r2]
 8000e50:	b953      	cbnz	r3, 8000e68 <_scanf_chars+0x58>
 8000e52:	2f00      	cmp	r7, #0
 8000e54:	d031      	beq.n	8000eba <_scanf_chars+0xaa>
 8000e56:	e022      	b.n	8000e9e <_scanf_chars+0x8e>
 8000e58:	2802      	cmp	r0, #2
 8000e5a:	d120      	bne.n	8000e9e <_scanf_chars+0x8e>
 8000e5c:	682b      	ldr	r3, [r5, #0]
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	f819 3003 	ldrb.w	r3, [r9, r3]
 8000e64:	071b      	lsls	r3, r3, #28
 8000e66:	d41a      	bmi.n	8000e9e <_scanf_chars+0x8e>
 8000e68:	6823      	ldr	r3, [r4, #0]
 8000e6a:	06da      	lsls	r2, r3, #27
 8000e6c:	bf5e      	ittt	pl
 8000e6e:	682b      	ldrpl	r3, [r5, #0]
 8000e70:	781b      	ldrbpl	r3, [r3, #0]
 8000e72:	f806 3b01 	strbpl.w	r3, [r6], #1
 8000e76:	682a      	ldr	r2, [r5, #0]
 8000e78:	686b      	ldr	r3, [r5, #4]
 8000e7a:	3201      	adds	r2, #1
 8000e7c:	602a      	str	r2, [r5, #0]
 8000e7e:	68a2      	ldr	r2, [r4, #8]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	3a01      	subs	r2, #1
 8000e84:	606b      	str	r3, [r5, #4]
 8000e86:	3701      	adds	r7, #1
 8000e88:	60a2      	str	r2, [r4, #8]
 8000e8a:	b142      	cbz	r2, 8000e9e <_scanf_chars+0x8e>
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	dcd7      	bgt.n	8000e40 <_scanf_chars+0x30>
 8000e90:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8000e94:	4629      	mov	r1, r5
 8000e96:	4640      	mov	r0, r8
 8000e98:	4798      	blx	r3
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d0d0      	beq.n	8000e40 <_scanf_chars+0x30>
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	f013 0310 	ands.w	r3, r3, #16
 8000ea4:	d105      	bne.n	8000eb2 <_scanf_chars+0xa2>
 8000ea6:	68e2      	ldr	r2, [r4, #12]
 8000ea8:	3201      	adds	r2, #1
 8000eaa:	60e2      	str	r2, [r4, #12]
 8000eac:	69a2      	ldr	r2, [r4, #24]
 8000eae:	b102      	cbz	r2, 8000eb2 <_scanf_chars+0xa2>
 8000eb0:	7033      	strb	r3, [r6, #0]
 8000eb2:	6923      	ldr	r3, [r4, #16]
 8000eb4:	443b      	add	r3, r7
 8000eb6:	6123      	str	r3, [r4, #16]
 8000eb8:	2000      	movs	r0, #0
 8000eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ebe:	bf00      	nop
 8000ec0:	080014cc 	.word	0x080014cc

08000ec4 <_scanf_i>:
 8000ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec8:	4698      	mov	r8, r3
 8000eca:	4b74      	ldr	r3, [pc, #464]	@ (800109c <_scanf_i+0x1d8>)
 8000ecc:	460c      	mov	r4, r1
 8000ece:	4682      	mov	sl, r0
 8000ed0:	4616      	mov	r6, r2
 8000ed2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	ab03      	add	r3, sp, #12
 8000eda:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000ede:	4b70      	ldr	r3, [pc, #448]	@ (80010a0 <_scanf_i+0x1dc>)
 8000ee0:	69a1      	ldr	r1, [r4, #24]
 8000ee2:	4a70      	ldr	r2, [pc, #448]	@ (80010a4 <_scanf_i+0x1e0>)
 8000ee4:	2903      	cmp	r1, #3
 8000ee6:	bf08      	it	eq
 8000ee8:	461a      	moveq	r2, r3
 8000eea:	68a3      	ldr	r3, [r4, #8]
 8000eec:	9201      	str	r2, [sp, #4]
 8000eee:	1e5a      	subs	r2, r3, #1
 8000ef0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8000ef4:	bf88      	it	hi
 8000ef6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8000efa:	4627      	mov	r7, r4
 8000efc:	bf82      	ittt	hi
 8000efe:	eb03 0905 	addhi.w	r9, r3, r5
 8000f02:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8000f06:	60a3      	strhi	r3, [r4, #8]
 8000f08:	f857 3b1c 	ldr.w	r3, [r7], #28
 8000f0c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8000f10:	bf98      	it	ls
 8000f12:	f04f 0900 	movls.w	r9, #0
 8000f16:	6023      	str	r3, [r4, #0]
 8000f18:	463d      	mov	r5, r7
 8000f1a:	f04f 0b00 	mov.w	fp, #0
 8000f1e:	6831      	ldr	r1, [r6, #0]
 8000f20:	ab03      	add	r3, sp, #12
 8000f22:	7809      	ldrb	r1, [r1, #0]
 8000f24:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8000f28:	2202      	movs	r2, #2
 8000f2a:	f7ff f981 	bl	8000230 <memchr>
 8000f2e:	b328      	cbz	r0, 8000f7c <_scanf_i+0xb8>
 8000f30:	f1bb 0f01 	cmp.w	fp, #1
 8000f34:	d159      	bne.n	8000fea <_scanf_i+0x126>
 8000f36:	6862      	ldr	r2, [r4, #4]
 8000f38:	b92a      	cbnz	r2, 8000f46 <_scanf_i+0x82>
 8000f3a:	6822      	ldr	r2, [r4, #0]
 8000f3c:	2108      	movs	r1, #8
 8000f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000f42:	6061      	str	r1, [r4, #4]
 8000f44:	6022      	str	r2, [r4, #0]
 8000f46:	6822      	ldr	r2, [r4, #0]
 8000f48:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8000f4c:	6022      	str	r2, [r4, #0]
 8000f4e:	68a2      	ldr	r2, [r4, #8]
 8000f50:	1e51      	subs	r1, r2, #1
 8000f52:	60a1      	str	r1, [r4, #8]
 8000f54:	b192      	cbz	r2, 8000f7c <_scanf_i+0xb8>
 8000f56:	6832      	ldr	r2, [r6, #0]
 8000f58:	1c51      	adds	r1, r2, #1
 8000f5a:	6031      	str	r1, [r6, #0]
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	f805 2b01 	strb.w	r2, [r5], #1
 8000f62:	6872      	ldr	r2, [r6, #4]
 8000f64:	3a01      	subs	r2, #1
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	6072      	str	r2, [r6, #4]
 8000f6a:	dc07      	bgt.n	8000f7c <_scanf_i+0xb8>
 8000f6c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8000f70:	4631      	mov	r1, r6
 8000f72:	4650      	mov	r0, sl
 8000f74:	4790      	blx	r2
 8000f76:	2800      	cmp	r0, #0
 8000f78:	f040 8085 	bne.w	8001086 <_scanf_i+0x1c2>
 8000f7c:	f10b 0b01 	add.w	fp, fp, #1
 8000f80:	f1bb 0f03 	cmp.w	fp, #3
 8000f84:	d1cb      	bne.n	8000f1e <_scanf_i+0x5a>
 8000f86:	6863      	ldr	r3, [r4, #4]
 8000f88:	b90b      	cbnz	r3, 8000f8e <_scanf_i+0xca>
 8000f8a:	230a      	movs	r3, #10
 8000f8c:	6063      	str	r3, [r4, #4]
 8000f8e:	6863      	ldr	r3, [r4, #4]
 8000f90:	4945      	ldr	r1, [pc, #276]	@ (80010a8 <_scanf_i+0x1e4>)
 8000f92:	6960      	ldr	r0, [r4, #20]
 8000f94:	1ac9      	subs	r1, r1, r3
 8000f96:	f000 f889 	bl	80010ac <__sccl>
 8000f9a:	f04f 0b00 	mov.w	fp, #0
 8000f9e:	68a3      	ldr	r3, [r4, #8]
 8000fa0:	6822      	ldr	r2, [r4, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d03d      	beq.n	8001022 <_scanf_i+0x15e>
 8000fa6:	6831      	ldr	r1, [r6, #0]
 8000fa8:	6960      	ldr	r0, [r4, #20]
 8000faa:	f891 c000 	ldrb.w	ip, [r1]
 8000fae:	f810 000c 	ldrb.w	r0, [r0, ip]
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d035      	beq.n	8001022 <_scanf_i+0x15e>
 8000fb6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8000fba:	d124      	bne.n	8001006 <_scanf_i+0x142>
 8000fbc:	0510      	lsls	r0, r2, #20
 8000fbe:	d522      	bpl.n	8001006 <_scanf_i+0x142>
 8000fc0:	f10b 0b01 	add.w	fp, fp, #1
 8000fc4:	f1b9 0f00 	cmp.w	r9, #0
 8000fc8:	d003      	beq.n	8000fd2 <_scanf_i+0x10e>
 8000fca:	3301      	adds	r3, #1
 8000fcc:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8000fd0:	60a3      	str	r3, [r4, #8]
 8000fd2:	6873      	ldr	r3, [r6, #4]
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	6073      	str	r3, [r6, #4]
 8000fda:	dd1b      	ble.n	8001014 <_scanf_i+0x150>
 8000fdc:	6833      	ldr	r3, [r6, #0]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	6033      	str	r3, [r6, #0]
 8000fe2:	68a3      	ldr	r3, [r4, #8]
 8000fe4:	3b01      	subs	r3, #1
 8000fe6:	60a3      	str	r3, [r4, #8]
 8000fe8:	e7d9      	b.n	8000f9e <_scanf_i+0xda>
 8000fea:	f1bb 0f02 	cmp.w	fp, #2
 8000fee:	d1ae      	bne.n	8000f4e <_scanf_i+0x8a>
 8000ff0:	6822      	ldr	r2, [r4, #0]
 8000ff2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8000ff6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8000ffa:	d1bf      	bne.n	8000f7c <_scanf_i+0xb8>
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	6061      	str	r1, [r4, #4]
 8001000:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001004:	e7a2      	b.n	8000f4c <_scanf_i+0x88>
 8001006:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800100a:	6022      	str	r2, [r4, #0]
 800100c:	780b      	ldrb	r3, [r1, #0]
 800100e:	f805 3b01 	strb.w	r3, [r5], #1
 8001012:	e7de      	b.n	8000fd2 <_scanf_i+0x10e>
 8001014:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8001018:	4631      	mov	r1, r6
 800101a:	4650      	mov	r0, sl
 800101c:	4798      	blx	r3
 800101e:	2800      	cmp	r0, #0
 8001020:	d0df      	beq.n	8000fe2 <_scanf_i+0x11e>
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	05d9      	lsls	r1, r3, #23
 8001026:	d50d      	bpl.n	8001044 <_scanf_i+0x180>
 8001028:	42bd      	cmp	r5, r7
 800102a:	d909      	bls.n	8001040 <_scanf_i+0x17c>
 800102c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8001030:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8001034:	4632      	mov	r2, r6
 8001036:	4650      	mov	r0, sl
 8001038:	4798      	blx	r3
 800103a:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800103e:	464d      	mov	r5, r9
 8001040:	42bd      	cmp	r5, r7
 8001042:	d028      	beq.n	8001096 <_scanf_i+0x1d2>
 8001044:	6822      	ldr	r2, [r4, #0]
 8001046:	f012 0210 	ands.w	r2, r2, #16
 800104a:	d113      	bne.n	8001074 <_scanf_i+0x1b0>
 800104c:	702a      	strb	r2, [r5, #0]
 800104e:	6863      	ldr	r3, [r4, #4]
 8001050:	9e01      	ldr	r6, [sp, #4]
 8001052:	4639      	mov	r1, r7
 8001054:	4650      	mov	r0, sl
 8001056:	47b0      	blx	r6
 8001058:	f8d8 3000 	ldr.w	r3, [r8]
 800105c:	6821      	ldr	r1, [r4, #0]
 800105e:	1d1a      	adds	r2, r3, #4
 8001060:	f8c8 2000 	str.w	r2, [r8]
 8001064:	f011 0f20 	tst.w	r1, #32
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	d00f      	beq.n	800108c <_scanf_i+0x1c8>
 800106c:	6018      	str	r0, [r3, #0]
 800106e:	68e3      	ldr	r3, [r4, #12]
 8001070:	3301      	adds	r3, #1
 8001072:	60e3      	str	r3, [r4, #12]
 8001074:	6923      	ldr	r3, [r4, #16]
 8001076:	1bed      	subs	r5, r5, r7
 8001078:	445d      	add	r5, fp
 800107a:	442b      	add	r3, r5
 800107c:	6123      	str	r3, [r4, #16]
 800107e:	2000      	movs	r0, #0
 8001080:	b007      	add	sp, #28
 8001082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001086:	f04f 0b00 	mov.w	fp, #0
 800108a:	e7ca      	b.n	8001022 <_scanf_i+0x15e>
 800108c:	07ca      	lsls	r2, r1, #31
 800108e:	bf4c      	ite	mi
 8001090:	8018      	strhmi	r0, [r3, #0]
 8001092:	6018      	strpl	r0, [r3, #0]
 8001094:	e7eb      	b.n	800106e <_scanf_i+0x1aa>
 8001096:	2001      	movs	r0, #1
 8001098:	e7f2      	b.n	8001080 <_scanf_i+0x1bc>
 800109a:	bf00      	nop
 800109c:	080014a0 	.word	0x080014a0
 80010a0:	08001321 	.word	0x08001321
 80010a4:	08001401 	.word	0x08001401
 80010a8:	080014c0 	.word	0x080014c0

080010ac <__sccl>:
 80010ac:	b570      	push	{r4, r5, r6, lr}
 80010ae:	780b      	ldrb	r3, [r1, #0]
 80010b0:	4604      	mov	r4, r0
 80010b2:	2b5e      	cmp	r3, #94	@ 0x5e
 80010b4:	bf0b      	itete	eq
 80010b6:	784b      	ldrbeq	r3, [r1, #1]
 80010b8:	1c4a      	addne	r2, r1, #1
 80010ba:	1c8a      	addeq	r2, r1, #2
 80010bc:	2100      	movne	r1, #0
 80010be:	bf08      	it	eq
 80010c0:	2101      	moveq	r1, #1
 80010c2:	3801      	subs	r0, #1
 80010c4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80010c8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80010cc:	42a8      	cmp	r0, r5
 80010ce:	d1fb      	bne.n	80010c8 <__sccl+0x1c>
 80010d0:	b90b      	cbnz	r3, 80010d6 <__sccl+0x2a>
 80010d2:	1e50      	subs	r0, r2, #1
 80010d4:	bd70      	pop	{r4, r5, r6, pc}
 80010d6:	f081 0101 	eor.w	r1, r1, #1
 80010da:	54e1      	strb	r1, [r4, r3]
 80010dc:	4610      	mov	r0, r2
 80010de:	4602      	mov	r2, r0
 80010e0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80010e4:	2d2d      	cmp	r5, #45	@ 0x2d
 80010e6:	d005      	beq.n	80010f4 <__sccl+0x48>
 80010e8:	2d5d      	cmp	r5, #93	@ 0x5d
 80010ea:	d016      	beq.n	800111a <__sccl+0x6e>
 80010ec:	2d00      	cmp	r5, #0
 80010ee:	d0f1      	beq.n	80010d4 <__sccl+0x28>
 80010f0:	462b      	mov	r3, r5
 80010f2:	e7f2      	b.n	80010da <__sccl+0x2e>
 80010f4:	7846      	ldrb	r6, [r0, #1]
 80010f6:	2e5d      	cmp	r6, #93	@ 0x5d
 80010f8:	d0fa      	beq.n	80010f0 <__sccl+0x44>
 80010fa:	42b3      	cmp	r3, r6
 80010fc:	dcf8      	bgt.n	80010f0 <__sccl+0x44>
 80010fe:	3002      	adds	r0, #2
 8001100:	461a      	mov	r2, r3
 8001102:	3201      	adds	r2, #1
 8001104:	4296      	cmp	r6, r2
 8001106:	54a1      	strb	r1, [r4, r2]
 8001108:	dcfb      	bgt.n	8001102 <__sccl+0x56>
 800110a:	1af2      	subs	r2, r6, r3
 800110c:	3a01      	subs	r2, #1
 800110e:	1c5d      	adds	r5, r3, #1
 8001110:	42b3      	cmp	r3, r6
 8001112:	bfa8      	it	ge
 8001114:	2200      	movge	r2, #0
 8001116:	18ab      	adds	r3, r5, r2
 8001118:	e7e1      	b.n	80010de <__sccl+0x32>
 800111a:	4610      	mov	r0, r2
 800111c:	e7da      	b.n	80010d4 <__sccl+0x28>

0800111e <__submore>:
 800111e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001122:	460c      	mov	r4, r1
 8001124:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8001126:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800112a:	4299      	cmp	r1, r3
 800112c:	d11d      	bne.n	800116a <__submore+0x4c>
 800112e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001132:	f7ff fc15 	bl	8000960 <_malloc_r>
 8001136:	b918      	cbnz	r0, 8001140 <__submore+0x22>
 8001138:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001144:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001146:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800114a:	6360      	str	r0, [r4, #52]	@ 0x34
 800114c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8001150:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8001154:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8001158:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800115c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8001160:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8001164:	6020      	str	r0, [r4, #0]
 8001166:	2000      	movs	r0, #0
 8001168:	e7e8      	b.n	800113c <__submore+0x1e>
 800116a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800116c:	0077      	lsls	r7, r6, #1
 800116e:	463a      	mov	r2, r7
 8001170:	f000 f82e 	bl	80011d0 <_realloc_r>
 8001174:	4605      	mov	r5, r0
 8001176:	2800      	cmp	r0, #0
 8001178:	d0de      	beq.n	8001138 <__submore+0x1a>
 800117a:	eb00 0806 	add.w	r8, r0, r6
 800117e:	4601      	mov	r1, r0
 8001180:	4632      	mov	r2, r6
 8001182:	4640      	mov	r0, r8
 8001184:	f000 f816 	bl	80011b4 <memcpy>
 8001188:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800118c:	f8c4 8000 	str.w	r8, [r4]
 8001190:	e7e9      	b.n	8001166 <__submore+0x48>
	...

08001194 <_sbrk_r>:
 8001194:	b538      	push	{r3, r4, r5, lr}
 8001196:	4d06      	ldr	r5, [pc, #24]	@ (80011b0 <_sbrk_r+0x1c>)
 8001198:	2300      	movs	r3, #0
 800119a:	4604      	mov	r4, r0
 800119c:	4608      	mov	r0, r1
 800119e:	602b      	str	r3, [r5, #0]
 80011a0:	f7ff f9b2 	bl	8000508 <_sbrk>
 80011a4:	1c43      	adds	r3, r0, #1
 80011a6:	d102      	bne.n	80011ae <_sbrk_r+0x1a>
 80011a8:	682b      	ldr	r3, [r5, #0]
 80011aa:	b103      	cbz	r3, 80011ae <_sbrk_r+0x1a>
 80011ac:	6023      	str	r3, [r4, #0]
 80011ae:	bd38      	pop	{r3, r4, r5, pc}
 80011b0:	200001ac 	.word	0x200001ac

080011b4 <memcpy>:
 80011b4:	440a      	add	r2, r1
 80011b6:	4291      	cmp	r1, r2
 80011b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80011bc:	d100      	bne.n	80011c0 <memcpy+0xc>
 80011be:	4770      	bx	lr
 80011c0:	b510      	push	{r4, lr}
 80011c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80011c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80011ca:	4291      	cmp	r1, r2
 80011cc:	d1f9      	bne.n	80011c2 <memcpy+0xe>
 80011ce:	bd10      	pop	{r4, pc}

080011d0 <_realloc_r>:
 80011d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011d4:	4680      	mov	r8, r0
 80011d6:	4615      	mov	r5, r2
 80011d8:	460c      	mov	r4, r1
 80011da:	b921      	cbnz	r1, 80011e6 <_realloc_r+0x16>
 80011dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011e0:	4611      	mov	r1, r2
 80011e2:	f7ff bbbd 	b.w	8000960 <_malloc_r>
 80011e6:	b92a      	cbnz	r2, 80011f4 <_realloc_r+0x24>
 80011e8:	f7ff fb4e 	bl	8000888 <_free_r>
 80011ec:	2400      	movs	r4, #0
 80011ee:	4620      	mov	r0, r4
 80011f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011f4:	f000 f906 	bl	8001404 <_malloc_usable_size_r>
 80011f8:	4285      	cmp	r5, r0
 80011fa:	4606      	mov	r6, r0
 80011fc:	d802      	bhi.n	8001204 <_realloc_r+0x34>
 80011fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001202:	d8f4      	bhi.n	80011ee <_realloc_r+0x1e>
 8001204:	4629      	mov	r1, r5
 8001206:	4640      	mov	r0, r8
 8001208:	f7ff fbaa 	bl	8000960 <_malloc_r>
 800120c:	4607      	mov	r7, r0
 800120e:	2800      	cmp	r0, #0
 8001210:	d0ec      	beq.n	80011ec <_realloc_r+0x1c>
 8001212:	42b5      	cmp	r5, r6
 8001214:	462a      	mov	r2, r5
 8001216:	4621      	mov	r1, r4
 8001218:	bf28      	it	cs
 800121a:	4632      	movcs	r2, r6
 800121c:	f7ff ffca 	bl	80011b4 <memcpy>
 8001220:	4621      	mov	r1, r4
 8001222:	4640      	mov	r0, r8
 8001224:	f7ff fb30 	bl	8000888 <_free_r>
 8001228:	463c      	mov	r4, r7
 800122a:	e7e0      	b.n	80011ee <_realloc_r+0x1e>

0800122c <_strtol_l.constprop.0>:
 800122c:	2b24      	cmp	r3, #36	@ 0x24
 800122e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001232:	4686      	mov	lr, r0
 8001234:	4690      	mov	r8, r2
 8001236:	d801      	bhi.n	800123c <_strtol_l.constprop.0+0x10>
 8001238:	2b01      	cmp	r3, #1
 800123a:	d106      	bne.n	800124a <_strtol_l.constprop.0+0x1e>
 800123c:	f7ff faf8 	bl	8000830 <__errno>
 8001240:	2316      	movs	r3, #22
 8001242:	6003      	str	r3, [r0, #0]
 8001244:	2000      	movs	r0, #0
 8001246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800124a:	4834      	ldr	r0, [pc, #208]	@ (800131c <_strtol_l.constprop.0+0xf0>)
 800124c:	460d      	mov	r5, r1
 800124e:	462a      	mov	r2, r5
 8001250:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001254:	5d06      	ldrb	r6, [r0, r4]
 8001256:	f016 0608 	ands.w	r6, r6, #8
 800125a:	d1f8      	bne.n	800124e <_strtol_l.constprop.0+0x22>
 800125c:	2c2d      	cmp	r4, #45	@ 0x2d
 800125e:	d12d      	bne.n	80012bc <_strtol_l.constprop.0+0x90>
 8001260:	782c      	ldrb	r4, [r5, #0]
 8001262:	2601      	movs	r6, #1
 8001264:	1c95      	adds	r5, r2, #2
 8001266:	f033 0210 	bics.w	r2, r3, #16
 800126a:	d109      	bne.n	8001280 <_strtol_l.constprop.0+0x54>
 800126c:	2c30      	cmp	r4, #48	@ 0x30
 800126e:	d12a      	bne.n	80012c6 <_strtol_l.constprop.0+0x9a>
 8001270:	782a      	ldrb	r2, [r5, #0]
 8001272:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8001276:	2a58      	cmp	r2, #88	@ 0x58
 8001278:	d125      	bne.n	80012c6 <_strtol_l.constprop.0+0x9a>
 800127a:	786c      	ldrb	r4, [r5, #1]
 800127c:	2310      	movs	r3, #16
 800127e:	3502      	adds	r5, #2
 8001280:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8001284:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8001288:	2200      	movs	r2, #0
 800128a:	fbbc f9f3 	udiv	r9, ip, r3
 800128e:	4610      	mov	r0, r2
 8001290:	fb03 ca19 	mls	sl, r3, r9, ip
 8001294:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8001298:	2f09      	cmp	r7, #9
 800129a:	d81b      	bhi.n	80012d4 <_strtol_l.constprop.0+0xa8>
 800129c:	463c      	mov	r4, r7
 800129e:	42a3      	cmp	r3, r4
 80012a0:	dd27      	ble.n	80012f2 <_strtol_l.constprop.0+0xc6>
 80012a2:	1c57      	adds	r7, r2, #1
 80012a4:	d007      	beq.n	80012b6 <_strtol_l.constprop.0+0x8a>
 80012a6:	4581      	cmp	r9, r0
 80012a8:	d320      	bcc.n	80012ec <_strtol_l.constprop.0+0xc0>
 80012aa:	d101      	bne.n	80012b0 <_strtol_l.constprop.0+0x84>
 80012ac:	45a2      	cmp	sl, r4
 80012ae:	db1d      	blt.n	80012ec <_strtol_l.constprop.0+0xc0>
 80012b0:	fb00 4003 	mla	r0, r0, r3, r4
 80012b4:	2201      	movs	r2, #1
 80012b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80012ba:	e7eb      	b.n	8001294 <_strtol_l.constprop.0+0x68>
 80012bc:	2c2b      	cmp	r4, #43	@ 0x2b
 80012be:	bf04      	itt	eq
 80012c0:	782c      	ldrbeq	r4, [r5, #0]
 80012c2:	1c95      	addeq	r5, r2, #2
 80012c4:	e7cf      	b.n	8001266 <_strtol_l.constprop.0+0x3a>
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1da      	bne.n	8001280 <_strtol_l.constprop.0+0x54>
 80012ca:	2c30      	cmp	r4, #48	@ 0x30
 80012cc:	bf0c      	ite	eq
 80012ce:	2308      	moveq	r3, #8
 80012d0:	230a      	movne	r3, #10
 80012d2:	e7d5      	b.n	8001280 <_strtol_l.constprop.0+0x54>
 80012d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80012d8:	2f19      	cmp	r7, #25
 80012da:	d801      	bhi.n	80012e0 <_strtol_l.constprop.0+0xb4>
 80012dc:	3c37      	subs	r4, #55	@ 0x37
 80012de:	e7de      	b.n	800129e <_strtol_l.constprop.0+0x72>
 80012e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80012e4:	2f19      	cmp	r7, #25
 80012e6:	d804      	bhi.n	80012f2 <_strtol_l.constprop.0+0xc6>
 80012e8:	3c57      	subs	r4, #87	@ 0x57
 80012ea:	e7d8      	b.n	800129e <_strtol_l.constprop.0+0x72>
 80012ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012f0:	e7e1      	b.n	80012b6 <_strtol_l.constprop.0+0x8a>
 80012f2:	1c53      	adds	r3, r2, #1
 80012f4:	d108      	bne.n	8001308 <_strtol_l.constprop.0+0xdc>
 80012f6:	2322      	movs	r3, #34	@ 0x22
 80012f8:	f8ce 3000 	str.w	r3, [lr]
 80012fc:	4660      	mov	r0, ip
 80012fe:	f1b8 0f00 	cmp.w	r8, #0
 8001302:	d0a0      	beq.n	8001246 <_strtol_l.constprop.0+0x1a>
 8001304:	1e69      	subs	r1, r5, #1
 8001306:	e006      	b.n	8001316 <_strtol_l.constprop.0+0xea>
 8001308:	b106      	cbz	r6, 800130c <_strtol_l.constprop.0+0xe0>
 800130a:	4240      	negs	r0, r0
 800130c:	f1b8 0f00 	cmp.w	r8, #0
 8001310:	d099      	beq.n	8001246 <_strtol_l.constprop.0+0x1a>
 8001312:	2a00      	cmp	r2, #0
 8001314:	d1f6      	bne.n	8001304 <_strtol_l.constprop.0+0xd8>
 8001316:	f8c8 1000 	str.w	r1, [r8]
 800131a:	e794      	b.n	8001246 <_strtol_l.constprop.0+0x1a>
 800131c:	080014cc 	.word	0x080014cc

08001320 <_strtol_r>:
 8001320:	f7ff bf84 	b.w	800122c <_strtol_l.constprop.0>

08001324 <_strtoul_l.constprop.0>:
 8001324:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001328:	4e34      	ldr	r6, [pc, #208]	@ (80013fc <_strtoul_l.constprop.0+0xd8>)
 800132a:	4686      	mov	lr, r0
 800132c:	460d      	mov	r5, r1
 800132e:	4628      	mov	r0, r5
 8001330:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001334:	5d37      	ldrb	r7, [r6, r4]
 8001336:	f017 0708 	ands.w	r7, r7, #8
 800133a:	d1f8      	bne.n	800132e <_strtoul_l.constprop.0+0xa>
 800133c:	2c2d      	cmp	r4, #45	@ 0x2d
 800133e:	d12f      	bne.n	80013a0 <_strtoul_l.constprop.0+0x7c>
 8001340:	782c      	ldrb	r4, [r5, #0]
 8001342:	2701      	movs	r7, #1
 8001344:	1c85      	adds	r5, r0, #2
 8001346:	f033 0010 	bics.w	r0, r3, #16
 800134a:	d109      	bne.n	8001360 <_strtoul_l.constprop.0+0x3c>
 800134c:	2c30      	cmp	r4, #48	@ 0x30
 800134e:	d12c      	bne.n	80013aa <_strtoul_l.constprop.0+0x86>
 8001350:	7828      	ldrb	r0, [r5, #0]
 8001352:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8001356:	2858      	cmp	r0, #88	@ 0x58
 8001358:	d127      	bne.n	80013aa <_strtoul_l.constprop.0+0x86>
 800135a:	786c      	ldrb	r4, [r5, #1]
 800135c:	2310      	movs	r3, #16
 800135e:	3502      	adds	r5, #2
 8001360:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8001364:	2600      	movs	r6, #0
 8001366:	fbb8 f8f3 	udiv	r8, r8, r3
 800136a:	fb03 f908 	mul.w	r9, r3, r8
 800136e:	ea6f 0909 	mvn.w	r9, r9
 8001372:	4630      	mov	r0, r6
 8001374:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8001378:	f1bc 0f09 	cmp.w	ip, #9
 800137c:	d81c      	bhi.n	80013b8 <_strtoul_l.constprop.0+0x94>
 800137e:	4664      	mov	r4, ip
 8001380:	42a3      	cmp	r3, r4
 8001382:	dd2a      	ble.n	80013da <_strtoul_l.constprop.0+0xb6>
 8001384:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8001388:	d007      	beq.n	800139a <_strtoul_l.constprop.0+0x76>
 800138a:	4580      	cmp	r8, r0
 800138c:	d322      	bcc.n	80013d4 <_strtoul_l.constprop.0+0xb0>
 800138e:	d101      	bne.n	8001394 <_strtoul_l.constprop.0+0x70>
 8001390:	45a1      	cmp	r9, r4
 8001392:	db1f      	blt.n	80013d4 <_strtoul_l.constprop.0+0xb0>
 8001394:	fb00 4003 	mla	r0, r0, r3, r4
 8001398:	2601      	movs	r6, #1
 800139a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800139e:	e7e9      	b.n	8001374 <_strtoul_l.constprop.0+0x50>
 80013a0:	2c2b      	cmp	r4, #43	@ 0x2b
 80013a2:	bf04      	itt	eq
 80013a4:	782c      	ldrbeq	r4, [r5, #0]
 80013a6:	1c85      	addeq	r5, r0, #2
 80013a8:	e7cd      	b.n	8001346 <_strtoul_l.constprop.0+0x22>
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1d8      	bne.n	8001360 <_strtoul_l.constprop.0+0x3c>
 80013ae:	2c30      	cmp	r4, #48	@ 0x30
 80013b0:	bf0c      	ite	eq
 80013b2:	2308      	moveq	r3, #8
 80013b4:	230a      	movne	r3, #10
 80013b6:	e7d3      	b.n	8001360 <_strtoul_l.constprop.0+0x3c>
 80013b8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80013bc:	f1bc 0f19 	cmp.w	ip, #25
 80013c0:	d801      	bhi.n	80013c6 <_strtoul_l.constprop.0+0xa2>
 80013c2:	3c37      	subs	r4, #55	@ 0x37
 80013c4:	e7dc      	b.n	8001380 <_strtoul_l.constprop.0+0x5c>
 80013c6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80013ca:	f1bc 0f19 	cmp.w	ip, #25
 80013ce:	d804      	bhi.n	80013da <_strtoul_l.constprop.0+0xb6>
 80013d0:	3c57      	subs	r4, #87	@ 0x57
 80013d2:	e7d5      	b.n	8001380 <_strtoul_l.constprop.0+0x5c>
 80013d4:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80013d8:	e7df      	b.n	800139a <_strtoul_l.constprop.0+0x76>
 80013da:	1c73      	adds	r3, r6, #1
 80013dc:	d106      	bne.n	80013ec <_strtoul_l.constprop.0+0xc8>
 80013de:	2322      	movs	r3, #34	@ 0x22
 80013e0:	f8ce 3000 	str.w	r3, [lr]
 80013e4:	4630      	mov	r0, r6
 80013e6:	b932      	cbnz	r2, 80013f6 <_strtoul_l.constprop.0+0xd2>
 80013e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80013ec:	b107      	cbz	r7, 80013f0 <_strtoul_l.constprop.0+0xcc>
 80013ee:	4240      	negs	r0, r0
 80013f0:	2a00      	cmp	r2, #0
 80013f2:	d0f9      	beq.n	80013e8 <_strtoul_l.constprop.0+0xc4>
 80013f4:	b106      	cbz	r6, 80013f8 <_strtoul_l.constprop.0+0xd4>
 80013f6:	1e69      	subs	r1, r5, #1
 80013f8:	6011      	str	r1, [r2, #0]
 80013fa:	e7f5      	b.n	80013e8 <_strtoul_l.constprop.0+0xc4>
 80013fc:	080014cc 	.word	0x080014cc

08001400 <_strtoul_r>:
 8001400:	f7ff bf90 	b.w	8001324 <_strtoul_l.constprop.0>

08001404 <_malloc_usable_size_r>:
 8001404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001408:	1f18      	subs	r0, r3, #4
 800140a:	2b00      	cmp	r3, #0
 800140c:	bfbc      	itt	lt
 800140e:	580b      	ldrlt	r3, [r1, r0]
 8001410:	18c0      	addlt	r0, r0, r3
 8001412:	4770      	bx	lr

08001414 <_init>:
 8001414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001416:	bf00      	nop
 8001418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141a:	bc08      	pop	{r3}
 800141c:	469e      	mov	lr, r3
 800141e:	4770      	bx	lr

08001420 <_fini>:
 8001420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001422:	bf00      	nop
 8001424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001426:	bc08      	pop	{r3}
 8001428:	469e      	mov	lr, r3
 800142a:	4770      	bx	lr
