Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PS2_data_in.v" in library work
Compiling verilog file "CLK16Mhz.v" in library work
Module <ps2_data_in> compiled
Compiling verilog file "DataOutModule1.v" in library work
Module <CLK16Mhz> compiled
Compiling verilog file "main.v" in library work
Module <DataOutModule1> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <CLK16Mhz> in library <work>.

Analyzing hierarchy for module <DataOutModule1> in library <work>.

Analyzing hierarchy for module <ps2_data_in> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <CLK16Mhz> in library <work>.
Module <CLK16Mhz> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <CLK16Mhz>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <CLK16Mhz>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <CLK16Mhz>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <CLK16Mhz>.
Analyzing module <DataOutModule1> in library <work>.
Module <DataOutModule1> is correct for synthesis.
 
Analyzing module <ps2_data_in> in library <work>.
Module <ps2_data_in> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <DataOutModule1> has a constant value of 111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <ps2_data_in> has a constant value of 111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <j> in unit <ps2_data_in> has a constant value of 1000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <DataOutModule1>.
    Related source file is "DataOutModule1.v".
WARNING:Xst:647 - Input <debug> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <txmatch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shiftmatch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <disable_input> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbuf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cbuf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <ps2data>.
    Found 14-bit adder for signal <$add0000> created at line 57.
    Found 8-bit register for signal <buffer>.
    Found 1-bit register for signal <cbuf_q>.
    Found 14-bit register for signal <ClkDivider>.
    Found 4-bit up counter for signal <count>.
    Found 1-bit register for signal <dbuf_q>.
    Found 1-bit register for signal <en>.
    Found 8-bit register for signal <SentData>.
    Found 8-bit comparator not equal for signal <SentData$cmp_ne0000> created at line 63.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Tristate(s).
Unit <DataOutModule1> synthesized.


Synthesizing Unit <ps2_data_in>.
    Related source file is "PS2_data_in.v".
WARNING:Xst:646 - Signal <dbuf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cbuf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ClkDivider> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <buffer>.
    Found 1-bit register for signal <cbuf_q>.
    Found 1-bit register for signal <dbuf_q>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <ps2_data_in> synthesized.


Synthesizing Unit <CLK16Mhz>.
    Related source file is "CLK16Mhz.v".
Unit <CLK16Mhz> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1780 - Signal <clocklink> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 44
 1-bit register                                        : 43
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator not equal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ClkDivider_12> of sequential type is unconnected in block <DataOutModule1>.
WARNING:Xst:2677 - Node <ClkDivider_13> of sequential type is unconnected in block <DataOutModule1>.
WARNING:Xst:2677 - Node <ClkDivider_11> of sequential type is unconnected in block <DataOutModule1>.
WARNING:Xst:2677 - Node <ClkDivider_10> of sequential type is unconnected in block <DataOutModule1>.

Optimizing unit <main> ...

Optimizing unit <ps2_data_in> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 75
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 9
#      LUT2                        : 23
#      LUT3                        : 8
#      LUT4                        : 7
#      LUT4_L                      : 1
#      MUXCY                       : 9
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 51
#      FD                          : 4
#      FDCP                        : 10
#      FDR                         : 19
#      FDR_1                       : 8
#      FDRE                        : 2
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 10
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       37  out of    704     5%  
 Number of Slice Flip Flops:             40  out of   1408     2%  
 Number of 4 input LUTs:                 53  out of   1408     3%  
 Number of IOs:                          23
 Number of bonded IOBs:                  22  out of    108    20%  
    IOB Flip Flops:                      11
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
RedLed_OBUF(sender/ps2clk1:O)      | NONE(*)(sender/count_3) | 12    |
clk                                | clkgen/DCM_SP_INST:CLKFX| 31    |
receive1/cbuf_q                    | NONE(receive1/buffer_0) | 8     |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+--------------------------+-------+
Control Signal                                             | Buffer(FF name)          | Load  |
-----------------------------------------------------------+--------------------------+-------+
sender/ClkDivider_0_and0000(sender/ClkDivider_0_and00001:O)| NONE(sender/ClkDivider_0)| 1     |
sender/ClkDivider_0_and0001(sender/ClkDivider_0_and00011:O)| NONE(sender/ClkDivider_0)| 1     |
sender/ClkDivider_1_and0000(sender/ClkDivider_1_and00001:O)| NONE(sender/ClkDivider_1)| 1     |
sender/ClkDivider_1_and0001(sender/ClkDivider_1_and00011:O)| NONE(sender/ClkDivider_1)| 1     |
sender/ClkDivider_2_and0000(sender/ClkDivider_2_and00001:O)| NONE(sender/ClkDivider_2)| 1     |
sender/ClkDivider_2_and0001(sender/ClkDivider_2_and00011:O)| NONE(sender/ClkDivider_2)| 1     |
sender/ClkDivider_3_and0000(sender/ClkDivider_3_and00001:O)| NONE(sender/ClkDivider_3)| 1     |
sender/ClkDivider_3_and0001(sender/ClkDivider_3_and00011:O)| NONE(sender/ClkDivider_3)| 1     |
sender/ClkDivider_4_and0000(sender/ClkDivider_4_and00001:O)| NONE(sender/ClkDivider_4)| 1     |
sender/ClkDivider_4_and0001(sender/ClkDivider_4_and00011:O)| NONE(sender/ClkDivider_4)| 1     |
sender/ClkDivider_5_and0000(sender/ClkDivider_5_and00001:O)| NONE(sender/ClkDivider_5)| 1     |
sender/ClkDivider_5_and0001(sender/ClkDivider_5_and00011:O)| NONE(sender/ClkDivider_5)| 1     |
sender/ClkDivider_6_and0000(sender/ClkDivider_6_and00001:O)| NONE(sender/ClkDivider_6)| 1     |
sender/ClkDivider_6_and0001(sender/ClkDivider_6_and00011:O)| NONE(sender/ClkDivider_6)| 1     |
sender/ClkDivider_7_and0000(sender/ClkDivider_7_and00001:O)| NONE(sender/ClkDivider_7)| 1     |
sender/ClkDivider_7_and0001(sender/ClkDivider_7_and00011:O)| NONE(sender/ClkDivider_7)| 1     |
sender/ClkDivider_8_and0000(sender/ClkDivider_8_and00001:O)| NONE(sender/ClkDivider_8)| 1     |
sender/ClkDivider_8_and0001(sender/ClkDivider_8_and00011:O)| NONE(sender/ClkDivider_8)| 1     |
sender/ClkDivider_9_and0000(sender/ClkDivider_9_and00001:O)| NONE(sender/ClkDivider_9)| 1     |
sender/ClkDivider_9_and0001(sender/ClkDivider_9_and00011:O)| NONE(sender/ClkDivider_9)| 1     |
-----------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.602ns (Maximum Frequency: 277.624MHz)
   Minimum input arrival time before clock: 5.183ns
   Maximum output required time after clock: 8.104ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RedLed_OBUF'
  Clock period: 3.602ns (frequency: 277.624MHz)
  Total number of paths / destination ports: 49 / 12
-------------------------------------------------------------------------
Delay:               3.602ns (Levels of Logic = 2)
  Source:            sender/count_3 (FF)
  Destination:       sender/buffer_0 (FF)
  Source Clock:      RedLed_OBUF rising
  Destination Clock: RedLed_OBUF rising

  Data Path: sender/count_3 to sender/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  sender/count_3 (sender/count_3)
     LUT4:I0->O            8   0.648   0.789  sender/buffer_7_cmp_eq00001 (sender/buffer_7_not0001_inv)
     LUT3:I2->O            1   0.648   0.000  sender/buffer_6_mux00001 (sender/buffer_6_mux0000)
     FDR:D                     0.252          sender/buffer_6
    ----------------------------------------
    Total                      3.602ns (2.139ns logic, 1.463ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.019ns (frequency: 331.249MHz)
  Total number of paths / destination ports: 82 / 10
-------------------------------------------------------------------------
Delay:               4.717ns (Levels of Logic = 3)
  Source:            sender/SentData_5 (FF)
  Destination:       sender/en (FF)
  Source Clock:      clk rising 0.6X
  Destination Clock: clk rising 0.6X

  Data Path: sender/SentData_5 to sender/en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.591   0.500  sender/SentData_5 (sender/SentData_5)
     LUT2:I1->O            1   0.643   0.423  sender/SentData_and0000113_SW0 (N6)
     LUT4_L:I3->LO         1   0.648   0.132  sender/SentData_and0000147 (sender/SentData_and0000147)
     LUT4:I2->O            9   0.648   0.820  sender/SentData_and0000177 (sender/SentData_not0001_inv)
     FDSE:CE                   0.312          sender/SentData_0
    ----------------------------------------
    Total                      4.717ns (2.842ns logic, 1.875ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'receive1/cbuf_q'
  Clock period: 1.290ns (frequency: 775.194MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.290ns (Levels of Logic = 0)
  Source:            receive1/buffer_1 (FF)
  Destination:       receive1/buffer_0 (FF)
  Source Clock:      receive1/cbuf_q falling
  Destination Clock: receive1/cbuf_q falling

  Data Path: receive1/buffer_1 to receive1/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.591   0.447  receive1/buffer_1 (receive1/buffer_1)
     FDR_1:D                   0.252          receive1/buffer_0
    ----------------------------------------
    Total                      1.290ns (0.843ns logic, 0.447ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RedLed_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.423ns (Levels of Logic = 2)
  Source:            switch<0> (PAD)
  Destination:       sender/buffer_0 (FF)
  Destination Clock: RedLed_OBUF rising

  Data Path: switch<0> to sender/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  switch_0_IBUF (switch_0_IBUF)
     LUT3:I0->O            1   0.648   0.000  sender/buffer_0_mux00001 (sender/buffer_0_mux0000)
     FDR:D                     0.252          sender/buffer_0
    ----------------------------------------
    Total                      2.423ns (1.749ns logic, 0.674ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 82 / 19
-------------------------------------------------------------------------
Offset:              5.183ns (Levels of Logic = 4)
  Source:            switch<0> (PAD)
  Destination:       sender/en (FF)
  Destination Clock: clk rising 0.6X

  Data Path: switch<0> to sender/en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  switch_0_IBUF (switch_0_IBUF)
     LUT4:I0->O            1   0.648   0.452  sender/SentData_and0000146 (sender/SentData_and0000146)
     LUT4_L:I2->LO         1   0.648   0.132  sender/SentData_and0000147 (sender/SentData_and0000147)
     LUT4:I2->O            9   0.648   0.820  sender/SentData_and0000177 (sender/SentData_not0001_inv)
     FDSE:CE                   0.312          sender/SentData_0
    ----------------------------------------
    Total                      5.183ns (3.105ns logic, 2.078ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 11
-------------------------------------------------------------------------
Offset:              8.104ns (Levels of Logic = 2)
  Source:            sender/en (FF)
  Destination:       datalink<0> (PAD)
  Source Clock:      clk rising 0.6X

  Data Path: sender/en to datalink<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.591   1.345  sender/en (sender/en)
     LUT2:I0->O           14   0.648   1.000  sender/ps2clk1 (RedLed_OBUF)
     OBUF:I->O                 4.520          datalink_0_OBUF (datalink<0>)
    ----------------------------------------
    Total                      8.104ns (5.759ns logic, 2.345ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> 

Total memory usage is 4551892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    4 (   0 filtered)

