/*
 * Copyright (c) Huawei Technologies CO., Ltd. 2019-2020. All rights reserved.
 * Description: bbox_diaginfo_id_def.h
 * Author: Hisilicon
 * Create: 2019-10-29
 */
#ifndef __BBOX_DIAGINFO_ID_DEF_H__
#define __BBOX_DIAGINFO_ID_DEF_H__

/*hisi diaginfo ID :  925200000 -- 925299999 */
enum bbox_diaginfo_errid {
	SoC_DIAGINFO_START=925200000, /* start ID */
	L3_ECC_CE = SoC_DIAGINFO_START,  /* l3 cache is 1bit error, ID:925200000  */
	CPU_UP_FAIL,				/* CPU UP fail, ID:925200001  */
	CPU_PANIC_INFO,
	NOC_FAULT_INFO,
	SERROR_FAULT_INFO = 925200006,
	AP_WDT_INFO = 925200007,
	LPM3_EXC_INFO = 925200008,
	IOMCU_EXC_INFO = 925200009, /* 925200009, IOMCU EXCEPTION INFO */
	L3_ECC_UE = 925201200,
	ECC_CE,  /* 925201201 */
	ECC_DE,  /* 925201202 */
	ECC_UE,  /* 925201203 */

	ACPU_LIT_AVS_VAL = 925201300,
	ACPU_MID_AVS_VAL = 925201301,
	ACPU_BIG_AVS_VAL = 925201302,
	ACPU_L3_AVS_VAL  = 925201303,

	ACPU_CL0_SH_PV   = 925201310,
	ACPU_CL1_SH_PV   = 925201311,
	ACPU_CL2_SH_PV   = 925201312,
	ACPU_CL0_SH_CNT  = 925201313,
	ACPU_CL1_SH_CNT  = 925201314,
	ACPU_CL2_SH_CNT  = 925201315,
	ACPU_L3_SH_PV    = 925201316,
	ACPU_L3_SH_CNT   = 925201317,
	ACPU_CL3_SH_CNT  = 925201318,
	ACPU_CL4_SH_CNT  = 925201319,
	ACPU_CL5_SH_CNT  = 925201320,

	/* There are only three clusters. */
	/* The extra configuration is to be compatible with other platforms. */

	ACPU_CL0_DFV_SH_CNT  = 925201330,
	ACPU_CL1_DFV_SH_CNT  = 925201331,
	ACPU_CL2_DFV_SH_CNT  = 925201332,
	ACPU_CL3_DFV_SH_CNT  = 925201333,
	ACPU_CL4_DFV_SH_CNT  = 925201334,
	ACPU_CL5_DFV_SH_CNT  = 925201335,

	/* sensorhub module start: 925201600*/
	IOMCU_DIAG_INFO_HW_START = 925201600,
	IGS_DMD_FDUL_PW_ON = IOMCU_DIAG_INFO_HW_START,   /* 925201600 */
	IGS_DMD_FDUL_PW_OFF = 925201601,            /* 925201601 */
	IGS_DMD_HWTS_PW_ON = 925201602,             /* 925201602 */
	IGS_DMD_HWTS_PW_OFF = 925201603,            /* 925201603 */
	IGS_DMD_AIC_PW_ON = 925201604,              /* 925201604 */
	IGS_DMD_AIC_PW_OFF = 925201605,             /* 925201605 */

	IGS_DMD_CAM_PW_ON = 925201608,              /* 925201608 */
	IGS_DMD_CAM_PW_OFF = 925201609,             /* 925201609 */
	IGS_DMD_CAM_IR_PW = 925201610,              /* 925201610 */
	IGS_DMD_CAM_TIMEOUT = 925201611,            /* 925201611 */
	IOMCU_DIAG_INFO_HW_END = 925201699,

	IOMCU_DIAG_INFO_SW_START = 925201700,
	IGS_DMD_SLEEP_FUSION = 925201714,    /* 925201714 */
	IOMCU_DIAG_INFO_SW_END = 925201899,

	IOMCU_DIAG_INFO_MONITER_START = 925201900,
	IOMCU_DIAG_INFO_MONITER_END = 925201959,

	IOMCU_DIAG_INFO_RESERVED_START = 925201960,
	IOMCU_DIAG_INFO_RESERVED_END = 925201999,
	/* sensorhub module end: 925201999 */

	/* DDR module   */
	DDR_DIAGINFO_START=925202000,
	LPM3_DDR_FAIl = DDR_DIAGINFO_START,
	LPM3_DDR_PA_SENSOR = 925202001,
	LPM3_DDR_TRAINING = 925202002,

	FBE_DIAG_FAIL_ID = 925204500, /* file based encrypt */

	/* BLOCK module   */
	BLOCK_DMD_CP_IO = 925205500,
	BLOCK_DMD_NORMAL_IO = 925205501,

	/* PLL lock */
	CLOCK_PLL_AP = 925206300,
	CLOCK_PLL_LPMCU = 925206301,
	LOWPOWER_GPU_AVS_VAL = 925206304,

	/* Swing NPU PLL retry */
	IGS_DMD_NPU_PLL_RETRY = 925206302,

	PERI_SH_PV   = 925206310,
	PERI_SH_CNT  = 925206311,

	/* HISP module start 925213100*/
	HISP_DIAG_INFO_HW_START = 925213100,
	DMD_HISP_CPHY_HISI_MIPI_ERR = HISP_DIAG_INFO_HW_START,
	DMD_ISP_TIMEOUT_SH_CNT = 925213110,
	HISP_DIAG_INFO_HW_END   = 925213199,
	/* HISP module end 925213199*/

	BBOX_DIAGINFO_END = 925299999
};

/* module(DMD device ) define */
enum bbox_diaginfo_module {
	SoC_AP = 1, /* SoC AP*/
	DSS,  /* Display */
	DDR, /* DDR */
	FDUL, /* FDUL */
	CLK, /* clock */
	ISP,
	SOC_PERI,
	IOMCU_SH, /* IOMCU */
};

/* info level define */
enum bbox_diaginfo_level {
	CRITICAL = 1, /* critical */
	WARNING, /* warning */
	INFO, /* info */
};

/* diaginfo type */
enum bbox_diaginfo_type {
	HW = 1, /* hardware */
	SW,  /* software */
};

#endif /* __BBOX_DIAGINFO_ID_DEF_H__ */
