# do UPC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:45 on Dec 30,2021
# vlog -work work UPC.vo 
# -- Compiling module UPC
# 
# Top level modules:
# 	UPC
# End time: 15:19:45 on Dec 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:45 on Dec 30,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module UPC_vlg_vec_tst
# 
# Top level modules:
# 	UPC_vlg_vec_tst
# End time: 15:19:45 on Dec 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.UPC_vlg_vec_tst 
# Start time: 15:19:50 on Dec 30,2021
# Loading work.UPC_vlg_vec_tst
# Loading work.UPC
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_jtag
# Loading altera_ver.dffeas
# Loading cyclone10lp_ver.cyclone10lp_clkctrl
# Loading cyclone10lp_ver.cyclone10lp_mux41
# Loading cyclone10lp_ver.cyclone10lp_ena_reg
# Loading cyclone10lp_ver.cyclone10lp_ram_block
# Loading cyclone10lp_ver.cyclone10lp_ram_register
# Loading cyclone10lp_ver.cyclone10lp_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(43): [TFMPC] - Too few port connections. Expected 12, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /UPC_vlg_vec_tst/i1 File: UPC.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /UPC_vlg_vec_tst
# End time: 15:19:51 on Dec 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
