$date
	Tue Oct 13 20:12:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var integer 32 ! a [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
$end
#1
b0xxxxxxxx !
#2
b1 !
#3
b0 !
#4
b0zzzzzzzz !
