// Seed: 3808418360
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  bit id_3;
  always @(posedge 1'd0 or posedge id_3) begin : LABEL_0
    if (1'b0) begin : LABEL_1
      $signed(12);
      ;
    end else id_3 <= id_3 + id_3;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5
);
  wire id_7;
  ;
  nand primCall (id_5, id_2, id_4, id_0, id_7);
  module_0 modCall_1 (
      id_7,
      id_7
  );
  logic [7:0] id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_13[1] = id_0;
endmodule
